
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.072680                       # Number of seconds simulated
sim_ticks                                 72679709000                       # Number of ticks simulated
final_tick                                72679709000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128297                       # Simulator instruction rate (inst/s)
host_op_rate                                   131732                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25335626                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742624                       # Number of bytes of host memory used
host_seconds                                  2868.68                       # Real time elapsed on the host
sim_insts                                   368043232                       # Number of instructions simulated
sim_ops                                     377895494                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            22592                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            18368                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             2048                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          1364864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             6080                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data          1411648                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst             3520                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data          1323328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst             1088                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data          1352192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst             1920                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data          1250176                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst              960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data          1372352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst             3456                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data          1181760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.inst             4224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu8.data          1248000                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10568576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        22592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         6080                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst         3520                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst         1088                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst          960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu8.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           45888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       111808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            111808                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst               353                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               287                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst                32                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data             21326                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst                95                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data             22057                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst                55                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data             20677                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst                17                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data             21128                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst                30                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data             19534                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst                15                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data             21443                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst                54                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data             18465                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.inst                66                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu8.data             19500                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                165134                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1747                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1747                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst              310843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              252725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst               28178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            18779162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst               83655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            19422863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst               48432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            18207668                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst               14970                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data            18604808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst               26417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data            17201170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst               13209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data            18882189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst               47551                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data            16259834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.inst               58118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu8.data            17171230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145413020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         310843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst          28178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst          83655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst          48432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst          14970                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst          26417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst          13209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst          47551                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu8.inst          58118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             631373                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           1538366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                1538366                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           1538366                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             310843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             252725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst              28178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           18779162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst              83655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           19422863                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst              48432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           18207668                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst              14970                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data           18604808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst              26417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data           17201170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst              13209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data           18882189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst              47551                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data           16259834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.inst              58118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu8.data           17171230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              146951386                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               36328174                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         36326892                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              792                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            36325720                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               36325273                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998769                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    478                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                55                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              681232                       # Number of system calls
system.cpu0.numCycles                        72679710                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              8969                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     181642163                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   36328174                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          36325751                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     72661394                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1945                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          168                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     2555                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  285                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          72671503                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499571                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501124                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   13369      0.02%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     769      0.00%      0.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36325266     49.99%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36332099     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            72671503                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499839                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.499214                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    8656                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5536                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 72655667                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  873                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   771                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 488                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  217                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             181643955                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  480                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   771                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    9493                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    752                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2424                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 72655608                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2455                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             181642501                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                     1                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2331                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          181644443                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            835559917                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       181648346                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            181633357                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   11086                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                60                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            59                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1171                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            72651392                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           36328288                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         36323706                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        36323651                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 181639876                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 82                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                181636877                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              613                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           7537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        18585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     72671503                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499424                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              15089      0.02%      0.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            9021865     12.41%     12.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18288635     25.17%     37.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           45345914     62.40%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       72671503                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72658209     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            72650789     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           36327870     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             181636877                       # Type of FU issued
system.cpu0.iq.rate                          2.499141                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         435945838                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        181647636                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    181635520                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             181636861                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        36324005                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2128                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          845                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   771                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    623                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  131                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          181639980                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              402                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             72651392                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            36328288                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                56                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     3                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents           158                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            79                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          541                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 620                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            181635993                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             72650555                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              884                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           22                       # number of nop insts executed
system.cpu0.iew.exec_refs                   108978202                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                36326132                       # Number of branches executed
system.cpu0.iew.exec_stores                  36327647                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.499129                       # Inst execution rate
system.cpu0.iew.wb_sent                     181635655                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    181635536                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                108978918                       # num instructions producing a value
system.cpu0.iew.wb_consumers                108989724                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.499123                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999901                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           7558                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              591                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     72670162                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499409                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580855                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        16345      0.02%      0.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     36326439     49.99%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1394      0.00%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9020254     12.41%     62.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     18286922     25.16%     87.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      9018456     12.41%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           92      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          168      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           92      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     72670162                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           181628928                       # Number of instructions committed
system.cpu0.commit.committedOps             181632421                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                     108976707                       # Number of memory references committed
system.cpu0.commit.loads                     72649264                       # Number of loads committed
system.cpu0.commit.membars                         26                       # Number of memory barriers committed
system.cpu0.commit.branches                  36325572                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                145307271                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 170                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        72655705     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       72649264     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      36327443     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        181632421                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   92                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   254309736                       # The number of ROB reads
system.cpu0.rob.rob_writes                  363281304                       # The number of ROB writes
system.cpu0.timesIdled                            248                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           8207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  181628928                       # Number of Instructions Simulated
system.cpu0.committedOps                    181632421                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400155                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400155                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.499032                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.499032                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               181638760                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72657131                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1296                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                762858222                       # number of cc regfile reads
system.cpu0.cc_regfile_writes               108979615                       # number of cc regfile writes
system.cpu0.misc_regfile_reads              111140675                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    54                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               40                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          123.318953                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           72650717                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              187                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         388506.508021                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   123.318953                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.240857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.240857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          147                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        145307825                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       145307825                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     36326100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       36326100                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     36324950                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36324950                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           22                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           24                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           24                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     72651050                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        72651050                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     72651050                       # number of overall hits
system.cpu0.dcache.overall_hits::total       72651050                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          226                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          226                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2417                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2417                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2643                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2643                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      9824990                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      9824990                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118424500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118424500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         7500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    128249490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    128249490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    128249490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    128249490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     36326326                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36326326                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     36327367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36327367                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           25                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     72653693                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     72653693                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     72653693                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     72653693                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000006                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000067                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000067                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000036                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 43473.407080                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43473.407080                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 48996.483244                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48996.483244                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48524.211124                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48524.211124                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48524.211124                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48524.211124                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           17                       # number of writebacks
system.cpu0.dcache.writebacks::total               17                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2220                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2220                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2300                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2300                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2300                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          146                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          146                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          197                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          197                       # number of WriteReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          343                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      6143506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      6143506                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     10746500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     10746500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         4500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16890006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     16890006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16890006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     16890006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040000                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 42078.808219                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42078.808219                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54550.761421                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54550.761421                       # average WriteReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data        49242                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total        49242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data        49242                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total        49242                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               69                       # number of replacements
system.cpu0.icache.tags.tagsinuse          288.955314                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               2094                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              388                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.396907                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   288.955314                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.564366                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.564366                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          276                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             5498                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            5498                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         2094                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           2094                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         2094                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            2094                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         2094                       # number of overall hits
system.cpu0.icache.overall_hits::total           2094                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          461                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          461                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          461                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           461                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          461                       # number of overall misses
system.cpu0.icache.overall_misses::total          461                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     23564498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     23564498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     23564498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     23564498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     23564498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     23564498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         2555                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         2555                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         2555                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         2555                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         2555                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         2555                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.180431                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.180431                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.180431                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.180431                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.180431                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.180431                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 51116.047722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51116.047722                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 51116.047722                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51116.047722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 51116.047722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51116.047722                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           73                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           73                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           73                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          388                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          388                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     20111002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20111002                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     20111002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20111002                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     20111002                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20111002                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.151859                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151859                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.151859                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151859                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.151859                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151859                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 51832.479381                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51832.479381                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51832.479381                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               13728639                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          9627039                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect          1224805                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             9302470                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                8121787                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            87.307855                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1643503                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            394208                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        72653302                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          13281093                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      62473920                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   13728639                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9765290                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     58056559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                2620559                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles         2401                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles          760                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 12391948                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               280279                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          72651099                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.917828                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.291432                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                46598960     64.14%     64.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2638003      3.63%     67.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6199202      8.53%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                17214934     23.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            72651099                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.188961                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.859891                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                11139481                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             43331099                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 15368315                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1500332                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles               1309471                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1115353                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                  935                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              43671106                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 2159                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles               1309471                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                12755392                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1363989                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      41196609                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 15218942                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               804295                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              40073887                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                   13                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                 44063                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   172                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   147                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           47799121                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            181841453                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        42262258                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             32836612                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                14962509                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts           1164521                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts       1162883                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  4106186                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             8868580                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4084010                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2522203                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          162908                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  35714890                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded            1600608                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 33478036                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            81344                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        9216454                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     18654287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        473199                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     72651099                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.460806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.845471                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           52830465     72.72%     72.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9446534     13.00%     85.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7090798      9.76%     95.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3283302      4.52%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       72651099                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21570691     64.43%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               16267      0.05%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.48% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             8194676     24.48%     88.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3696402     11.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              33478036                       # Type of FU issued
system.cpu1.iq.rate                          0.460792                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         139688515                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         46536908                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     31925171                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              33478036                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1987581                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1946374                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           78                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         9432                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       587402                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        60580                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles               1309471                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1047002                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               680015                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           37315520                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           618494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              8868580                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4084010                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts           1143563                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 17144                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   76                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          9432                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        943882                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       315646                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts             1259528                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             32642359                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              8082660                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           835677                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           22                       # number of nop insts executed
system.cpu1.iew.exec_refs                    11745417                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 7087519                       # Number of branches executed
system.cpu1.iew.exec_stores                   3662757                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.449289                       # Inst execution rate
system.cpu1.iew.wb_sent                      32088685                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     31925171                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 16774063                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 23748670                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.439418                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.706316                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        9217110                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls        1127409                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts          1223997                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     70795472                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.396905                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.013111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55506993     78.40%     78.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9791828     13.83%     92.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1622247      2.29%     94.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2600129      3.67%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       406086      0.57%     98.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       183371      0.26%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       292908      0.41%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       171592      0.24%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       220318      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     70795472                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            26894600                       # Number of instructions committed
system.cpu1.commit.committedOps              28099044                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      10418814                       # Number of memory references committed
system.cpu1.commit.loads                      6922206                       # Number of loads committed
system.cpu1.commit.membars                     325565                       # Number of memory barriers committed
system.cpu1.commit.branches                   6223488                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 22661639                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              213362                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17664128     62.86%     62.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          16102      0.06%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6922206     24.64%     87.56% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3496608     12.44%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28099044                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               220318                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   106811892                       # The number of ROB reads
system.cpu1.rob.rob_writes                   76526120                       # The number of ROB writes
system.cpu1.timesIdled                            337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       26407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   26894600                       # Number of Instructions Simulated
system.cpu1.committedOps                     28099044                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.701409                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.701409                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.370177                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.370177                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                32996049                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16876638                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                122335418                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                20111225                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               16939706                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               2921372                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements            55321                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.727700                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7140052                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            55828                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           127.893745                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       4456471500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   502.727700                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.981890                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981890                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         18988135                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        18988135                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      4111394                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4111394                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2584347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2584347                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       297655                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       297655                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data         3676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3676                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      6695741                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         6695741                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      6695741                       # number of overall hits
system.cpu1.dcache.overall_hits::total        6695741                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       922471                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       922471                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       192009                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       192009                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       687748                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       687748                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       141729                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       141729                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1114480                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1114480                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1114480                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1114480                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  23764377466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23764377466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6984431853                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6984431853                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data  21074940061                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total  21074940061                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2425646871                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2425646871                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data    589888820                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total    589888820                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  30748809319                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30748809319                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  30748809319                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30748809319                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      5033865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5033865                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2776356                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2776356                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       985403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       985403                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       145405                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       145405                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      7810221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      7810221                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      7810221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      7810221                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.183253                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.183253                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.069159                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.069159                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.697936                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.697936                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.974719                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.974719                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.142695                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.142695                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.142695                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.142695                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 25761.652633                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25761.652633                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36375.544131                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 36375.544131                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 30643.404359                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30643.404359                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 17114.682747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17114.682747                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 27590.274674                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27590.274674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27590.274674                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27590.274674                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3763                       # number of writebacks
system.cpu1.dcache.writebacks::total             3763                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       400383                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       400383                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       100476                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       100476                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data       143550                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total       143550                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       500859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       500859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       500859                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       500859                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       522088                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       522088                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        91533                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        91533                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       544198                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       544198                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       141729                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       141729                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       613621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       613621                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       613621                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       613621                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  10447098431                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10447098431                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   4178324294                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4178324294                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data  15100828219                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total  15100828219                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   2100683129                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2100683129                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data    503871680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    503871680                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  14625422725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  14625422725                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  14625422725                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14625422725                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.103715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.032969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.032969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.552259                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.552259                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.974719                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.974719                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.078566                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.078566                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.078566                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.078566                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20010.225156                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20010.225156                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 45648.283067                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45648.283067                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 27748.775664                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27748.775664                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14821.829894                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14821.829894                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23834.618967                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23834.618967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23834.618967                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23834.618967                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2927                       # number of replacements
system.cpu1.icache.tags.tagsinuse          363.422463                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12388512                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3293                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3762.074704                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   363.422463                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.709809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.709809                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         24787189                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        24787189                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst     12388512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12388512                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     12388512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12388512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     12388512                       # number of overall hits
system.cpu1.icache.overall_hits::total       12388512                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3436                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3436                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3436                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3436                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3436                       # number of overall misses
system.cpu1.icache.overall_misses::total         3436                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     56060372                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     56060372                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     56060372                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     56060372                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     56060372                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     56060372                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     12391948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12391948                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     12391948                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12391948                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     12391948                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12391948                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000277                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000277                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000277                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000277                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000277                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000277                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16315.591385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16315.591385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16315.591385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16315.591385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16315.591385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16315.591385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          143                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          143                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          143                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3293                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3293                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3293                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3293                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3293                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     44992608                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     44992608                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     44992608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     44992608                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     44992608                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     44992608                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000266                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000266                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000266                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000266                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13663.105982                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13663.105982                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13663.105982                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13663.105982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13663.105982                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13663.105982                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               13435635                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8904785                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect          1360314                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             8649008                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                7276023                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.125521                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1769895                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            429156                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        72653109                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          11003451                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      59998845                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   13435635                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9045918                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     60193598                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                2900245                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles         2455                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles          496                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 10017282                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               304273                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          72650123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.884168                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.284134                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                47611773     65.54%     65.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2824937      3.89%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 5230226      7.20%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                16983187     23.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            72650123                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.184929                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.825826                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 8765778                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             47515948                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 13254071                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1662544                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles               1449327                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1264277                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                  912                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              38882296                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 2139                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles               1449327                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                10554134                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1442059                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      45220085                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 13095109                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               886954                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              34919948                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                 42834                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    27                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   146                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           43367509                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            156157188                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        35516079                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             26735350                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                16632159                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts           1294872                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts       1293512                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  4543314                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             6140905                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2710754                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          1005637                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          144556                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  30018840                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded            1775419                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 27666000                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            80369                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       10183330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     20062662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        526813                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     72650123                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.380811                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.800402                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           56235783     77.41%     77.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8617202     11.86%     89.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            4342616      5.98%     95.24% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3454522      4.76%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       72650123                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             19950147     72.11%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               16970      0.06%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.17% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5418287     19.58%     91.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2280596      8.24%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              27666000                       # Type of FU issued
system.cpu2.iq.rate                          0.380796                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         128062492                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         41983430                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     25929758                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              27666000                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads          434653                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2120831                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation        11005                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       656140                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        63822                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles               1449327                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1104313                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               751178                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           31794281                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           738884                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              6140905                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             2710754                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts           1271179                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 16406                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                   25                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents         11005                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect       1048487                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       351034                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts             1399521                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             26702234                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              5290934                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           963766                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           22                       # number of nop insts executed
system.cpu2.iew.exec_refs                     7531084                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 6004145                       # Number of branches executed
system.cpu2.iew.exec_stores                   2240150                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.367531                       # Inst execution rate
system.cpu2.iew.wb_sent                      26096776                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     25929758                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 12864253                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 20165474                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.356898                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.637935                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       10184268                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls        1248606                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts          1359519                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     70602719                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.306092                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.943175                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59138520     83.76%     83.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7253023     10.27%     94.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1786867      2.53%     96.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1102639      1.56%     98.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       432917      0.61%     98.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       195046      0.28%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       300904      0.43%     99.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       178491      0.25%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       214312      0.30%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     70602719                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            20367367                       # Number of instructions committed
system.cpu2.commit.committedOps              21610929                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       6074688                       # Number of memory references committed
system.cpu2.commit.loads                      4020074                       # Number of loads committed
system.cpu2.commit.membars                     358013                       # Number of memory barriers committed
system.cpu2.commit.branches                   4999987                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 17445985                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              220918                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15519435     71.81%     71.81% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          16806      0.08%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.89% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4020074     18.60%     90.49% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2054614      9.51%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         21610929                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               214312                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   101054073                       # The number of ROB reads
system.cpu2.rob.rob_writes                   65679755                       # The number of ROB writes
system.cpu2.timesIdled                            338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       26600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   20367367                       # Number of Instructions Simulated
system.cpu2.committedOps                     21610929                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.567133                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.567133                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.280337                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.280337                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                25355392                       # number of integer regfile reads
system.cpu2.int_regfile_writes               14770988                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 96223486                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                16643895                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               13005114                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               3263726                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements            56258                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          503.672173                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            4409024                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            56765                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.671523                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       4292323506                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   503.672173                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.983735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13603591                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13603591                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      2694710                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2694710                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1055666                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1055666                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       329318                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       329318                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         5348                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         5348                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      3750376                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3750376                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      3750376                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3750376                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       985931                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       985931                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       193812                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       193812                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data       773442                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       773442                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       153127                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       153127                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1179743                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1179743                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1179743                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1179743                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  25290506989                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25290506989                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6980511362                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6980511362                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data  23662980721                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total  23662980721                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2477705367                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2477705367                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data    690739503                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total    690739503                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  32271018351                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  32271018351                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  32271018351                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  32271018351                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      3680641                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3680641                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      1249478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1249478                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data      1102760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1102760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       158475                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       158475                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      4930119                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4930119                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      4930119                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4930119                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.267869                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.267869                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.155114                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.155114                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.701369                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.701369                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.966253                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.966253                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.239293                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.239293                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.239293                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.239293                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 25651.396486                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25651.396486                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 36016.920325                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 36016.920325                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 30594.382929                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30594.382929                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16180.721669                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16180.721669                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27354.278306                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27354.278306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27354.278306                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27354.278306                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         3924                       # number of writebacks
system.cpu2.dcache.writebacks::total             3924                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       427197                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       427197                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       101854                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       101854                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data       158079                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total       158079                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       529051                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       529051                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       529051                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       529051                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       558734                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       558734                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        91958                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        91958                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data       615363                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       615363                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       153127                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       153127                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       650692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       650692                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       650692                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       650692                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  11207443963                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11207443963                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   4096289904                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4096289904                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data  17077898286                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total  17077898286                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   2141229133                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2141229133                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data    582369497                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    582369497                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  15303733867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15303733867                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  15303733867                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15303733867                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.151803                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.151803                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.073597                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.073597                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.558021                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.558021                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.966253                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.966253                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.131983                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.131983                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.131983                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.131983                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 20058.639644                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20058.639644                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 44545.226125                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44545.226125                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 27752.559523                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27752.559523                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13983.354555                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13983.354555                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23519.167082                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23519.167082                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23519.167082                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23519.167082                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             2661                       # number of replacements
system.cpu2.icache.tags.tagsinuse          365.409771                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10014102                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3029                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3306.075272                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   365.409771                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.713691                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.713691                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          364                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         20037593                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        20037593                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst     10014102                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10014102                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     10014102                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10014102                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     10014102                       # number of overall hits
system.cpu2.icache.overall_hits::total       10014102                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         3180                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3180                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         3180                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3180                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         3180                       # number of overall misses
system.cpu2.icache.overall_misses::total         3180                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     53836435                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53836435                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     53836435                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53836435                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     53836435                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53836435                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     10017282                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     10017282                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     10017282                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     10017282                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     10017282                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     10017282                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000317                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000317                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16929.696541                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16929.696541                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16929.696541                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16929.696541                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16929.696541                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16929.696541                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          151                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          151                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          151                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          151                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          151                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          151                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         3029                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3029                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         3029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3029                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         3029                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3029                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     43303548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43303548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     43303548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43303548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     43303548                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43303548                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000302                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000302                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000302                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000302                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000302                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14296.318257                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14296.318257                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14296.318257                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14296.318257                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14296.318257                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14296.318257                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups               13631173                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          9539696                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect          1251096                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             9046985                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                7938835                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            87.751168                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1671468                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect            398488                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                        72652916                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          12993299                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      62513943                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   13631173                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9610303                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     58316308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                2675319                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles         2472                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles          654                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 12077801                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               278518                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          72650393                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.918322                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.293308                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                46619747     64.17%     64.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2693594      3.71%     67.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5988311      8.24%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                17348741     23.88%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            72650393                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.187620                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.860446                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                10897347                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles             43666388                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 15224431                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles              1522934                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles               1336821                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             1120045                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                  972                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              43389777                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 2187                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles               1336821                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                12540803                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1372079                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles      41513302                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 15070456                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               814460                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              39729373                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    8                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                 43813                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   162                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   161                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands           47623760                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            180089162                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups        41817421                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps             32027399                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                15596361                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts           1179265                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts       1177907                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  4155297                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             8597335                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3945853                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          2335992                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          205283                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  35284176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded            1619160                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 32868717                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            90118                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        9672691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     19736554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved        477196                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     72650393                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.452423                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.841741                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           53189203     73.21%     73.21% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            9384465     12.92%     86.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            6745923      9.29%     95.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            3330802      4.58%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       72650393                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             21430789     65.20%     65.20% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               16180      0.05%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7891083     24.01%     89.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3530665     10.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              32868717                       # Type of FU issued
system.cpu3.iq.rate                          0.452407                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         138477945                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         46581276                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     31244533                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses              32868717                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1790681                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads      2053637                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         9777                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       640775                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads        60832                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles               1336821                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1055588                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               685881                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           36903360                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           619233                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              8597335                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             3945853                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts           1157719                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 15908                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   48                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          9777                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        964505                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       323005                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts             1287510                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             31984996                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              7767275                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           883721                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                           24                       # number of nop insts executed
system.cpu3.iew.exec_refs                    11257750                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                 6941118                       # Number of branches executed
system.cpu3.iew.exec_stores                   3490475                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.440244                       # Inst execution rate
system.cpu3.iew.wb_sent                      31409050                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     31244533                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 16331652                       # num instructions producing a value
system.cpu3.iew.wb_consumers                 23373493                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      0.430052                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.698725                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts        9673529                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls        1141964                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts          1250258                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     70725645                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.385018                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.002154                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     55921447     79.07%     79.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9472570     13.39%     92.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1646347      2.33%     94.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2411823      3.41%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       408232      0.58%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       187809      0.27%     99.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       294969      0.42%     99.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       171459      0.24%     99.70% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       210989      0.30%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     70725645                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            26026159                       # Number of instructions committed
system.cpu3.commit.committedOps              27230645                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       9848776                       # Number of memory references committed
system.cpu3.commit.loads                      6543698                       # Number of loads committed
system.cpu3.commit.membars                     328791                       # Number of memory barriers committed
system.cpu3.commit.branches                   6053739                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 21963455                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              212050                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17365847     63.77%     63.77% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          16022      0.06%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.83% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6543698     24.03%     87.86% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3305078     12.14%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         27230645                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               210989                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   106329742                       # The number of ROB reads
system.cpu3.rob.rob_writes                   75771002                       # The number of ROB writes
system.cpu3.timesIdled                            346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       26793                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   26026159                       # Number of Instructions Simulated
system.cpu3.committedOps                     27230645                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.791534                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.791534                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.358226                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.358226                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                32145128                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16676526                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                119374726                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                19747622                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               16462778                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               2966004                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements            55810                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          501.137131                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            7012913                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            56315                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           124.530107                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   501.137131                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.978783                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978783                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         18364746                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        18364746                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data      3970155                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3970155                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      2384163                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2384163                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       299669                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       299669                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data         3957                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3957                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data      6354318                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         6354318                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data      6354318                       # number of overall hits
system.cpu3.dcache.overall_hits::total        6354318                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       932499                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       932499                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       190092                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       190092                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data       699214                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       699214                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data       141636                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       141636                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1122591                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1122591                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1122591                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1122591                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  23756439888                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23756439888                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   6837321927                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6837321927                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data  21461542110                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total  21461542110                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data   2388194832                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2388194832                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data    612686908                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total    612686908                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  30593761815                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  30593761815                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  30593761815                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  30593761815                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      4902654                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4902654                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      2574255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2574255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       998883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       998883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       145593                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       145593                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      7476909                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      7476909                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      7476909                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      7476909                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.190203                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190203                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.073844                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.073844                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.699996                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.699996                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.972821                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.972821                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.150141                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.150141                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.150141                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.150141                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 25476.102267                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25476.102267                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 35968.488558                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 35968.488558                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 30693.810636                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 30693.810636                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 16861.495891                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 16861.495891                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 27252.812302                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 27252.812302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 27252.812302                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 27252.812302                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3922                       # number of writebacks
system.cpu3.dcache.writebacks::total             3922                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       404890                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       404890                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data        99201                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        99201                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data       145371                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total       145371                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       504091                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       504091                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       504091                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       504091                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       527609                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       527609                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data        90891                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        90891                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data       553843                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       553843                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data       141636                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       141636                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       618500                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       618500                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       618500                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       618500                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  10473991749                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  10473991749                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   4100409976                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4100409976                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data  15411864926                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total  15411864926                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data   2064633168                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   2064633168                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data    525218092                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    525218092                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  14574401725                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  14574401725                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  14574401725                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  14574401725                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.107617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.107617                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.035308                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.035308                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.554462                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.554462                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.972821                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.972821                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.082721                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.082721                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.082721                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.082721                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19851.806449                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19851.806449                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 45113.487320                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 45113.487320                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 27827.136799                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27827.136799                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14577.036686                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14577.036686                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 23564.109499                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23564.109499                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 23564.109499                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23564.109499                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2792                       # number of replacements
system.cpu3.icache.tags.tagsinuse          362.506245                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12074479                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3157                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3824.668673                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   362.506245                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.708020                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.708020                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          360                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24158759                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24158759                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst     12074479                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12074479                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     12074479                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12074479                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     12074479                       # number of overall hits
system.cpu3.icache.overall_hits::total       12074479                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         3322                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3322                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         3322                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3322                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         3322                       # number of overall misses
system.cpu3.icache.overall_misses::total         3322                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     55110869                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     55110869                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     55110869                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     55110869                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     55110869                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     55110869                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     12077801                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12077801                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     12077801                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12077801                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     12077801                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12077801                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000275                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000275                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000275                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000275                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000275                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000275                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16589.665563                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16589.665563                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16589.665563                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16589.665563                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16589.665563                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16589.665563                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          165                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          165                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          165                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          165                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          165                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          165                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         3157                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3157                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         3157                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3157                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         3157                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3157                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     43987604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43987604                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     43987604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43987604                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     43987604                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43987604                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000261                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000261                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000261                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000261                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000261                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13933.355717                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13933.355717                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13933.355717                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13933.355717                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13933.355717                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13933.355717                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups               13520881                       # Number of BP lookups
system.cpu4.branchPred.condPredicted          9067025                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect          1326877                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups             8689978                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                7512571                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            86.450978                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                1793420                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect            417752                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                        72652686                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          11857935                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                      60728802                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   13520881                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches           9305991                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     59373965                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                2832005                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles         2475                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles         1306                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 10882939                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               295106                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          72651684                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             0.895634                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.288062                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                47317485     65.13%     65.13% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 2736785      3.77%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                 5459683      7.51%     76.41% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                17137731     23.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            72651684                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.186103                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       0.835878                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                 9585658                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles             46091134                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 13941341                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              1615922                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles               1415154                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             1230161                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                  983                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts              40435458                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 2237                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles               1415154                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                11327880                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                1393646                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles      43869746                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 13781869                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               860914                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts              36572679                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                   13                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                 41418                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                    91                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   168                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands           44828392                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            164407455                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups        37682989                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps             28465746                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                16362646                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts           1252180                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts       1251173                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  4406185                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             7005823                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            3158283                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads          1472838                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          197831                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                  31834628                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded            1719377                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                 29482798                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued            82741                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined       10071044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     19893149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved        507297                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     72651684                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        0.405810                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.814686                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0           55142652     75.90%     75.90% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            8912257     12.27%     88.17% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2            5219784      7.18%     95.35% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3            3376991      4.65%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       72651684                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu             20446338     69.35%     69.35% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               16320      0.06%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.41% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             6300471     21.37%     90.78% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            2719669      9.22%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total              29482798                       # Type of FU issued
system.cpu4.iq.rate                          0.405805                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         131700021                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes         43630617                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses     27755895                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses              29482798                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads          918375                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads      2107328                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation        10457                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       669854                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        63846                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles               1415154                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                1064985                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles               728002                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts           33554044                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts           701670                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              7005823                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             3158283                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts           1229202                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                 15542                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   40                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents         10457                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect       1023016                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       342371                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts             1365387                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts             28520599                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              6170374                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           962199                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                           39                       # number of nop insts executed
system.cpu4.iew.exec_refs                     8846710                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                 6338618                       # Number of branches executed
system.cpu4.iew.exec_stores                   2676336                       # Number of stores executed
system.cpu4.iew.exec_rate                    0.392561                       # Inst execution rate
system.cpu4.iew.wb_sent                      27919841                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                     27755895                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 14060580                       # num instructions producing a value
system.cpu4.iew.wb_consumers                 21196486                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      0.382035                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.663345                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts       10071880                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls        1212080                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts          1326029                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     70633692                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     0.332461                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     0.960679                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     58017008     82.14%     82.14% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1      8027952     11.37%     93.50% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      1731273      2.45%     95.95% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      1568076      2.22%     98.17% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4       422077      0.60%     98.77% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       193475      0.27%     99.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6       292867      0.41%     99.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       172362      0.24%     99.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8       208602      0.30%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     70633692                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts            22274336                       # Number of instructions committed
system.cpu4.commit.committedOps              23482961                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       7386924                       # Number of memory references committed
system.cpu4.commit.loads                      4898495                       # Number of loads committed
system.cpu4.commit.membars                     347376                       # Number of memory barriers committed
system.cpu4.commit.branches                   5350828                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                 18939001                       # Number of committed integer instructions.
system.cpu4.commit.function_calls              212805                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        16079895     68.47%     68.47% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          16142      0.07%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.54% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        4898495     20.86%     89.40% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       2488429     10.60%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total         23482961                       # Class of committed instruction
system.cpu4.commit.bw_lim_events               208602                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   102858499                       # The number of ROB reads
system.cpu4.rob.rob_writes                   69168200                       # The number of ROB writes
system.cpu4.timesIdled                            311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       27023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                   22274336                       # Number of Instructions Simulated
system.cpu4.committedOps                     23482961                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              3.261722                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        3.261722                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              0.306587                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        0.306587                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                27710408                       # number of integer regfile reads
system.cpu4.int_regfile_writes               15401395                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                104260148                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                17735704                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               14232663                       # number of misc regfile reads
system.cpu4.misc_regfile_writes               3165081                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements            53699                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          503.742083                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5112284                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            54206                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            94.312143                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       3916555500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   503.742083                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.983871                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.983871                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         15270495                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        15270495                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data      3145637                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3145637                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      1518142                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1518142                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data       316400                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       316400                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data         4112                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         4112                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data      4663779                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4663779                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data      4663779                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4663779                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       968072                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       968072                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data       190409                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       190409                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data       750027                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       750027                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data       148538                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       148538                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data      1158481                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       1158481                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data      1158481                       # number of overall misses
system.cpu4.dcache.overall_misses::total      1158481                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data  24770830162                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  24770830162                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data   6861802213                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   6861802213                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data  22931960749                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total  22931960749                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data   2412490391                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   2412490391                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data    665396954                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total    665396954                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data  31632632375                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  31632632375                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data  31632632375                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  31632632375                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      4113709                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      4113709                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      1708551                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1708551                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data      1066427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total      1066427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data       152650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       152650                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      5822260                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      5822260                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      5822260                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      5822260                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.235328                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.235328                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.111445                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.111445                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.703308                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.703308                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.973063                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.973063                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.198974                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.198974                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.198974                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.198974                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25587.797356                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25587.797356                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 36037.173731                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 36037.173731                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 30574.846971                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 30574.846971                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 16241.570447                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 16241.570447                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27305.266444                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27305.266444                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27305.266444                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27305.266444                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs           81                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3964                       # number of writebacks
system.cpu4.dcache.writebacks::total             3964                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       419881                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       419881                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data        99852                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total        99852                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data       154992                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total       154992                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       519733                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       519733                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       519733                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       519733                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       548191                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       548191                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data        90557                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        90557                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data       595035                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       595035                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data       148538                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       148538                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       638748                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       638748                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       638748                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       638748                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data  10982783117                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  10982783117                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data   4078275926                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total   4078275926                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data  16499331334                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total  16499331334                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data   2081906109                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   2081906109                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data    564430546                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    564430546                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data  15061059043                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  15061059043                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data  15061059043                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  15061059043                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.133260                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.133260                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.053002                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.053002                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.557971                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.557971                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.973063                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.973063                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.109708                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.109708                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.109708                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.109708                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 20034.592171                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 20034.592171                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 45035.457513                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 45035.457513                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 27728.337550                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27728.337550                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data 14015.983176                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 14015.983176                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23579.031235                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23579.031235                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23579.031235                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23579.031235                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2960                       # number of replacements
system.cpu4.icache.tags.tagsinuse          358.629285                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           10879474                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             3321                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3275.963264                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst   358.629285                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.700448                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.700448                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          357                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         21769199                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        21769199                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst     10879474                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       10879474                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     10879474                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        10879474                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     10879474                       # number of overall hits
system.cpu4.icache.overall_hits::total       10879474                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst         3465                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         3465                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst         3465                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          3465                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst         3465                       # number of overall misses
system.cpu4.icache.overall_misses::total         3465                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst     53690977                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     53690977                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst     53690977                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     53690977                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst     53690977                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     53690977                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     10882939                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     10882939                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     10882939                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     10882939                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     10882939                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     10882939                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000318                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000318                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000318                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000318                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000318                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000318                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 15495.231457                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 15495.231457                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 15495.231457                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 15495.231457                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 15495.231457                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 15495.231457                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst          144                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst          144                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst          144                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst         3321                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         3321                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst         3321                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         3321                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst         3321                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         3321                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst     42726015                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     42726015                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst     42726015                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     42726015                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst     42726015                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     42726015                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000305                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000305                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000305                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000305                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000305                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 12865.406504                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12865.406504                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 12865.406504                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12865.406504                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 12865.406504                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12865.406504                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups               13373841                       # Number of BP lookups
system.cpu5.branchPred.condPredicted          8988986                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect          1344290                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups             8537856                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                7294558                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            85.437820                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                1787768                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect            424809                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                        72652503                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          11499361                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                      60432872                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   13373841                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches           9082326                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     59712461                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                2871947                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles         2454                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles         1360                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 10519777                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               299992                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          72651610                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             0.894455                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.288517                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                47322126     65.14%     65.14% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 2902812      4.00%     69.13% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                 5199256      7.16%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                17227416     23.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            72651610                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.184080                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       0.831807                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                 9256812                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles             46544227                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 13788812                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1624181                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles               1435124                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             1198819                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                 1001                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts              40109777                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 2105                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles               1435124                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                11015117                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                1432544                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles      44280344                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 13620161                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               865866                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts              36192381                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                   10                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                 43278                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                    81                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands           44613155                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            162351797                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups        37149847                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps             28024772                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                16588383                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts           1260587                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts       1259286                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  4437072                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             6709182                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            2982365                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads          1276484                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores          220629                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                  31425203                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded            1730879                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                 28936535                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued            87550                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined       10226234                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     20608038                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved        512512                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     72651610                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        0.398292                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.813807                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0           55545044     76.45%     76.45% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            8798881     12.11%     88.57% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2            4785401      6.59%     95.15% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3            3522284      4.85%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       72651610                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu             20406285     70.52%     70.52% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               17217      0.06%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.58% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             5972641     20.64%     91.22% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            2540392      8.78%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total              28936535                       # Type of FU issued
system.cpu5.iq.rate                          0.398287                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         130612230                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes         43388022                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses     27206642                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses              28936535                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads          702435                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads      2156617                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation        10723                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       667758                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        66818                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles               1435124                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                1098631                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles               730724                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts           33156121                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts           676190                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              6709182                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             2982365                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts           1237644                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                 15826                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                   53                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents         10723                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect       1036464                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       347462                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts             1383926                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts             27989946                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              5843472                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           946589                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                           39                       # number of nop insts executed
system.cpu5.iew.exec_refs                     8339280                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                 6188338                       # Number of branches executed
system.cpu5.iew.exec_stores                   2495808                       # Number of stores executed
system.cpu5.iew.exec_rate                    0.385258                       # Inst execution rate
system.cpu5.iew.wb_sent                      27380169                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                     27206642                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 13731349                       # num instructions producing a value
system.cpu5.iew.wb_consumers                 21195437                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      0.374476                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.647845                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts       10227101                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls        1218367                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts          1343441                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     70607819                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     0.324749                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     0.965233                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     58452867     82.79%     82.79% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1      7683350     10.88%     93.67% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      1762972      2.50%     96.16% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      1375037      1.95%     98.11% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4       422778      0.60%     98.71% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       199142      0.28%     98.99% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6       300402      0.43%     99.42% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7       183959      0.26%     99.68% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8       227312      0.32%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     70607819                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts            21651663                       # Number of instructions committed
system.cpu5.commit.committedOps              22929848                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       6867172                       # Number of memory references committed
system.cpu5.commit.loads                      4552565                       # Number of loads committed
system.cpu5.commit.membars                     350609                       # Number of memory barriers committed
system.cpu5.commit.branches                   5237974                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                 18529250                       # Number of committed integer instructions.
system.cpu5.commit.function_calls              225513                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        16045622     69.98%     69.98% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          17054      0.07%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.05% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        4552565     19.85%     89.91% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       2314607     10.09%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total         22929848                       # Class of committed instruction
system.cpu5.commit.bw_lim_events               227312                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   102383589                       # The number of ROB reads
system.cpu5.rob.rob_writes                   68398925                       # The number of ROB writes
system.cpu5.timesIdled                            233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                            893                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       27206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                   21651663                       # Number of Instructions Simulated
system.cpu5.committedOps                     22929848                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              3.355516                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        3.355516                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              0.298017                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        0.298017                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                26949981                       # number of integer regfile reads
system.cpu5.int_regfile_writes               15341752                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                101648354                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                17389230                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               13713207                       # number of misc regfile reads
system.cpu5.misc_regfile_writes               3165379                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements            62878                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          501.056483                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            4798004                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            63385                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            75.696206                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      15964408500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   501.056483                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.978626                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.978626                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         14701981                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        14701981                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data      3004275                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3004275                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      1331296                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1331296                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data       320490                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       320490                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data         2696                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         2696                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data      4335571                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4335571                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data      4335571                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4335571                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       989281                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       989281                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data       202886                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       202886                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data       746519                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       746519                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data       153684                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       153684                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data      1192167                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1192167                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data      1192167                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1192167                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data  24987518720                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  24987518720                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data   7210692800                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   7210692800                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data  22843582671                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total  22843582671                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data   2577412843                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   2577412843                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data    653859021                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total    653859021                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data  32198211520                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  32198211520                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data  32198211520                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  32198211520                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      3993556                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3993556                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      1534182                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1534182                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data      1067009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      1067009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data       156380                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       156380                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      5527738                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5527738                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      5527738                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5527738                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.247719                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.247719                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.132244                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.132244                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.699637                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.699637                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.982760                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.982760                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.215670                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.215670                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.215670                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.215670                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 25258.262031                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25258.262031                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 35540.612955                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 35540.612955                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 30600.135658                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 30600.135658                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data 16770.859966                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 16770.859966                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 27008.138558                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 27008.138558                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27008.138558                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27008.138558                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          201                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           39                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               51                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.941176                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           39                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         5004                       # number of writebacks
system.cpu5.dcache.writebacks::total             5004                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       425736                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       425736                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data       105106                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       105106                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data       155521                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total       155521                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       530842                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       530842                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       530842                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       530842                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       563545                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       563545                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data        97780                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        97780                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data       590998                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       590998                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data       153684                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       153684                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       661325                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       661325                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       661325                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       661325                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data  11072414999                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  11072414999                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data   4295188217                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total   4295188217                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data  16409021577                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total  16409021577                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data   2231154657                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   2231154657                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data    554302479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    554302479                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data  15367603216                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  15367603216                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data  15367603216                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  15367603216                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.141114                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.141114                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.063734                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.063734                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.553883                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.553883                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.982760                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.982760                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.119638                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.119638                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.119638                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.119638                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 19647.792100                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 19647.792100                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 43927.062968                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 43927.062968                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data 27764.935883                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27764.935883                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data 14517.807039                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 14517.807039                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 23237.596062                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 23237.596062                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 23237.596062                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 23237.596062                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             2721                       # number of replacements
system.cpu5.icache.tags.tagsinuse          359.516618                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           10516512                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             3084                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          3410.023346                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   359.516618                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.702181                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.702181                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         21042638                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        21042638                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst     10516512                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10516512                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     10516512                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10516512                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     10516512                       # number of overall hits
system.cpu5.icache.overall_hits::total       10516512                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst         3265                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         3265                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst         3265                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          3265                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst         3265                       # number of overall misses
system.cpu5.icache.overall_misses::total         3265                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst     50725992                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     50725992                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst     50725992                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     50725992                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst     50725992                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     50725992                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     10519777                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10519777                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     10519777                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10519777                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     10519777                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10519777                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000310                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000310                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000310                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000310                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000310                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000310                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 15536.291577                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 15536.291577                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 15536.291577                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 15536.291577                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 15536.291577                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 15536.291577                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst          181                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst          181                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst          181                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst         3084                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         3084                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst         3084                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         3084                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst         3084                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         3084                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst     40024507                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     40024507                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst     40024507                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     40024507                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst     40024507                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     40024507                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000293                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000293                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000293                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000293                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000293                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000293                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 12978.115110                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12978.115110                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 12978.115110                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12978.115110                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 12978.115110                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12978.115110                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups               13371449                       # Number of BP lookups
system.cpu6.branchPred.condPredicted          8803633                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect          1372056                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups             8446693                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                7184087                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            85.052067                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                1839564                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect            432674                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                        72652319                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          11010723                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                      60009553                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   13371449                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches           9023651                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     60175513                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                2924571                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles         2474                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles          570                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 10003313                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               296465                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          72651566                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             0.887438                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.287207                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                47564355     65.47%     65.47% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 2873637      3.96%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                 5040572      6.94%     76.36% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                17173002     23.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            72651566                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.184047                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       0.825983                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                 8750649                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles             47434651                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 13323288                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              1679079                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles               1461425                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             1267398                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                  990                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts              39145315                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 2147                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles               1461425                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                10551065                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                1515607                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles      45058379                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 13164896                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               897720                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts              35156478                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    8                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                 46466                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    58                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                     7                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands           43723302                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            157238802                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups        35825658                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps             26677096                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                17046206                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts           1293060                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts       1292175                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  4561372                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             6128716                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            2715623                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           945117                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          252387                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                  30263580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded            1772983                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                 27714594                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued            89338                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined       10531350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     21142312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved        521652                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     72651566                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        0.381473                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.802467                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0           56227886     77.39%     77.39% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            8662867     11.92%     89.32% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2            4230712      5.82%     95.14% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3            3530101      4.86%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       72651566                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu             20070083     72.42%     72.42% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               17463      0.06%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.48% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             5382900     19.42%     91.90% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            2244148      8.10%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total              27714594                       # Type of FU issued
system.cpu6.iq.rate                          0.381469                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         128170092                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes         42573985                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses     25924643                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses              27714594                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads          364478                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads      2205618                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses           83                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation        11158                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       706248                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        71154                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles               1461425                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                1171240                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles               755845                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts           32036581                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts           713020                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              6128716                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             2715623                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts           1269075                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                 17638                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   27                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents         11158                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect       1058230                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       353744                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts             1411974                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts             26717847                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              5247993                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           996747                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                           18                       # number of nop insts executed
system.cpu6.iew.exec_refs                     7445828                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                 5987952                       # Number of branches executed
system.cpu6.iew.exec_stores                   2197835                       # Number of stores executed
system.cpu6.iew.exec_rate                    0.367749                       # Inst execution rate
system.cpu6.iew.wb_sent                      26096089                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                     25924643                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 12875728                       # num instructions producing a value
system.cpu6.iew.wb_consumers                 20382071                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      0.356832                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.631718                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts       10532363                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls        1251331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts          1371196                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     70556192                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     0.304796                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     0.947120                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     59203084     83.91%     83.91% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1      7172037     10.17%     94.07% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      1803896      2.56%     96.63% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      1038637      1.47%     98.10% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4       427564      0.61%     98.71% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       196219      0.28%     98.99% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6       309372      0.44%     99.43% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7       181174      0.26%     99.68% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8       224209      0.32%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     70556192                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts            20227895                       # Number of instructions committed
system.cpu6.commit.committedOps              21505213                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       5932473                       # Number of memory references committed
system.cpu6.commit.loads                      3923098                       # Number of loads committed
system.cpu6.commit.membars                     358836                       # Number of memory barriers committed
system.cpu6.commit.branches                   4979593                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                 17377587                       # Number of committed integer instructions.
system.cpu6.commit.function_calls              228523                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        15555488     72.33%     72.33% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          17252      0.08%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.41% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        3923098     18.24%     90.66% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       2009375      9.34%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total         21505213                       # Class of committed instruction
system.cpu6.commit.bw_lim_events               224209                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   101238000                       # The number of ROB reads
system.cpu6.rob.rob_writes                   66212234                       # The number of ROB writes
system.cpu6.timesIdled                            232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                            753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       27390                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                   20227895                       # Number of Instructions Simulated
system.cpu6.committedOps                     21505213                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              3.591690                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        3.591690                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              0.278421                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        0.278421                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                25331029                       # number of integer regfile reads
system.cpu6.int_regfile_writes               14859327                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 96088549                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                16652185                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               12916580                       # number of misc regfile reads
system.cpu6.misc_regfile_writes               3267533                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements            64494                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          500.393649                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            4165242                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            65001                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            64.079660                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   500.393649                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.977331                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.977331                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         13549333                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        13549333                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data      2694169                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2694169                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      1008927                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1008927                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data       329792                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       329792                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data         6292                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         6292                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data      3703096                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         3703096                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data      3703096                       # number of overall hits
system.cpu6.dcache.overall_hits::total        3703096                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       998837                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       998837                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data       193548                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       193548                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data       774644                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       774644                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data       153628                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       153628                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data      1192385                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       1192385                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data      1192385                       # number of overall misses
system.cpu6.dcache.overall_misses::total      1192385                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data  25317890978                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  25317890978                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data   6884221862                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   6884221862                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data  23651329738                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total  23651329738                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data   2479148383                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total   2479148383                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data    679522546                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total    679522546                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data  32202112840                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  32202112840                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data  32202112840                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  32202112840                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      3693006                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3693006                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      1202475                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1202475                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data      1104436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total      1104436                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data       159920                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       159920                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      4895481                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4895481                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      4895481                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4895481                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.270467                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.270467                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.160958                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.160958                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.701393                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.701393                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.960655                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.960655                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.243569                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.243569                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.243569                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.243569                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25347.369969                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25347.369969                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 35568.550757                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 35568.550757                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 30531.869785                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 30531.869785                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data 16137.347248                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total 16137.347248                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 27006.472607                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 27006.472607                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 27006.472607                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 27006.472607                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          188                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         4982                       # number of writebacks
system.cpu6.dcache.writebacks::total             4982                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       432172                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       432172                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data       100543                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       100543                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data       158861                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total       158861                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       532715                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       532715                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       532715                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       532715                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       566665                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       566665                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data        93005                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        93005                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data       615783                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total       615783                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data       153628                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total       153628                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       659670                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       659670                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       659670                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       659670                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data  11205031855                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  11205031855                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data   4066597903                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total   4066597903                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data  17064371234                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total  17064371234                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data   2141416617                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total   2141416617                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data    570906454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total    570906454                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data  15271629758                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  15271629758                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data  15271629758                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  15271629758                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.153443                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.153443                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.077345                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.077345                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.557554                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.557554                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.960655                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.960655                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.134751                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.134751                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.134751                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.134751                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 19773.643784                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 19773.643784                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 43724.508392                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 43724.508392                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 27711.663417                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27711.663417                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data 13938.973475                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 13938.973475                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 23150.408171                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 23150.408171                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 23150.408171                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 23150.408171                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             2674                       # number of replacements
system.cpu6.icache.tags.tagsinuse          365.512779                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           10000073                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             3042                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3287.334977                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   365.512779                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.713892                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.713892                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         20009668                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        20009668                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst     10000073                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       10000073                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     10000073                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        10000073                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     10000073                       # number of overall hits
system.cpu6.icache.overall_hits::total       10000073                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst         3240                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         3240                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst         3240                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          3240                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst         3240                       # number of overall misses
system.cpu6.icache.overall_misses::total         3240                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst     49818974                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     49818974                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst     49818974                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     49818974                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst     49818974                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     49818974                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     10003313                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     10003313                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     10003313                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     10003313                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     10003313                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     10003313                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000324                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000324                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000324                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000324                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000324                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000324                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 15376.226543                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 15376.226543                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 15376.226543                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 15376.226543                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 15376.226543                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 15376.226543                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst          198                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total          198                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst          198                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total          198                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst          198                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total          198                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst         3042                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total         3042                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst         3042                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total         3042                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst         3042                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total         3042                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst     39323521                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     39323521                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst     39323521                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     39323521                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst     39323521                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     39323521                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000304                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000304                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000304                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 12926.864234                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 12926.864234                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 12926.864234                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 12926.864234                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 12926.864234                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 12926.864234                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups               13256427                       # Number of BP lookups
system.cpu7.branchPred.condPredicted          8958228                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect          1331659                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups             8456210                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                7278203                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            86.069327                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1788740                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect            420077                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                        72652125                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          11550908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                      60257526                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   13256427                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches           9066943                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     59675707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                2841097                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles         2458                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles          532                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                 10572570                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes               290038                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          72650154                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             0.890666                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.287194                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                47438288     65.30%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 2870082      3.95%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                 5188409      7.14%     76.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                17153375     23.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            72650154                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.182464                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       0.829398                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                 9370173                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles             46454416                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 13772577                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              1630831                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles               1419699                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             1161297                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                  979                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts              40043085                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 2109                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles               1419699                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                11120189                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1399239                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles      44219487                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 13619119                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               869963                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts              36155656                       # Number of instructions processed by rename
system.cpu7.rename.ROBFullEvents                   27                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                 41218                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                   192                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                    11                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands           44521500                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            162485610                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups        37255565                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps             27986242                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                16535258                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts           1264639                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts       1263705                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  4448529                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             6837684                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            3057873                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads          1381237                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          221434                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                  31449395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded            1732753                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                 28968588                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued            88825                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined       10200484                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     20512442                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved        512597                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     72650154                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        0.398741                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.810169                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0           55419325     76.28%     76.28% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            8889325     12.24%     88.52% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2            4945249      6.81%     95.33% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3            3396255      4.67%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       72650154                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu             20238230     69.86%     69.86% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               16407      0.06%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.92% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             6100834     21.06%     90.98% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            2613117      9.02%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total              28968588                       # Type of FU issued
system.cpu7.iq.rate                          0.398730                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         130676155                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes         43388882                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses     27250910                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses              28968588                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads          806243                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      2153446                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          144                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation        11163                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       672352                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        64703                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles               1419699                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1071710                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles               732794                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts           33182170                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts           650319                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              6837684                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             3057873                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts           1241852                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                 15293                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   74                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents         11163                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect       1027743                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       343470                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts             1371213                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts             28017661                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              5969827                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           950927                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                           22                       # number of nop insts executed
system.cpu7.iew.exec_refs                     8538749                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                 6195067                       # Number of branches executed
system.cpu7.iew.exec_stores                   2568922                       # Number of stores executed
system.cpu7.iew.exec_rate                    0.385641                       # Inst execution rate
system.cpu7.iew.wb_sent                      27418127                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                     27250910                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 13780676                       # num instructions producing a value
system.cpu7.iew.wb_consumers                 20974305                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      0.375088                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.657027                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts       10201229                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls        1220156                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts          1330810                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     70620748                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     0.325424                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     0.956506                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0     58297093     82.55%     82.55% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1      7851244     11.12%     93.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      1732430      2.45%     96.12% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      1454566      2.06%     98.18% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4       412498      0.58%     98.76% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       189510      0.27%     99.03% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6       293062      0.41%     99.45% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7       176812      0.25%     99.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       213533      0.30%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     70620748                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts            21768651                       # Number of instructions committed
system.cpu7.commit.committedOps              22981664                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       7069759                       # Number of memory references committed
system.cpu7.commit.loads                      4684238                       # Number of loads committed
system.cpu7.commit.membars                     348302                       # Number of memory barriers committed
system.cpu7.commit.branches                   5255211                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                 18536990                       # Number of committed integer instructions.
system.cpu7.commit.function_calls              214089                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu        15895672     69.17%     69.17% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          16233      0.07%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.24% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        4684238     20.38%     89.62% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       2385521     10.38%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total         22981664                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               213533                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   102477048                       # The number of ROB reads
system.cpu7.rob.rob_writes                   68435360                       # The number of ROB writes
system.cpu7.timesIdled                            246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       27584                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                   21768651                       # Number of Instructions Simulated
system.cpu7.committedOps                     22981664                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              3.337466                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        3.337466                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              0.299629                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        0.299629                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                27117380                       # number of integer regfile reads
system.cpu7.int_regfile_writes               15255749                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                102163318                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                17453843                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               13916510                       # number of misc regfile reads
system.cpu7.misc_regfile_writes               3199119                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements            59189                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          501.055473                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4893532                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            59696                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            81.974203                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle       4151858500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   501.055473                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.978624                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.978624                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         14875845                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        14875845                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data      3033869                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3033869                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      1404291                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1404291                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data       318111                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       318111                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data         2500                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         2500                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data      4438160                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4438160                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data      4438160                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4438160                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       974087                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       974087                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data       193544                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total       193544                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data       758893                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total       758893                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data       151179                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total       151179                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data      1167631                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1167631                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data      1167631                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1167631                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data  24543115767                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24543115767                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data   6840984236                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   6840984236                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data  23177594047                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total  23177594047                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data   2464003432                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total   2464003432                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data    679320574                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total    679320574                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data  31384100003                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  31384100003                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data  31384100003                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  31384100003                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      4007956                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      4007956                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      1597835                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1597835                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data      1077004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total      1077004                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data       153679                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       153679                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      5605791                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5605791                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      5605791                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5605791                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.243038                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.243038                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.121129                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.121129                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.704633                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.704633                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.983732                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.983732                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.208290                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.208290                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.208290                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.208290                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 25196.020239                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25196.020239                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 35345.886393                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 35345.886393                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 30541.320116                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 30541.320116                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 16298.582687                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 16298.582687                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 26878.440195                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 26878.440195                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 26878.440195                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 26878.440195                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          249                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     4.293103                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets     3.750000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         4878                       # number of writebacks
system.cpu7.dcache.writebacks::total             4878                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       421959                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       421959                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data        99944                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        99944                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data       156020                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total       156020                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       521903                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       521903                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       521903                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       521903                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       552128                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       552128                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data        93600                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        93600                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data       602873                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total       602873                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data       151179                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total       151179                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       645728                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       645728                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       645728                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       645728                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data  10864855848                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  10864855848                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data   4097707533                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total   4097707533                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data  16685751821                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total  16685751821                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data   2132325568                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total   2132325568                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data    572072926                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total    572072926                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data  14962563381                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14962563381                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data  14962563381                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14962563381                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.137758                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.137758                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.058579                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.058579                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.559769                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.559769                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.983732                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.983732                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.115189                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.115189                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.115189                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.115189                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 19678.146821                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 19678.146821                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 43778.926635                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 43778.926635                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 27677.059382                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27677.059382                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 14104.641306                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 14104.641306                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 23171.619290                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 23171.619290                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 23171.619290                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 23171.619290                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             2724                       # number of replacements
system.cpu7.icache.tags.tagsinuse          364.577189                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           10569311                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             3091                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3419.382401                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst   364.577189                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.712065                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.712065                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          367                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          362                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.716797                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         21148231                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        21148231                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst     10569311                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10569311                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst     10569311                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10569311                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst     10569311                       # number of overall hits
system.cpu7.icache.overall_hits::total       10569311                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst         3259                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         3259                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst         3259                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          3259                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst         3259                       # number of overall misses
system.cpu7.icache.overall_misses::total         3259                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst     53500913                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     53500913                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst     53500913                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     53500913                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst     53500913                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     53500913                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst     10572570                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10572570                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst     10572570                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10572570                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst     10572570                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10572570                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000308                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000308                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000308                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000308                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000308                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000308                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16416.358699                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16416.358699                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16416.358699                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16416.358699                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16416.358699                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16416.358699                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst          168                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst          168                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst          168                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst         3091                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total         3091                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst         3091                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total         3091                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst         3091                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total         3091                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst     42797075                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     42797075                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst     42797075                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     42797075                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst     42797075                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     42797075                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000292                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000292                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000292                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000292                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000292                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 13845.705273                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13845.705273                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 13845.705273                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13845.705273                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 13845.705273                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13845.705273                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.branchPred.lookups               13841027                       # Number of BP lookups
system.cpu8.branchPred.condPredicted          9749305                       # Number of conditional branches predicted
system.cpu8.branchPred.condIncorrect          1193147                       # Number of conditional branches incorrect
system.cpu8.branchPred.BTBLookups             9683520                       # Number of BTB lookups
system.cpu8.branchPred.BTBHits                8306572                       # Number of BTB hits
system.cpu8.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu8.branchPred.BTBHitPct            85.780501                       # BTB Hit Percentage
system.cpu8.branchPred.usedRAS                1558437                       # Number of times the RAS was used to get a target.
system.cpu8.branchPred.RASInCorrect            384589                       # Number of incorrect RAS predictions.
system.cpu8.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.dtb.inst_hits                           0                       # ITB inst hits
system.cpu8.dtb.inst_misses                         0                       # ITB inst misses
system.cpu8.dtb.read_hits                           0                       # DTB read hits
system.cpu8.dtb.read_misses                         0                       # DTB read misses
system.cpu8.dtb.write_hits                          0                       # DTB write hits
system.cpu8.dtb.write_misses                        0                       # DTB write misses
system.cpu8.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.dtb.read_accesses                       0                       # DTB read accesses
system.cpu8.dtb.write_accesses                      0                       # DTB write accesses
system.cpu8.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.dtb.hits                                0                       # DTB hits
system.cpu8.dtb.misses                              0                       # DTB misses
system.cpu8.dtb.accesses                            0                       # DTB accesses
system.cpu8.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu8.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu8.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu8.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu8.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu8.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu8.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu8.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu8.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu8.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu8.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu8.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu8.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu8.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu8.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu8.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu8.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu8.itb.walker.walks                        0                       # Table walker walks requested
system.cpu8.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu8.itb.inst_hits                           0                       # ITB inst hits
system.cpu8.itb.inst_misses                         0                       # ITB inst misses
system.cpu8.itb.read_hits                           0                       # DTB read hits
system.cpu8.itb.read_misses                         0                       # DTB read misses
system.cpu8.itb.write_hits                          0                       # DTB write hits
system.cpu8.itb.write_misses                        0                       # DTB write misses
system.cpu8.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu8.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu8.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu8.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu8.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu8.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu8.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu8.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu8.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu8.itb.read_accesses                       0                       # DTB read accesses
system.cpu8.itb.write_accesses                      0                       # DTB write accesses
system.cpu8.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu8.itb.hits                                0                       # DTB hits
system.cpu8.itb.misses                              0                       # DTB misses
system.cpu8.itb.accesses                            0                       # DTB accesses
system.cpu8.numCycles                        72649429                       # number of cpu cycles simulated
system.cpu8.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu8.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu8.fetch.icacheStallCycles          13318960                       # Number of cycles fetch is stalled on an Icache miss
system.cpu8.fetch.Insts                      62844270                       # Number of instructions fetch has processed
system.cpu8.fetch.Branches                   13841027                       # Number of branches that fetch encountered
system.cpu8.fetch.predictedBranches           9865009                       # Number of branches that fetch has predicted taken
system.cpu8.fetch.Cycles                     58051288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu8.fetch.SquashCycles                2553463                       # Number of cycles fetch has spent squashing
system.cpu8.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu8.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu8.fetch.PendingTrapStallCycles         1037                       # Number of stall cycles due to pending traps
system.cpu8.fetch.CacheLines                 12428018                       # Number of cache lines fetched
system.cpu8.fetch.IcacheSquashes               258376                       # Number of outstanding Icache misses that were squashed
system.cpu8.fetch.rateDist::samples          72648027                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::mean             0.919788                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::stdev            1.289675                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::0                46460563     63.95%     63.95% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::1                 2657257      3.66%     67.61% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::2                 6427107      8.85%     76.46% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::3                17103100     23.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.rateDist::total            72648027                       # Number of instructions fetched each cycle (Total)
system.cpu8.fetch.branchRate                 0.190518                       # Number of branch fetches per cycle
system.cpu8.fetch.rate                       0.865035                       # Number of inst fetches per cycle
system.cpu8.decode.IdleCycles                11299580                       # Number of cycles decode is idle
system.cpu8.decode.BlockedCycles             42944418                       # Number of cycles decode is blocked
system.cpu8.decode.RunCycles                 15622278                       # Number of cycles decode is running
system.cpu8.decode.UnblockCycles              1505878                       # Number of cycles decode is unblocking
system.cpu8.decode.SquashCycles               1275863                       # Number of cycles decode is squashing
system.cpu8.decode.BranchResolved             1157317                       # Number of times decode resolved a branch
system.cpu8.decode.BranchMispred                  975                       # Number of times decode detected a branch misprediction
system.cpu8.decode.DecodedInsts              44329532                       # Number of instructions handled by decode
system.cpu8.decode.SquashedInsts                 2161                       # Number of squashed instructions handled by decode
system.cpu8.rename.SquashCycles               1275863                       # Number of cycles rename is squashing
system.cpu8.rename.IdleCycles                12899083                       # Number of cycles rename is idle
system.cpu8.rename.BlockCycles                1412768                       # Number of cycles rename is blocking
system.cpu8.rename.serializeStallCycles      40750589                       # count of cycles rename stalled for serializing inst
system.cpu8.rename.RunCycles                 15493850                       # Number of cycles rename is running
system.cpu8.rename.UnblockCycles               815864                       # Number of cycles rename is unblocking
system.cpu8.rename.RenamedInsts              40827938                       # Number of instructions processed by rename
system.cpu8.rename.ROBFullEvents                    4                       # Number of times rename has blocked due to ROB full
system.cpu8.rename.IQFullEvents                 58722                       # Number of times rename has blocked due to IQ full
system.cpu8.rename.LQFullEvents                    69                       # Number of times rename has blocked due to LQ full
system.cpu8.rename.SQFullEvents                    83                       # Number of times rename has blocked due to SQ full
system.cpu8.rename.RenamedOperands           48503351                       # Number of destination operands rename has renamed
system.cpu8.rename.RenameLookups            185420578                       # Number of register rename lookups that rename has made
system.cpu8.rename.int_rename_lookups        43213656                       # Number of integer rename lookups
system.cpu8.rename.CommittedMaps             33126353                       # Number of HB maps that are committed
system.cpu8.rename.UndoneMaps                15376998                       # Number of HB maps that are undone due to squashing
system.cpu8.rename.serializingInsts           1131742                       # count of serializing insts renamed
system.cpu8.rename.tempSerializingInsts       1129335                       # count of temporary serializing insts renamed
system.cpu8.rename.skidInsts                  4064072                       # count of insts added to the skid buffer
system.cpu8.memDep0.insertedLoads             9097934                       # Number of loads inserted to the mem dependence unit.
system.cpu8.memDep0.insertedStores            4251799                       # Number of stores inserted to the mem dependence unit.
system.cpu8.memDep0.conflictingLoads          2604509                       # Number of conflicting loads.
system.cpu8.memDep0.conflictingStores         1510249                       # Number of conflicting stores.
system.cpu8.iq.iqInstsAdded                  36459230                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu8.iq.iqNonSpecInstsAdded            1553892                       # Number of non-speculative instructions added to the IQ
system.cpu8.iq.iqInstsIssued                 33683540                       # Number of instructions issued
system.cpu8.iq.iqSquashedInstsIssued           302970                       # Number of squashed instructions issued
system.cpu8.iq.iqSquashedInstsExamined        9590353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu8.iq.iqSquashedOperandsExamined     20372200                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu8.iq.iqSquashedNonSpecRemoved        455631                       # Number of squashed non-spec instructions that were removed
system.cpu8.iq.issued_per_cycle::samples     72648027                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::mean        0.463654                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::stdev       0.761774                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::0           49563295     68.22%     68.22% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::1           13932934     19.18%     87.40% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::2            7704788     10.61%     98.01% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::3            1447010      1.99%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu8.iq.issued_per_cycle::total       72648027                       # Number of insts issued each cycle
system.cpu8.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntAlu                2335502     37.93%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntMult                     1      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::IntDiv                      0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatAdd                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCmp                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatCvt                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatMult                   0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatDiv                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::FloatSqrt                   0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAdd                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAddAcc                  0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdAlu                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCmp                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdCvt                     0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMisc                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMult                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdMultAcc                 0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShift                   0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdShiftAcc                0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdSqrt                    0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAdd                0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatAlu                0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCmp                0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatCvt                0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatDiv                0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMisc               0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMult               0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::SimdFloatSqrt               0      0.00%     37.93% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemRead               3233861     52.52%     90.44% # attempts to use FU when none available
system.cpu8.iq.fu_full::MemWrite               588578      9.56%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu8.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IntAlu             21572329     64.04%     64.04% # Type of FU issued
system.cpu8.iq.FU_type_0::IntMult               16372      0.05%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::IntDiv                    0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu8.iq.FU_type_0::MemRead             8307502     24.66%     88.76% # Type of FU issued
system.cpu8.iq.FU_type_0::MemWrite            3787337     11.24%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu8.iq.FU_type_0::total              33683540                       # Type of FU issued
system.cpu8.iq.rate                          0.463645                       # Inst issue rate
system.cpu8.iq.fu_busy_cnt                    6157942                       # FU busy when requested
system.cpu8.iq.fu_busy_rate                  0.182818                       # FU busy rate (busy events/executed inst)
system.cpu8.iq.int_inst_queue_reads         146476019                       # Number of integer instruction queue reads
system.cpu8.iq.int_inst_queue_writes         47607298                       # Number of integer instruction queue writes
system.cpu8.iq.int_inst_queue_wakeup_accesses     32232910                       # Number of integer instruction queue wakeup accesses
system.cpu8.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu8.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu8.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu8.iq.int_alu_accesses              39841482                       # Number of integer alu accesses
system.cpu8.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu8.iew.lsq.thread0.forwLoads         2089814                       # Number of loads that had data forwarded from stores
system.cpu8.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu8.iew.lsq.thread0.squashedLoads      1994971                       # Number of loads squashed
system.cpu8.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu8.iew.lsq.thread0.memOrderViolation         3825                       # Number of memory ordering violations
system.cpu8.iew.lsq.thread0.squashedStores       666695                       # Number of stores squashed
system.cpu8.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu8.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu8.iew.lsq.thread0.rescheduledLoads        56208                       # Number of loads that were rescheduled
system.cpu8.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu8.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu8.iew.iewSquashCycles               1275863                       # Number of cycles IEW is squashing
system.cpu8.iew.iewBlockCycles                1094893                       # Number of cycles IEW is blocking
system.cpu8.iew.iewUnblockCycles               665681                       # Number of cycles IEW is unblocking
system.cpu8.iew.iewDispatchedInsts           38013148                       # Number of instructions dispatched to IQ
system.cpu8.iew.iewDispSquashedInsts           623724                       # Number of squashed instructions skipped by dispatch
system.cpu8.iew.iewDispLoadInsts              9097934                       # Number of dispatched load instructions
system.cpu8.iew.iewDispStoreInsts             4251799                       # Number of dispatched store instructions
system.cpu8.iew.iewDispNonSpecInsts           1109235                       # Number of dispatched non-speculative instructions
system.cpu8.iew.iewIQFullEvents                 18802                       # Number of times the IQ has become full, causing a stall
system.cpu8.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu8.iew.memOrderViolationEvents          3825                       # Number of memory order violations
system.cpu8.iew.predictedTakenIncorrect        934334                       # Number of branches that were predicted taken incorrectly
system.cpu8.iew.predictedNotTakenIncorrect       317342                       # Number of branches that were predicted not taken incorrectly
system.cpu8.iew.branchMispredicts             1251676                       # Number of branch mispredicts detected at execute
system.cpu8.iew.iewExecutedInsts             32764471                       # Number of executed instructions
system.cpu8.iew.iewExecLoadInsts              8136283                       # Number of load instructions executed
system.cpu8.iew.iewExecSquashedInsts           919069                       # Number of squashed instructions skipped in execute
system.cpu8.iew.exec_swp                            0                       # number of swp insts executed
system.cpu8.iew.exec_nop                           26                       # number of nop insts executed
system.cpu8.iew.exec_refs                    11889401                       # number of memory reference insts executed
system.cpu8.iew.exec_branches                 7158954                       # Number of branches executed
system.cpu8.iew.exec_stores                   3753118                       # Number of stores executed
system.cpu8.iew.exec_rate                    0.450994                       # Inst execution rate
system.cpu8.iew.wb_sent                      32385735                       # cumulative count of insts sent to commit
system.cpu8.iew.wb_count                     32232910                       # cumulative count of insts written-back
system.cpu8.iew.wb_producers                 17202427                       # num instructions producing a value
system.cpu8.iew.wb_consumers                 24543626                       # num instructions consuming a value
system.cpu8.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu8.iew.wb_rate                      0.443677                       # insts written-back per cycle
system.cpu8.iew.wb_fanout                    0.700892                       # average fanout of values written-back
system.cpu8.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu8.commit.commitSquashedInsts        9591050                       # The number of squashed insts skipped by commit
system.cpu8.commit.commitNonSpecStalls        1098261                       # The number of times commit has been forced to stall to communicate backwards
system.cpu8.commit.branchMispredicts          1192279                       # The number of times a branch was mispredicted
system.cpu8.commit.committed_per_cycle::samples     70786054                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::mean     0.401531                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::stdev     0.944660                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::0     54001488     76.29%     76.29% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::1     10836946     15.31%     91.60% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::2      3375661      4.77%     96.37% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::3       799913      1.13%     97.50% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::4      1185566      1.67%     99.17% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::5       202386      0.29%     99.46% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::6       157050      0.22%     99.68% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::7        78084      0.11%     99.79% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::8       148960      0.21%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu8.commit.committed_per_cycle::total     70786054                       # Number of insts commited each cycle
system.cpu8.commit.committedInsts            27203633                       # Number of instructions committed
system.cpu8.commit.committedOps              28422769                       # Number of ops (including micro ops) committed
system.cpu8.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu8.commit.refs                      10688067                       # Number of memory references committed
system.cpu8.commit.loads                      7102963                       # Number of loads committed
system.cpu8.commit.membars                     316042                       # Number of memory barriers committed
system.cpu8.commit.branches                   6261033                       # Number of branches committed
system.cpu8.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu8.commit.int_insts                 22941043                       # Number of committed integer instructions.
system.cpu8.commit.function_calls              214668                       # Number of function calls committed.
system.cpu8.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IntAlu        17718563     62.34%     62.34% # Class of committed instruction
system.cpu8.commit.op_class_0::IntMult          16139      0.06%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::IntDiv               0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatAdd             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCmp             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatCvt             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatMult            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatDiv             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::FloatSqrt            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAdd              0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAddAcc            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdAlu              0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCmp              0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdCvt              0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMisc             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMult             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdMultAcc            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShift            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdShiftAcc            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdSqrt             0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAdd            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatAlu            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCmp            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatCvt            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatDiv            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMisc            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMult            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.40% # Class of committed instruction
system.cpu8.commit.op_class_0::MemRead        7102963     24.99%     87.39% # Class of committed instruction
system.cpu8.commit.op_class_0::MemWrite       3585104     12.61%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu8.commit.op_class_0::total         28422769                       # Class of committed instruction
system.cpu8.commit.bw_lim_events               148960                       # number cycles where commit BW limit reached
system.cpu8.rob.rob_reads                   107609444                       # The number of ROB reads
system.cpu8.rob.rob_writes                   77926338                       # The number of ROB writes
system.cpu8.timesIdled                            221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu8.idleCycles                           1402                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu8.quiesceCycles                       27772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu8.committedInsts                   27203633                       # Number of Instructions Simulated
system.cpu8.committedOps                     28422769                       # Number of Ops (including micro ops) Simulated
system.cpu8.cpi                              2.670578                       # CPI: Cycles Per Instruction
system.cpu8.cpi_total                        2.670578                       # CPI: Total CPI of All Threads
system.cpu8.ipc                              0.374451                       # IPC: Instructions Per Cycle
system.cpu8.ipc_total                        0.374451                       # IPC: Total IPC of All Threads
system.cpu8.int_regfile_reads                33331198                       # number of integer regfile reads
system.cpu8.int_regfile_writes               16969212                       # number of integer regfile writes
system.cpu8.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu8.cc_regfile_reads                123350409                       # number of cc regfile reads
system.cpu8.cc_regfile_writes                20242121                       # number of cc regfile writes
system.cpu8.misc_regfile_reads               17189149                       # number of misc regfile reads
system.cpu8.misc_regfile_writes               2852213                       # number of misc regfile writes
system.cpu8.dcache.tags.replacements            61221                       # number of replacements
system.cpu8.dcache.tags.tagsinuse          501.608394                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            7245651                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs            61728                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs           117.380297                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle       3867481506                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::cpu8.data   501.608394                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::cpu8.data     0.979704                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.979704                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         19113640                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        19113640                       # Number of data accesses
system.cpu8.dcache.ReadReq_hits::cpu8.data      4146058                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        4146058                       # number of ReadReq hits
system.cpu8.dcache.WriteReq_hits::cpu8.data      2687205                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       2687205                       # number of WriteReq hits
system.cpu8.dcache.LoadLockedReq_hits::cpu8.data       267265                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       267265                       # number of LoadLockedReq hits
system.cpu8.dcache.StoreCondReq_hits::cpu8.data         1908                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total         1908                       # number of StoreCondReq hits
system.cpu8.dcache.demand_hits::cpu8.data      6833263                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         6833263                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::cpu8.data      6833263                       # number of overall hits
system.cpu8.dcache.overall_hits::total        6833263                       # number of overall hits
system.cpu8.dcache.ReadReq_misses::cpu8.data       895807                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       895807                       # number of ReadReq misses
system.cpu8.dcache.WriteReq_misses::cpu8.data       194390                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total       194390                       # number of WriteReq misses
system.cpu8.dcache.LoadLockedReq_misses::cpu8.data       674746                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total       674746                       # number of LoadLockedReq misses
system.cpu8.dcache.StoreCondReq_misses::cpu8.data       139231                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total       139231                       # number of StoreCondReq misses
system.cpu8.dcache.demand_misses::cpu8.data      1090197                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total       1090197                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::cpu8.data      1090197                       # number of overall misses
system.cpu8.dcache.overall_misses::total      1090197                       # number of overall misses
system.cpu8.dcache.ReadReq_miss_latency::cpu8.data  22381249121                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total  22381249121                       # number of ReadReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::cpu8.data   7125446118                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total   7125446118                       # number of WriteReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::cpu8.data  20532296152                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total  20532296152                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::cpu8.data   2442502936                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total   2442502936                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::cpu8.data    530303752                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total    530303752                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.demand_miss_latency::cpu8.data  29506695239                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total  29506695239                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::cpu8.data  29506695239                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total  29506695239                       # number of overall miss cycles
system.cpu8.dcache.ReadReq_accesses::cpu8.data      5041865                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      5041865                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::cpu8.data      2881595                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      2881595                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::cpu8.data       942011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       942011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::cpu8.data       141139                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       141139                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.demand_accesses::cpu8.data      7923460                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      7923460                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::cpu8.data      7923460                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      7923460                       # number of overall (read+write) accesses
system.cpu8.dcache.ReadReq_miss_rate::cpu8.data     0.177674                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.177674                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_miss_rate::cpu8.data     0.067459                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.067459                       # miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::cpu8.data     0.716283                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.716283                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::cpu8.data     0.986481                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.986481                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_miss_rate::cpu8.data     0.137591                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.137591                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::cpu8.data     0.137591                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.137591                       # miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::cpu8.data 24984.454376                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 24984.454376                       # average ReadReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::cpu8.data 36655.414980                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 36655.414980                       # average WriteReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::cpu8.data 30429.667093                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 30429.667093                       # average LoadLockedReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::cpu8.data 17542.809690                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total 17542.809690                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::cpu8.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.demand_avg_miss_latency::cpu8.data 27065.470955                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 27065.470955                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::cpu8.data 27065.470955                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 27065.470955                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs     3.892857                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu8.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu8.dcache.writebacks::writebacks         5201                       # number of writebacks
system.cpu8.dcache.writebacks::total             5201                       # number of writebacks
system.cpu8.dcache.ReadReq_mshr_hits::cpu8.data       389095                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total       389095                       # number of ReadReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::cpu8.data        99677                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total        99677                       # number of WriteReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::cpu8.data       121131                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total       121131                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.demand_mshr_hits::cpu8.data       488772                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total       488772                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::cpu8.data       488772                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total       488772                       # number of overall MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::cpu8.data       506712                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total       506712                       # number of ReadReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::cpu8.data        94713                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total        94713                       # number of WriteReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::cpu8.data       553615                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total       553615                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::cpu8.data       139231                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total       139231                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.demand_mshr_misses::cpu8.data       601425                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total       601425                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::cpu8.data       601425                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total       601425                       # number of overall MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::cpu8.data   9383183900                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total   9383183900                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::cpu8.data   4311163101                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total   4311163101                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::cpu8.data  15442277456                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total  15442277456                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::cpu8.data   2127141564                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total   2127141564                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::cpu8.data    442861248                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total    442861248                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::cpu8.data  13694347001                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total  13694347001                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::cpu8.data  13694347001                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total  13694347001                       # number of overall MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::cpu8.data     0.100501                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.100501                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::cpu8.data     0.032868                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.032868                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::cpu8.data     0.587695                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.587695                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::cpu8.data     0.986481                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.986481                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.demand_mshr_miss_rate::cpu8.data     0.075904                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.075904                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::cpu8.data     0.075904                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.075904                       # mshr miss rate for overall accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::cpu8.data 18517.785053                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 18517.785053                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::cpu8.data 45518.177030                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 45518.177030                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu8.data 27893.531526                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27893.531526                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::cpu8.data 15277.787016                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 15277.787016                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu8.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::cpu8.data 22769.833314                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 22769.833314                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::cpu8.data 22769.833314                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 22769.833314                       # average overall mshr miss latency
system.cpu8.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu8.icache.tags.replacements             2676                       # number of replacements
system.cpu8.icache.tags.tagsinuse          372.481034                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs           12424788                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs             3051                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs          4072.365782                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::cpu8.inst   372.481034                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::cpu8.inst     0.727502                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.727502                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses         24859087                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses        24859087                       # Number of data accesses
system.cpu8.icache.ReadReq_hits::cpu8.inst     12424788                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total       12424788                       # number of ReadReq hits
system.cpu8.icache.demand_hits::cpu8.inst     12424788                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total        12424788                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::cpu8.inst     12424788                       # number of overall hits
system.cpu8.icache.overall_hits::total       12424788                       # number of overall hits
system.cpu8.icache.ReadReq_misses::cpu8.inst         3230                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total         3230                       # number of ReadReq misses
system.cpu8.icache.demand_misses::cpu8.inst         3230                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total          3230                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::cpu8.inst         3230                       # number of overall misses
system.cpu8.icache.overall_misses::total         3230                       # number of overall misses
system.cpu8.icache.ReadReq_miss_latency::cpu8.inst     52068461                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total     52068461                       # number of ReadReq miss cycles
system.cpu8.icache.demand_miss_latency::cpu8.inst     52068461                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total     52068461                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::cpu8.inst     52068461                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total     52068461                       # number of overall miss cycles
system.cpu8.icache.ReadReq_accesses::cpu8.inst     12428018                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total     12428018                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.demand_accesses::cpu8.inst     12428018                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total     12428018                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::cpu8.inst     12428018                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total     12428018                       # number of overall (read+write) accesses
system.cpu8.icache.ReadReq_miss_rate::cpu8.inst     0.000260                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000260                       # miss rate for ReadReq accesses
system.cpu8.icache.demand_miss_rate::cpu8.inst     0.000260                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000260                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::cpu8.inst     0.000260                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000260                       # miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_miss_latency::cpu8.inst 16120.266563                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 16120.266563                       # average ReadReq miss latency
system.cpu8.icache.demand_avg_miss_latency::cpu8.inst 16120.266563                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 16120.266563                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::cpu8.inst 16120.266563                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 16120.266563                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.fast_writes                      0                       # number of fast writes performed
system.cpu8.icache.cache_copies                     0                       # number of cache copies performed
system.cpu8.icache.ReadReq_mshr_hits::cpu8.inst          179                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total          179                       # number of ReadReq MSHR hits
system.cpu8.icache.demand_mshr_hits::cpu8.inst          179                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::cpu8.inst          179                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::cpu8.inst         3051                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total         3051                       # number of ReadReq MSHR misses
system.cpu8.icache.demand_mshr_misses::cpu8.inst         3051                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total         3051                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::cpu8.inst         3051                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total         3051                       # number of overall MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::cpu8.inst     41390037                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total     41390037                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::cpu8.inst     41390037                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total     41390037                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::cpu8.inst     41390037                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total     41390037                       # number of overall MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::cpu8.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.demand_mshr_miss_rate::cpu8.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::cpu8.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::cpu8.inst 13566.056047                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 13566.056047                       # average ReadReq mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::cpu8.inst 13566.056047                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 13566.056047                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::cpu8.inst 13566.056047                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 13566.056047                       # average overall mshr miss latency
system.cpu8.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                    162098                       # number of replacements
system.l2.tags.tagsinuse                  3276.709463                       # Cycle average of tags in use
system.l2.tags.total_refs                      317484                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    165491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.918437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1273.586582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       323.944669                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        76.041421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        31.941459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       149.555317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        94.838818                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       177.651923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        54.239683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       158.203172                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        16.722060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data       150.090228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        29.780207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data       146.688527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        14.891417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data       154.884538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        53.805147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data       146.049058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.inst        65.731620                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu8.data       158.063617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.019433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.002414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.002290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.000454                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.002238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.002363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.002229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.inst        0.001003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu8.data        0.002412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.049999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2665                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.051773                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1397476                       # Number of tag accesses
system.l2.tags.data_accesses                  1397476                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  33                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                3201                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               30637                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                2902                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               30624                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                3049                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               31048                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                3296                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               28366                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                3052                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               35719                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                3012                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               36200                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                2994                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               34383                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.inst                2976                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu8.data               34849                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  286376                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            35655                       # number of Writeback hits
system.l2.Writeback_hits::total                 35655                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu8.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                 3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data                 6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data                 9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data                24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu8.data                27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    74                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   35                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 3201                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                30640                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 2902                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                30625                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 3049                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                31050                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                 3296                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                28368                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                 3052                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                35725                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                 3012                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                36209                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                 2994                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                34407                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.inst                 2976                       # number of demand (read+write) hits
system.l2.demand_hits::cpu8.data                34876                       # number of demand (read+write) hits
system.l2.demand_hits::total                   286450                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  33                       # number of overall hits
system.l2.overall_hits::cpu0.data                  35                       # number of overall hits
system.l2.overall_hits::cpu1.inst                3201                       # number of overall hits
system.l2.overall_hits::cpu1.data               30640                       # number of overall hits
system.l2.overall_hits::cpu2.inst                2902                       # number of overall hits
system.l2.overall_hits::cpu2.data               30625                       # number of overall hits
system.l2.overall_hits::cpu3.inst                3049                       # number of overall hits
system.l2.overall_hits::cpu3.data               31050                       # number of overall hits
system.l2.overall_hits::cpu4.inst                3296                       # number of overall hits
system.l2.overall_hits::cpu4.data               28368                       # number of overall hits
system.l2.overall_hits::cpu5.inst                3052                       # number of overall hits
system.l2.overall_hits::cpu5.data               35725                       # number of overall hits
system.l2.overall_hits::cpu6.inst                3012                       # number of overall hits
system.l2.overall_hits::cpu6.data               36209                       # number of overall hits
system.l2.overall_hits::cpu7.inst                2994                       # number of overall hits
system.l2.overall_hits::cpu7.data               34407                       # number of overall hits
system.l2.overall_hits::cpu8.inst                2976                       # number of overall hits
system.l2.overall_hits::cpu8.data               34876                       # number of overall hits
system.l2.overall_hits::total                  286450                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               355                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               100                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                92                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data             20958                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               127                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data             21690                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst               108                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data             20302                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data             20754                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                32                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data             19180                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                30                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data             21104                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                97                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data             18106                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.inst                75                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu8.data             19131                       # number of ReadReq misses
system.l2.ReadReq_misses::total                162266                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data          61168                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          60291                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data          60174                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data          59821                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data          63064                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data          59801                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data          60138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu8.data          62422                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             486880                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        31440                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        31888                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data        30778                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data        30904                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data        33355                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data        31853                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data        31852                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu8.data        32231                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           254301                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             371                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             380                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu8.data             370                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3114                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                293                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data              21329                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                127                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data              22059                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data              20682                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data              21129                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 32                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data              19536                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 30                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data              21444                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 97                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data              18466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.inst                 75                       # number of demand (read+write) misses
system.l2.demand_misses::cpu8.data              19501                       # number of demand (read+write) misses
system.l2.demand_misses::total                 165380                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               355                       # number of overall misses
system.l2.overall_misses::cpu0.data               293                       # number of overall misses
system.l2.overall_misses::cpu1.inst                92                       # number of overall misses
system.l2.overall_misses::cpu1.data             21329                       # number of overall misses
system.l2.overall_misses::cpu2.inst               127                       # number of overall misses
system.l2.overall_misses::cpu2.data             22059                       # number of overall misses
system.l2.overall_misses::cpu3.inst               108                       # number of overall misses
system.l2.overall_misses::cpu3.data             20682                       # number of overall misses
system.l2.overall_misses::cpu4.inst                25                       # number of overall misses
system.l2.overall_misses::cpu4.data             21129                       # number of overall misses
system.l2.overall_misses::cpu5.inst                32                       # number of overall misses
system.l2.overall_misses::cpu5.data             19536                       # number of overall misses
system.l2.overall_misses::cpu6.inst                30                       # number of overall misses
system.l2.overall_misses::cpu6.data             21444                       # number of overall misses
system.l2.overall_misses::cpu7.inst                97                       # number of overall misses
system.l2.overall_misses::cpu7.data             18466                       # number of overall misses
system.l2.overall_misses::cpu8.inst                75                       # number of overall misses
system.l2.overall_misses::cpu8.data             19501                       # number of overall misses
system.l2.overall_misses::total                165380                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     18981000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5402500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      4627000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data   1110380000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      6626000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data   1149192500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      5488500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data   1075612000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1331500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data   1099509500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1700000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data   1016219500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data   1118126500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      5049500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data    959220500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.inst      3905500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu8.data   1013400000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8596261500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       795000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       636000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data       159000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu6.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu7.data       106000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu8.data       688500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2702500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       795000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data       794500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu6.data       106000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu7.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu8.data       741500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2755000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     10280500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     19711000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     19722500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     20262500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     20066000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     18870000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     18086000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     19169500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu8.data     19671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     165839000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     18981000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     15683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      4627000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   1130091000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      6626000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data   1168915000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      5488500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data   1095874500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1331500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data   1119575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1700000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data   1035089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data   1136212500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      5049500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data    978390000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.inst      3905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu8.data   1033071000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8762100500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     18981000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     15683000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      4627000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   1130091000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      6626000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data   1168915000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      5488500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data   1095874500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1331500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data   1119575500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1700000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data   1035089500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1489500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data   1136212500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      5049500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data    978390000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.inst      3905500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu8.data   1033071000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8762100500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             388                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             135                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            3293                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           51595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            3029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           52314                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst            3157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           51350                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst            3321                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           49120                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst            3084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           54899                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst            3042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           57304                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst            3091                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           52489                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.inst            3051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu8.data           53980                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              448642                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        35655                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             35655                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        61168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        60292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data        60174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data        59821                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data        63066                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data        59802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data        60141                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu8.data        62424                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           486890                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        31441                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        31890                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data        30778                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data        30904                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data        33355                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data        31854                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data        31852                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu8.data        32231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         254305                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           370                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           382                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           377                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu8.data           397                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3188                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              388                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              328                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             3293                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            51969                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             3029                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            52684                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             3157                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            51732                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst             3321                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            49497                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst             3084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            55261                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst             3042                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            57653                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst             3091                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            52873                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.inst             3051                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu8.data            54377                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               451830                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             388                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             328                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            3293                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           51969                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            3029                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           52684                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            3157                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           51732                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst            3321                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           49497                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst            3084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           55261                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst            3042                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           57653                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst            3091                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           52873                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.inst            3051                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu8.data           54377                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              451830                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.914948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.740741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.027938                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.406202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.041928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.414612                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.034210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.395365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.007528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.422516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.010376                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.349369                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.009862                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.368281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.031381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.344948                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.inst       0.024582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu8.data       0.354409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.361683                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.999968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.999983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.999950                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu8.data     0.999968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999979                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999937                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.999969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu8.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999984                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.991979                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.997297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.994764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.994695                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.983425                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.974212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.937500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu8.data     0.931990                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976788                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.914948                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.893293                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.027938                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.410418                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.041928                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.418704                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.034210                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.399791                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.007528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.426874                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.010376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.353522                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.009862                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.371949                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.031381                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.349252                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.inst        0.024582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu8.data        0.358626                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.366023                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.914948                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.893293                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.027938                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.410418                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.041928                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.418704                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.034210                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.399791                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.007528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.426874                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.010376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.353522                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.009862                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.371949                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.031381                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.349252                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.inst       0.024582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu8.data       0.358626                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.366023                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53467.605634                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54025                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 50293.478261                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52981.200496                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 52173.228346                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52982.595666                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 50819.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 52980.593045                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        53260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data 52978.196974                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst        53125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data 52983.289885                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst        49650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data 52981.733321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 52056.701031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data 52978.045952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.inst 52073.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu8.data 52971.616748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52976.356723                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    12.996992                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data     1.758140                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data    10.569349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data     1.771953                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data     2.521248                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu6.data     1.772546                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu7.data     1.762613                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu8.data    11.029765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     5.550649                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data    25.286260                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data     1.662067                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data    25.813893                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data     3.429977                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data     3.177934                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu6.data     3.327787                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu7.data     1.663946                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu8.data    23.005802                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    10.833618                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53266.839378                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53129.380054                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53448.509485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 53322.368421                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 53509.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 53005.617978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 53194.117647                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 53248.611111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu8.data 53164.864865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53255.940912                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53467.605634                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53525.597270                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 50293.478261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 52983.777955                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52173.228346                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 52990.389410                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 50819.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 52986.872643                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        53260                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 52987.623645                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst        53125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 52983.696765                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst        49650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 52985.100727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 52056.701031                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 52983.320697                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.inst 52073.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu8.data 52975.283319                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52981.621115                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53467.605634                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53525.597270                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 50293.478261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 52983.777955                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52173.228346                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 52990.389410                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 50819.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 52986.872643                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        53260                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 52987.623645                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst        53125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 52983.696765                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst        49650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 52985.100727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 52056.701031                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 52983.320697                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.inst 52073.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu8.data 52975.283319                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52981.621115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1747                       # number of writebacks
system.l2.writebacks::total                      1747                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             60                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             32                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst             43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.inst              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu8.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                243                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu8.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 243                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu8.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                243                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           94                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data        20956                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           95                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data        21688                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst           55                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data        20298                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data        20754                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data        19178                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.data        21103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data        18105                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.inst           66                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu8.data        19130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           162023                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        61168                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        60291                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data        60174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data        59821                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data        63064                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data        59801                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data        60138                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu8.data        62422                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        486880                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        31440                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        31888                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data        30778                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data        30904                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data        33355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data        31853                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data        31852                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu8.data        32231                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       254301                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          371                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          380                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          340                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu8.data          370                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3114                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data         21327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            95                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data         22057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst            55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data         20678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst            17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data         21129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst            30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data         19534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst            15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data         21443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst            54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data         18465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.inst            66                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu8.data         19500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            165137                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data        21327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           95                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data        22057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data        20678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data        21129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data        19534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data        21443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data        18465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.inst           66                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu8.data        19500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           165137                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     14497000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3966500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1307000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data    849252000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      3917500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data    878897000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst      2234000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data    822565500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       693500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data    840994000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.inst      1275500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data    777289500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst       611000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.data    855155000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst      2203500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data    733713000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.inst      2686000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu8.data    775212500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6566470000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        43000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   2499799348                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   2463018313                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data   2459264038                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data   2444532971                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data   2577258738                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data   2443256894                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data   2457859422                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu8.data   2551972356                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  19897005080                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1274590224                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data   1292689783                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data   1247763185                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data   1252847316                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data   1352318207                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data   1291401748                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data   1291336306                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu8.data   1306673824                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  10309620593                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7877500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     15098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     15135500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     15531500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     15401500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     14455000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     13872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     14710500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu8.data     15077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    127159000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     14497000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     11844000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    864350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      3917500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    894032500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst      2234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    838097000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data    856395500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst      1275500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data    791744500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst       611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data    869027000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst      2203500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data    748423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.inst      2686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu8.data    790290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6693629000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     14497000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     11844000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    864350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      3917500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    894032500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst      2234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    838097000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data    856395500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst      1275500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data    791744500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst       611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data    869027000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst      2203500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data    748423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.inst      2686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu8.data    790290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6693629000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.909794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.696296                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.406163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.031363                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.414574                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.017422                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.395287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.005119                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.422516                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.inst     0.009728                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.349332                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.004931                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.data     0.368264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.017470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.344929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.inst     0.021632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu8.data     0.354391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.361141                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.999968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.999983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.999950                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu8.data     0.999968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999979                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999968                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999937                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.999969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu8.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999984                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.991979                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.997297                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.994764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.994695                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.983425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.974212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu8.data     0.931990                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976788                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.909794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.875000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.410379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.031363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.418666                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.017422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.399714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.005119                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.426874                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.009728                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.353486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.004931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.371932                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.017470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.349233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.inst     0.021632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu8.data     0.358607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365485                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.909794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.875000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.009718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.410379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.031363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.418666                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.017422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.399714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.005119                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.426874                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.009728                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.353486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.004931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.371932                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.017470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.349233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.inst     0.021632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu8.data     0.358607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365485                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41067.988669                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42196.808511                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40843.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40525.481962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 41236.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40524.575802                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 40618.181818                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data 40524.460538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 40794.117647                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data 40522.019852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.inst 42516.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data 40530.269058                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst 40733.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.data 40522.911434                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data 40525.434963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.inst 40696.969697                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu8.data 40523.392577                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40528.011455                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        43000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40867.763340                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40852.172182                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 40869.213248                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data 40864.127497                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data 40867.352816                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data 40856.455477                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data 40870.321959                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu8.data 40882.579155                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40866.343000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40540.401527                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40538.440260                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 40540.749399                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data 40539.972690                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data 40543.193134                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data 40542.546950                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data 40541.765227                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu8.data 40540.902361                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40541.014754                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40816.062176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40695.417790                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 41017.615176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 40872.368421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 41070.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 40603.932584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data        40800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 40862.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu8.data        40750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40834.617855                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41067.988669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41268.292683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40843.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40528.438130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 41236.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40532.824047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 40618.181818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 40530.854048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 40794.117647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 40531.757300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 42516.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 40531.611549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 40733.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 40527.304948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 40532.006499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.inst 40696.969697                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu8.data 40527.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40533.793154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41067.988669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41268.292683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40843.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40528.438130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 41236.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40532.824047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 40618.181818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 40530.854048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 40794.117647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 40531.757300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 42516.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 40531.611549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 40733.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 40527.304948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 40805.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 40532.006499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.inst 40696.969697                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu8.data 40527.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40533.793154                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              162023                       # Transaction distribution
system.membus.trans_dist::ReadResp             162023                       # Transaction distribution
system.membus.trans_dist::Writeback              1747                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           911900                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         920796                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          741184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         1502                       # Transaction distribution
system.membus.trans_dist::ReadExReq             30353                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3111                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      2934639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2934639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port     10680384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10680384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1120256                       # Total snoops (count)
system.membus.snoop_fanout::samples           2037615                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2037615    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2037615                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1292894252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1926075670                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            9065413                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           9051785                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        13628                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            35655                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          911907                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        920800                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1832707                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       261953                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       261953                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            67889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           67889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1480282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         6058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1599345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1493090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      1558667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         6168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      1595809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         6084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      1614729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         6182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      1581918                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.icache.mem_side::system.l2.cpu_side         6102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu8.dcache.mem_side::system.l2.cpu_side      1481199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12456642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        24832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        22080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       210752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3566848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       193856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      3622912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       202048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      3561856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       212544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      3421504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       197376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      3856960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       194688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      4008640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       197824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      3696064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.icache.mem_side::system.l2.cpu_side       195264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu8.dcache.mem_side::system.l2.cpu_side      3812992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31199040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10034937                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         11263617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  17                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17              11263617    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             17                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11263617                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5771500622                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            582998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            513994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4969892                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2019902747                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           4559952                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        2223537217                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          4765896                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       2046600589                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            2.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          4986985                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       2164437968                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          4628993                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       2187440571                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          4570479                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       2238578437                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            3.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          4660925                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       2194196803                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          4584963                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy       2014344731                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            2.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
