Coverage Report by instance with details

=================================================================================
=== Instance: /FIFO_top/F_if
=== Design Unit: work.FIFO_if
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         86        86         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/F_if --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                       almostempty           1           1      100.00 
                                        almostfull           1           1      100.00 
                                               clk           1           1      100.00 
                                     data_in[15-0]           1           1      100.00 
                                    data_out[15-0]           1           1      100.00 
                                             empty           1           1      100.00 
                                              full           1           1      100.00 
                                          overflow           1           1      100.00 
                                             rd_en           1           1      100.00 
                                             rst_n           1           1      100.00 
                                         underflow           1           1      100.00 
                                            wr_ack           1           1      100.00 
                                             wr_en           1           1      100.00 

Total Node Count     =         43 
Toggled Node Count   =         43 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (86 of 86 bins)

=================================================================================
=== Instance: /FIFO_top/DUT
=== Design Unit: work.FIFO
=================================================================================

Assertion Coverage:
    Assertions                       9         9         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/DUT/Full   FIFO.sv(28)                        0          1
/FIFO_top/DUT/empty  FIFO.sv(29)                        0          1
/FIFO_top/DUT/almostfull
                     FIFO.sv(30)                        0          1
/FIFO_top/DUT/almostempty
                     FIFO.sv(31)                        0          1
/FIFO_top/DUT/wr_ack FIFO.sv(32)                        0          1
/FIFO_top/DUT/overflow
                     FIFO.sv(33)                        0          1
/FIFO_top/DUT/underflow
                     FIFO.sv(34)                        0          1
/FIFO_top/DUT/countup
                     FIFO.sv(35)                        0          1
/FIFO_top/DUT/countdw
                     FIFO.sv(36)                        0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
------------------------------------IF Branch------------------------------------
    40                                     10192     Count coming in to IF
    40              1                        383     	if (!F_if.rst_n) begin
    45              1                       4069     	else if (F_if.wr_en && count < F_if.FIFO_DEPTH) begin
    51              1                       5740     	else begin 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                      5740     Count coming in to IF
    53              1                       2750     		if (F_if.full & F_if.wr_en)
    55              1                       2990     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                     10192     Count coming in to IF
    61              1                        383     	if (!F_if.rst_n) begin
    65              1                       2885     	else if (F_if.rd_en && count != 0) begin
    70              1                       6924     	else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    71                                      6924     Count coming in to IF
    71              1                        100     		if (F_if.empty && F_if.rd_en)
    73              1                       6824     		else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                      8632     Count coming in to IF
    79              1                        382     	if (!F_if.rst_n) begin
    82              1                       8250     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      8250     Count coming in to IF
    83              1                       2842     		if	( ({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.full) 
    85              1                        885     		else if ( ({F_if.wr_en, F_if.rd_en} == 2'b01) && !F_if.empty)
    87              1                        844     		else if ( ({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.full) begin
    90              1                         71     		else if ( ({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.empty) begin
                                            3608     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    96                                      4828     Count coming in to IF
    96              1                       1274     assign F_if.full = (count == F_if.FIFO_DEPTH)? 1 : 0;
    96              2                       3554     assign F_if.full = (count == F_if.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                      4828     Count coming in to IF
    97              1                        214     assign F_if.empty = (count == 0)? 1 : 0;
    97              2                       4614     assign F_if.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                      4828     Count coming in to IF
    98              1                       1577     assign F_if.almostfull = (count == F_if.FIFO_DEPTH-1)? 1 : 0; 
    98              2                       3251     assign F_if.almostfull = (count == F_if.FIFO_DEPTH-1)? 1 : 0; 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    99                                      4828     Count coming in to IF
    99              1                        258     assign F_if.almostempty = (count == 1)? 1 : 0;
    99              2                       4570     assign F_if.almostempty = (count == 1)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      24        23         1    95.83%

================================Condition Details================================

Condition Coverage for instance /FIFO_top/DUT --

  File FIFO.sv
----------------Focused Condition View-------------------
Line       45 Item    1  (F_if.wr_en && (count < F_if.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 F_if.wr_en         Y
  (count < F_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  F_if.wr_en_0                 -                             
  Row   2:          1  F_if.wr_en_1                 (count < F_if.FIFO_DEPTH)     
  Row   3:          1  (count < F_if.FIFO_DEPTH)_0  F_if.wr_en                    
  Row   4:          1  (count < F_if.FIFO_DEPTH)_1  F_if.wr_en                    

----------------Focused Condition View-------------------
Line       53 Item    1  (F_if.full & F_if.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
   F_if.full         N  '_0' not hit             Hit '_0'
  F_if.wr_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  F_if.full_0           F_if.wr_en                    
  Row   2:          1  F_if.full_1           F_if.wr_en                    
  Row   3:          1  F_if.wr_en_0          F_if.full                     
  Row   4:          1  F_if.wr_en_1          F_if.full                     

----------------Focused Condition View-------------------
Line       65 Item    1  (F_if.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
    F_if.rd_en         Y
  (count != 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.rd_en_0          -                             
  Row   2:          1  F_if.rd_en_1          (count != 0)                  
  Row   3:          1  (count != 0)_0        F_if.rd_en                    
  Row   4:          1  (count != 0)_1        F_if.rd_en                    

----------------Focused Condition View-------------------
Line       71 Item    1  (F_if.empty && F_if.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.empty         Y
  F_if.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.empty_0          -                             
  Row   2:          1  F_if.empty_1          F_if.rd_en                    
  Row   3:          1  F_if.rd_en_0          F_if.empty                    
  Row   4:          1  F_if.rd_en_1          F_if.empty                    

----------------Focused Condition View-------------------
Line       83 Item    1  ((~F_if.rd_en && F_if.wr_en) && ~F_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.rd_en         Y
  F_if.wr_en         Y
   F_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.rd_en_0          (~F_if.full && F_if.wr_en)    
  Row   2:          1  F_if.rd_en_1          -                             
  Row   3:          1  F_if.wr_en_0          ~F_if.rd_en                   
  Row   4:          1  F_if.wr_en_1          (~F_if.full && ~F_if.rd_en)   
  Row   5:          1  F_if.full_0           (~F_if.rd_en && F_if.wr_en)   
  Row   6:          1  F_if.full_1           (~F_if.rd_en && F_if.wr_en)   

----------------Focused Condition View-------------------
Line       85 Item    1  ((F_if.rd_en && ~F_if.wr_en) && ~F_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.rd_en         Y
  F_if.wr_en         Y
  F_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.rd_en_0          -                             
  Row   2:          1  F_if.rd_en_1          (~F_if.empty && ~F_if.wr_en)  
  Row   3:          1  F_if.wr_en_0          (~F_if.empty && F_if.rd_en)   
  Row   4:          1  F_if.wr_en_1          F_if.rd_en                    
  Row   5:          1  F_if.empty_0          (F_if.rd_en && ~F_if.wr_en)   
  Row   6:          1  F_if.empty_1          (F_if.rd_en && ~F_if.wr_en)   

----------------Focused Condition View-------------------
Line       87 Item    1  ((F_if.rd_en && F_if.wr_en) && F_if.full)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.rd_en         Y
  F_if.wr_en         Y
   F_if.full         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.rd_en_0          -                             
  Row   2:          1  F_if.rd_en_1          (F_if.full && F_if.wr_en)     
  Row   3:          1  F_if.wr_en_0          F_if.rd_en                    
  Row   4:          1  F_if.wr_en_1          (F_if.full && F_if.rd_en)     
  Row   5:          1  F_if.full_0           (F_if.rd_en && F_if.wr_en)    
  Row   6:          1  F_if.full_1           (F_if.rd_en && F_if.wr_en)    

----------------Focused Condition View-------------------
Line       90 Item    1  ((F_if.rd_en && F_if.wr_en) && F_if.empty)
Condition totals: 3 of 3 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  F_if.rd_en         Y
  F_if.wr_en         Y
  F_if.empty         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_if.rd_en_0          -                             
  Row   2:          1  F_if.rd_en_1          (F_if.empty && F_if.wr_en)    
  Row   3:          1  F_if.wr_en_0          F_if.rd_en                    
  Row   4:          1  F_if.wr_en_1          (F_if.empty && F_if.rd_en)    
  Row   5:          1  F_if.empty_0          (F_if.rd_en && F_if.wr_en)    
  Row   6:          1  F_if.empty_1          (F_if.rd_en && F_if.wr_en)    

----------------Focused Condition View-------------------
Line       96 Item    1  (count == F_if.FIFO_DEPTH)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (count == F_if.FIFO_DEPTH)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (count == F_if.FIFO_DEPTH)_0  -                             
  Row   2:          1  (count == F_if.FIFO_DEPTH)_1  -                             

----------------Focused Condition View-------------------
Line       97 Item    1  (count == 0)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 0)_0        -                             
  Row   2:          1  (count == 0)_1        -                             

----------------Focused Condition View-------------------
Line       98 Item    1  (count == (F_if.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (count == (F_if.FIFO_DEPTH - 1))         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (count == (F_if.FIFO_DEPTH - 1))_0  -                             
  Row   2:          1  (count == (F_if.FIFO_DEPTH - 1))_1  -                             

----------------Focused Condition View-------------------
Line       99 Item    1  (count == 1)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (count == 1)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (count == 1)_0        -                             
  Row   2:          1  (count == 1)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      29        29         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO.sv
    8                                                module FIFO(FIFO_if.DUT F_if);
    9                                                	
    10                                                
    11                                               localparam max_fifo_addr = $clog2(F_if.FIFO_DEPTH);
    12                                               
    13                                               reg [F_if.FIFO_WIDTH-1:0] mem [F_if.FIFO_DEPTH-1:0];
    14                                               
    15                                               reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    16                                               reg [max_fifo_addr:0] count;
    17                                               
    18                                               property upC ;
    19                                               	logic [max_fifo_addr:0] count_next;
    20                                               	@(posedge F_if.clk) disable iff(!F_if.rst_n) (((F_if.wr_en&&!F_if.rd_en)&&(!F_if.full)), count_next=count+1) |=> (count==count_next);
    21                                               endproperty
    22                                               
    23                                               property dwC ;
    24                                               	logic [max_fifo_addr:0] count_next;
    25                                               	@(posedge F_if.clk) disable iff(!F_if.rst_n) (((!F_if.wr_en&&F_if.rd_en)&&(!F_if.empty)), count_next=count-1) |=> (count==count_next);
    26                                               endproperty
    27                                               
    28                                               Full        : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count == F_if.FIFO_DEPTH) |-> (F_if.full));
    29                                               empty       : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count == 0) |-> (F_if.empty));
    30                                               almostfull  : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count == F_if.FIFO_DEPTH-1) |-> (F_if.almostfull));
    31                                               almostempty : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (count == 1) |-> (F_if.almostempty));
    32                                               wr_ack      : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (!F_if.full && F_if.wr_en) |=> (F_if.wr_ack));
    33                                               overflow    : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (F_if.full && F_if.wr_en) |=> (F_if.overflow));
    34                                               underflow   : assert property (@(posedge F_if.clk) disable iff(!F_if.rst_n) (F_if.empty && F_if.rd_en) |=> (F_if.underflow));
    35                                               countup     : assert property (upC);
    36                                               countdw     : assert property (dwC);
    37                                               
    38                                               
    39              1                      10192     always @(posedge F_if.clk or negedge F_if.rst_n) begin
    40                                               	if (!F_if.rst_n) begin
    41              1                        383     		wr_ptr <= 0;
    42              1                        383     		F_if.wr_ack <= 0; 
    43              1                        383     		F_if.overflow <= 0;
    44                                               	end
    45                                               	else if (F_if.wr_en && count < F_if.FIFO_DEPTH) begin
    46              1                       4069     		mem[wr_ptr] <= F_if.data_in;
    47              1                       4069     		F_if.wr_ack <= 1;
    48              1                       4069     		F_if.overflow <= 0;
    49              1                       4069     		wr_ptr <= wr_ptr + 1;
    50                                               	end
    51                                               	else begin 
    52              1                       5740     		F_if.wr_ack <= 0; 
    53                                               		if (F_if.full & F_if.wr_en)
    54              1                       2750     			F_if.overflow <= 1;
    55                                               		else
    56              1                       2990     			F_if.overflow <= 0;
    57                                               	end
    58                                               end
    59                                               
    60              1                      10192     always @(posedge F_if.clk or negedge F_if.rst_n) begin
    61                                               	if (!F_if.rst_n) begin
    62              1                        383     		rd_ptr <= 0;
    63              1                        383     		F_if.underflow <= 0;
    64                                               	end
    65                                               	else if (F_if.rd_en && count != 0) begin
    66              1                       2885     		F_if.data_out <= mem[rd_ptr];
    67              1                       2885     		rd_ptr <= rd_ptr + 1;
    68              1                       2885     		F_if.underflow <= 0;
    69                                               	end
    70                                               	else begin
    71                                               		if (F_if.empty && F_if.rd_en)
    72              1                        100     			F_if.underflow <= 1;
    73                                               		else
    74              1                       6824     			F_if.underflow <= 0;
    75                                               	end
    76                                               end
    77                                               
    78              1                       8632     always @(posedge F_if.clk or negedge F_if.rst_n) begin
    79                                               	if (!F_if.rst_n) begin
    80              1                        382     		count <= 0;
    81                                               	end
    82                                               	else begin
    83                                               		if	( ({F_if.wr_en, F_if.rd_en} == 2'b10) && !F_if.full) 
    84              1                       2842     			count <= count + 1;
    85                                               		else if ( ({F_if.wr_en, F_if.rd_en} == 2'b01) && !F_if.empty)
    86              1                        885     			count <= count - 1;
    87                                               		else if ( ({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.full) begin
    88              1                        844     			count <= count - 1;
    89                                               		end
    90                                               		else if ( ({F_if.wr_en, F_if.rd_en} == 2'b11) && F_if.empty) begin
    91              1                         71     			count <= count + 1;
    92                                               		end
    93                                               	end
    94                                               end
    95                                               
    96              1                       4829     assign F_if.full = (count == F_if.FIFO_DEPTH)? 1 : 0;
    97              1                       4829     assign F_if.empty = (count == 0)? 1 : 0;
    98              1                       4829     assign F_if.almostfull = (count == F_if.FIFO_DEPTH-1)? 1 : 0; 
    99              1                       4829     assign F_if.almostempty = (count == 1)? 1 : 0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         20        20         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        count[3-0]           1           1      100.00 
                                       rd_ptr[2-0]           1           1      100.00 
                                       wr_ptr[2-0]           1           1      100.00 

Total Node Count     =         10 
Toggled Node Count   =         10 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (20 of 20 bins)

=================================================================================
=== Instance: /FIFO_top/TB
=== Design Unit: work.FIFO_tb
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/TB/#anonblk#182146786#16#4#/#ublk#182146786#16/immed__17
                     FIFO_tb.sv(17)                     0          1
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/TB --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_tb.sv
    7                                                module FIFO_tb (FIFO_if.TEST F_if);
    8               1                          1     	FIFO_transaction rand_inputs = new;
    9                                                
    10                                               
    11                                               	initial begin
    12              1                          1     		F_if.rst_n = 0;
    13              1                          1     		@(negedge F_if.clk);
    14              1                          1     		F_if.rst_n = 1;
    15                                               
    16              1                          1     		for (int i = 0; i < 10000; i++) begin
    16              2                      10000     
    17                                               			assert(rand_inputs.randomize());
    18              1                      10000     			F_if.rst_n   = rand_inputs.rst_n;
    19              1                      10000     			F_if.data_in = rand_inputs.data_in;
    20              1                      10000     			F_if.wr_en   = rand_inputs.wr_en;
    21              1                      10000     			F_if.rd_en   = rand_inputs.rd_en;
    22              1                      10000     			@(negedge F_if.clk);
    23                                               		end
    24              1                          1     		test_finished = 1;
    25              1                          1     		@(negedge F_if.clk);


=================================================================================
=== Instance: /FIFO_top/Monitor
=== Design Unit: work.FIFO_monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FIFO_top/Monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
------------------------------------IF Branch------------------------------------
    55                                     10001     Count coming in to IF
    55              1                          1           if (test_finished) begin
                                           10000     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      32        32         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top/Monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_monitor.sv
    9                                                module FIFO_monitor (FIFO_if.Monitor F_if);
    10              1                          1     	FIFO_transaction fifo_trx = new;
    11              1                          1       FIFO_coverage fifo_cvr = new;
    12                                               
    13                                               
    14                                                 initial begin
    15              1                          1         forever begin
    16              1                      10001           @(negedge F_if.clk);
    17              1                      10001           #1;
    18                                                     // Sampling all data for coverage
    19              1                      10001           fifo_trx.data_in     = F_if.data_in;
    20              1                      10001           fifo_trx.rst_n       = F_if.rst_n;
    21              1                      10001           fifo_trx.wr_en       = F_if.wr_en;
    22              1                      10001           fifo_trx.rd_en       = F_if.rd_en;
    23              1                      10001           fifo_trx.data_out    = F_if.data_out;
    24              1                      10001           fifo_trx.wr_ack      = F_if.wr_ack;
    25              1                      10001           fifo_trx.overflow    = F_if.overflow;
    26              1                      10001           fifo_trx.full        = F_if.full;
    27              1                      10001           fifo_trx.empty       = F_if.empty;
    28              1                      10001           fifo_trx.almostfull  = F_if.almostfull;
    29              1                      10001           fifo_trx.almostempty = F_if.almostempty;
    30              1                      10001           fifo_trx.underflow   = F_if.underflow;
    31                                                     
    32                                                     fork
    33                                                       //coverage sample
    34                                                       begin
    35              1                      10001               fifo_cvr.sample_data(fifo_trx);
    36                                                       end
    37                                               
    38                                                       //checking
    39                                                       begin
    40              1                      10001               @(posedge F_if.clk);
    41              1                      10001               #1;
    42                                                         // Sampling outputs after posedge for checking against goldenmodel
    43              1                      10001               fifo_trx.data_out    = F_if.data_out;
    44              1                      10001               fifo_trx.wr_ack      = F_if.wr_ack;
    45              1                      10001               fifo_trx.overflow    = F_if.overflow;
    46              1                      10001               fifo_trx.full        = F_if.full;
    47              1                      10001               fifo_trx.empty       = F_if.empty;
    48              1                      10001               fifo_trx.almostfull  = F_if.almostfull;
    49              1                      10001               fifo_trx.almostempty = F_if.almostempty;
    50              1                      10001               fifo_trx.underflow   = F_if.underflow;
    51              1                      10001               check_data (fifo_trx);
    52                                                       end
    53                                                     join
    54                                               
    55                                                     if (test_finished) begin
    56              1                          1             $display("After test, Correct cases = %d ; Wrong cases = %d", correct_count, error_count);
    57              1                          1             #1;
    58              1                          1             $stop;


=================================================================================
=== Instance: /FIFO_top
=== Design Unit: work.FIFO_top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FIFO_top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FIFO_top.sv
    1                                                module FIFO_top ();
    2                                                bit clk;
    3                                                
    4                                                initial begin
    5               1                          1         clk = 0;
    6               1                          1         forever
    7               1                      20005           #2 clk = ~clk;
    7               2                      20004     

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /FIFO_top --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               clk           1           1      100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /pkg_FIFO_scoreboard
=== Design Unit: work.pkg_FIFO_scoreboard
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        36        28         8    77.77%

================================Branch Details================================

Branch Coverage for instance /pkg_FIFO_scoreboard

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File pkg_FIFO_scoreboard.sv
------------------------------------IF Branch------------------------------------
    15                                     10001     Count coming in to IF
    15              1                    ***0***     		if (F_din.data_out!=data_out_ref) begin
    21              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    24                                     10001     Count coming in to IF
    24              1                    ***0***     		if (F_din.full!=full_ref) begin
    30              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    33                                     10001     Count coming in to IF
    33              1                    ***0***     		if (F_din.almostfull!=almostfull_ref) begin
    39              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    42                                     10001     Count coming in to IF
    42              1                    ***0***     		if (F_din.empty!=empty_ref) begin
    48              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                     10001     Count coming in to IF
    51              1                    ***0***     		if (F_din.almostempty!=almostempty_ref) begin
    57              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                     10001     Count coming in to IF
    60              1                    ***0***     		if (F_din.overflow!=overflow_ref) begin
    66              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    69                                     10001     Count coming in to IF
    69              1                    ***0***     		if (F_din.underflow!=underflow_ref) begin
    75              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    78                                     10001     Count coming in to IF
    78              1                    ***0***     		if (F_din.wr_ack!=wr_ack_ref) begin
    84              1                      10001     		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                     10001     Count coming in to IF
    91              1                        192     		if (!F_inputs.rst_n) begin
    101             1                       9809     		else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                     9809     Count coming in to IF
    102             1                       2071     			if (F_inputs.wr_en&&F_inputs.rd_en) begin
    121             1                       7738     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                     2071     Count coming in to IF
    103             1                        844     				if (full_ref) begin
    108             1                         71     				else if (empty_ref) begin
    113             1                       1156     				else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    122                                     7738     Count coming in to IF
    122             1                       4748     				if (F_inputs.wr_en) begin
    133             1                       2990     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                     4748     Count coming in to IF
    123             1                       2842     					if (!full_ref) begin
    128             1                       1906     					else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    138                                     7738     Count coming in to IF
    138             1                        914     				if (F_inputs.rd_en) begin
    147             1                       6824     				else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    139                                      914     Count coming in to IF
    139             1                        885     					if (!empty_ref) begin
    143             1                         29     					else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                     9809     Count coming in to IF
    152             1                       4058     			if (ref_FIFO.size()==FIFO_DEPTH) begin
    158             1                       2576     			else if (ref_FIFO.size()==(FIFO_DEPTH-1)) begin
    164             1                        437     			else if (ref_FIFO.size()==1) begin
    170             1                        125     			else if (ref_FIFO.size()==0) begin
    176             1                       2613     			else begin
Branch totals: 5 hits of 5 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      14         6         8    42.85%

================================Condition Details================================

Condition Coverage for instance /pkg_FIFO_scoreboard --

  File pkg_FIFO_scoreboard.sv
----------------Focused Condition View-------------------
Line       15 Item    1  (F_din.data_out != data_out_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (F_din.data_out != data_out_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (F_din.data_out != data_out_ref)_0  -                             
  Row   2:    ***0***  (F_din.data_out != data_out_ref)_1  -                             

----------------Focused Condition View-------------------
Line       24 Item    1  (F_din.full != full_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  (F_din.full != full_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  (F_din.full != full_ref)_0  -                             
  Row   2:    ***0***  (F_din.full != full_ref)_1  -                             

----------------Focused Condition View-------------------
Line       33 Item    1  (F_din.almostfull != almostfull_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                            Input Term   Covered  Reason for no coverage   Hint
                           -----------  --------  -----------------------  --------------
  (F_din.almostfull != almostfull_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                              Non-masking condition(s)      
 ---------  ---------  --------------------                    -------------------------     
  Row   1:          1  (F_din.almostfull != almostfull_ref)_0  -                             
  Row   2:    ***0***  (F_din.almostfull != almostfull_ref)_1  -                             

----------------Focused Condition View-------------------
Line       42 Item    1  (F_din.empty != empty_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (F_din.empty != empty_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (F_din.empty != empty_ref)_0  -                             
  Row   2:    ***0***  (F_din.empty != empty_ref)_1  -                             

----------------Focused Condition View-------------------
Line       51 Item    1  (F_din.almostempty != almostempty_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                              Input Term   Covered  Reason for no coverage   Hint
                             -----------  --------  -----------------------  --------------
  (F_din.almostempty != almostempty_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                Non-masking condition(s)      
 ---------  ---------  --------------------                      -------------------------     
  Row   1:          1  (F_din.almostempty != almostempty_ref)_0  -                             
  Row   2:    ***0***  (F_din.almostempty != almostempty_ref)_1  -                             

----------------Focused Condition View-------------------
Line       60 Item    1  (F_din.overflow != overflow_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (F_din.overflow != overflow_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (F_din.overflow != overflow_ref)_0  -                             
  Row   2:    ***0***  (F_din.overflow != overflow_ref)_1  -                             

----------------Focused Condition View-------------------
Line       69 Item    1  (F_din.underflow != underflow_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (F_din.underflow != underflow_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:          1  (F_din.underflow != underflow_ref)_0  -                             
  Row   2:    ***0***  (F_din.underflow != underflow_ref)_1  -                             

----------------Focused Condition View-------------------
Line       78 Item    1  (F_din.wr_ack != wr_ack_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                    Input Term   Covered  Reason for no coverage   Hint
                   -----------  --------  -----------------------  --------------
  (F_din.wr_ack != wr_ack_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                      Non-masking condition(s)      
 ---------  ---------  --------------------            -------------------------     
  Row   1:          1  (F_din.wr_ack != wr_ack_ref)_0  -                             
  Row   2:    ***0***  (F_din.wr_ack != wr_ack_ref)_1  -                             

----------------Focused Condition View-------------------
Line       102 Item    1  (F_inputs.wr_en && F_inputs.rd_en)
Condition totals: 2 of 2 input terms covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  F_inputs.wr_en         Y
  F_inputs.rd_en         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  F_inputs.wr_en_0      -                             
  Row   2:          1  F_inputs.wr_en_1      F_inputs.rd_en                
  Row   3:          1  F_inputs.rd_en_0      F_inputs.wr_en                
  Row   4:          1  F_inputs.rd_en_1      F_inputs.wr_en                

----------------Focused Condition View-------------------
Line       152 Item    1  (size(ref_FIFO) == 8)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (size(ref_FIFO) == 8)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (size(ref_FIFO) == 8)_0  -                             
  Row   2:          1  (size(ref_FIFO) == 8)_1  -                             

----------------Focused Condition View-------------------
Line       158 Item    1  (size(ref_FIFO) == (8 - 1))
Condition totals: 1 of 1 input term covered = 100.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (size(ref_FIFO) == (8 - 1))         Y

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (size(ref_FIFO) == (8 - 1))_0  -                             
  Row   2:          1  (size(ref_FIFO) == (8 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       164 Item    1  (size(ref_FIFO) == 1)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (size(ref_FIFO) == 1)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (size(ref_FIFO) == 1)_0  -                             
  Row   2:          1  (size(ref_FIFO) == 1)_1  -                             

----------------Focused Condition View-------------------
Line       170 Item    1  (size(ref_FIFO) == 0)
Condition totals: 1 of 1 input term covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (size(ref_FIFO) == 0)         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  (size(ref_FIFO) == 0)_0  -                             
  Row   2:          1  (size(ref_FIFO) == 0)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      92        60        32    65.21%

================================Statement Details================================

Statement Coverage for instance /pkg_FIFO_scoreboard --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File pkg_FIFO_scoreboard.sv
    3                                                package pkg_FIFO_scoreboard;
    4                                                	import pkg_transaction::*;
    5                                                	bit full_ref, almostfull_ref, empty_ref, almostempty_ref, overflow_ref, underflow_ref, wr_ack_ref;
    6                                                	logic [FIFO_WIDTH-1:0] data_out_ref;
    7                                                	logic [FIFO_WIDTH-1:0] ref_FIFO [$]; 
    8                                                	int correct_count = 0;
    9                                                	int error_count   = 0;
    10                                               	bit test_finished;
    11                                               	int count_ref=0;
    12                                               
    13                                                   function check_data (FIFO_transaction F_din);
    14              1                      10001     		reference_model (F_din);
    15                                               		if (F_din.data_out!=data_out_ref) begin
    16              1                    ***0***     			$display("%t : Error - data_out incorrect", $time());
    17              1                    ***0***     			$display("expected : %h",data_out_ref);
    18              1                    ***0***     			$display("output   : %h",F_din.data_out);
    19              1                    ***0***     			error_count = error_count+1;
    20                                               		end
    21                                               		else begin
    22              1                      10001     			correct_count = correct_count+1;
    23                                               		end
    24                                               		if (F_din.full!=full_ref) begin
    25              1                    ***0***     			$display("%t : Error - full incorrect", $time());
    26              1                    ***0***     			$display("expected : %b",full_ref);
    27              1                    ***0***     			$display("output   : %b",F_din.full);
    28              1                    ***0***     			error_count = error_count+1;
    29                                               		end
    30                                               		else begin
    31              1                      10001     			correct_count = correct_count+1;
    32                                               		end
    33                                               		if (F_din.almostfull!=almostfull_ref) begin
    34              1                    ***0***     			$display("%t : Error - almostfull incorrect", $time());
    35              1                    ***0***     			$display("expected : %b",almostfull_ref);
    36              1                    ***0***     			$display("output   : %b",F_din.almostfull);
    37              1                    ***0***     			error_count = error_count+1;
    38                                               		end
    39                                               		else begin
    40              1                      10001     			correct_count = correct_count+1;
    41                                               		end
    42                                               		if (F_din.empty!=empty_ref) begin
    43              1                    ***0***     			$display("%t : Error - empty incorrect", $time());
    44              1                    ***0***     			$display("expected : %b",empty_ref);
    45              1                    ***0***     			$display("output   : %b",F_din.empty);
    46              1                    ***0***     			error_count = error_count+1;
    47                                               		end
    48                                               		else begin
    49              1                      10001     			correct_count = correct_count+1;
    50                                               		end
    51                                               		if (F_din.almostempty!=almostempty_ref) begin
    52              1                    ***0***     			$display("%t : Error - almostempty incorrect", $time());
    53              1                    ***0***     			$display("expected : %b",almostempty_ref);
    54              1                    ***0***     			$display("output   : %b",F_din.almostempty);
    55              1                    ***0***     			error_count = error_count+1;
    56                                               		end
    57                                               		else begin
    58              1                      10001     			correct_count = correct_count+1;
    59                                               		end
    60                                               		if (F_din.overflow!=overflow_ref) begin
    61              1                    ***0***     			$display("%t : Error - overflow incorrect", $time());
    62              1                    ***0***     			$display("expected : %b",overflow_ref);
    63              1                    ***0***     			$display("output   : %b",F_din.overflow);
    64              1                    ***0***     			error_count = error_count+1;
    65                                               		end
    66                                               		else begin
    67              1                      10001     			correct_count = correct_count+1;
    68                                               		end
    69                                               		if (F_din.underflow!=underflow_ref) begin
    70              1                    ***0***     			$display("%t : Error - underflow incorrect", $time());
    71              1                    ***0***     			$display("expected : %b",underflow_ref);
    72              1                    ***0***     			$display("output   : %b",F_din.underflow);
    73              1                    ***0***     			error_count = error_count+1;
    74                                               		end
    75                                               		else begin
    76              1                      10001     			correct_count = correct_count+1;
    77                                               		end
    78                                               		if (F_din.wr_ack!=wr_ack_ref) begin
    79              1                    ***0***     			$display("%t : Error - wr_ack incorrect", $time());
    80              1                    ***0***     			$display("expected : %b",wr_ack_ref);
    81              1                    ***0***     			$display("output   : %b",F_din.wr_ack);
    82              1                    ***0***     			error_count = error_count+1;
    83                                               		end
    84                                               		else begin
    85              1                      10001     			correct_count = correct_count+1;
    86                                               		end
    87                                               		
    88                                               	endfunction	
    89                                               
    90                                               	function reference_model (FIFO_transaction F_inputs);
    91                                               		if (!F_inputs.rst_n) begin
    92              1                        192     			ref_FIFO.delete();
    93              1                        192     			full_ref=0;
    94              1                        192     			almostfull_ref=0;
    95              1                        192     			empty_ref=1;
    96              1                        192     			almostempty_ref=0;
    97              1                        192     			overflow_ref=0;
    98              1                        192     			underflow_ref=0;
    99              1                        192     			wr_ack_ref=0;
    100                                              		end
    101                                              		else begin
    102                                              			if (F_inputs.wr_en&&F_inputs.rd_en) begin
    103                                              				if (full_ref) begin
    104             1                        844     					data_out_ref=ref_FIFO.pop_front();
    105             1                        844     					overflow_ref=1;
    106             1                        844     					wr_ack_ref=0;
    107                                              				end
    108                                              				else if (empty_ref) begin
    109             1                         71     					ref_FIFO.push_back(F_inputs.data_in);
    110             1                         71     					wr_ack_ref=1;
    111             1                         71     					underflow_ref=1;
    112                                              				end
    113                                              				else begin
    114             1                       1156     					ref_FIFO.push_back(F_inputs.data_in);
    115             1                       1156     					wr_ack_ref=1;
    116             1                       1156     					data_out_ref=ref_FIFO.pop_front();
    117             1                       1156     					underflow_ref=0;
    118             1                       1156     					overflow_ref=0;
    119                                              				end
    120                                              			end
    121                                              			else begin
    122                                              				if (F_inputs.wr_en) begin
    123                                              					if (!full_ref) begin
    124             1                       2842     						ref_FIFO.push_back(F_inputs.data_in);
    125             1                       2842     						wr_ack_ref=1;
    126             1                       2842     						overflow_ref=0;
    127                                              					end
    128                                              					else begin
    129             1                       1906     						wr_ack_ref=0;
    130             1                       1906     						overflow_ref=1;
    131                                              					end
    132                                              				end
    133                                              				else begin
    134             1                       2990     					wr_ack_ref=0;
    135             1                       2990     					overflow_ref=0;
    136                                              				end
    137                                              	
    138                                              				if (F_inputs.rd_en) begin
    139                                              					if (!empty_ref) begin
    140             1                        885     						data_out_ref=ref_FIFO.pop_front();
    141             1                        885     						underflow_ref=0;
    142                                              					end
    143                                              					else begin
    144             1                         29     						underflow_ref=1;
    145                                              					end
    146                                              				end
    147                                              				else begin
    148             1                       6824     					underflow_ref=0;
    149                                              				end
    150                                              			end
    151                                              
    152                                              			if (ref_FIFO.size()==FIFO_DEPTH) begin
    153             1                       4058     				full_ref         =1;
    154             1                       4058     				almostfull_ref   =0;
    155             1                       4058     				empty_ref        =0;
    156             1                       4058     				almostempty_ref  =0;
    157                                              			end
    158                                              			else if (ref_FIFO.size()==(FIFO_DEPTH-1)) begin
    159             1                       2576     				full_ref         =0;
    160             1                       2576     				almostfull_ref   =1;
    161             1                       2576     				empty_ref        =0;
    162             1                       2576     				almostempty_ref  =0;
    163                                              			end
    164                                              			else if (ref_FIFO.size()==1) begin
    165             1                        437     				full_ref         =0;
    166             1                        437     				almostfull_ref   =0;
    167             1                        437     				empty_ref        =0;
    168             1                        437     				almostempty_ref  =1;
    169                                              			end
    170                                              			else if (ref_FIFO.size()==0) begin
    171             1                        125     				full_ref         =0;
    172             1                        125     				almostfull_ref   =0;
    173             1                        125     				empty_ref        =1;
    174             1                        125     				almostempty_ref  =0;
    175                                              			end
    176                                              			else begin
    177             1                       2613     				full_ref         =0;
    178             1                       2613     				almostfull_ref   =0;
    179             1                       2613     				empty_ref        =0;
    180             1                       2613     				almostempty_ref  =0;
    181                                              			end
    182                                              		end
    183             1                      10001     		count_ref = (ref_FIFO.size());


=================================================================================
=== Instance: /pkg_cvr
=== Design Unit: work.pkg_cvr
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         28        na        na        na
            Covergroup Bins         98        98         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /pkg_cvr/FIFO_coverage/cvr_gp                   100.00%        100          -    Covered              
    covered/total bins:                                    98         98          -                      
    missing/total bins:                                     0         98          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #F_cvg_txn.wr_en__0#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__1#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_ack__2#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6014          1          -    Covered              
        bin auto[1]                                      3987          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__3#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__4#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.underflow__5#               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9904          1          -    Covered              
        bin auto[1]                                        97          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__6#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__7#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.overflow__8#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7295          1          -    Covered              
        bin auto[1]                                      2706          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__9#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__10#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.almostempty__11#            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9574          1          -    Covered              
        bin auto[1]                                       427          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__12#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__13#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.empty__14#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9498          1          -    Covered              
        bin auto[1]                                       503          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__15#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__16#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.almostfull__17#             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7484          1          -    Covered              
        bin auto[1]                                      2517          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__18#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__19#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.full__20#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6011          1          -    Covered              
        bin auto[1]                                      3990          1          -    Covered              
    Cross full_CVR                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 844          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 362          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1906          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 878          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1267          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 574          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2933          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1237          1          -    Covered              
    Cross almostfull_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 505          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 244          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1274          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 494          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1606          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 692          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3565          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1621          1          -    Covered              
    Cross empty_CVR                                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 111          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  51          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 234          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 107          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2000          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 885          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4605          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2008          1          -    Covered              
    Cross almostempty_CVR                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 106          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  28          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 220          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  73          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2005          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 908          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4619          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2042          1          -    Covered              
    Cross overflow_CVR                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 582          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 265          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1284          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 575          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1529          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 671          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3555          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1540          1          -    Covered              
    Cross underflow_CVR                               100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  30          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   7          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  48          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  12          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2081          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4791          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2103          1          -    Covered              
    Cross wr_ack_CVR                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 836          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 356          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1962          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 833          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1275          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 580          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2877          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1282          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /pkg_cvr --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File pkg_cvr.sv
    3                                                package pkg_cvr;
    4                                                	import pkg_transaction::*;
    5                                                    class FIFO_coverage;
    6                                                		FIFO_transaction F_cvg_txn;
    7                                                
    8                                                		covergroup cvr_gp ();
    9                                                			full_CVR         : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.full;
    10                                               			almostfull_CVR   : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostfull;
    11                                               			empty_CVR        : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.empty;
    12                                               			almostempty_CVR  : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.almostempty;
    13                                               			overflow_CVR     : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.overflow;
    14                                               			underflow_CVR    : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.underflow;
    15                                               			wr_ack_CVR       : cross F_cvg_txn.wr_en, F_cvg_txn.rd_en, F_cvg_txn.wr_ack;
    16                                               		endgroup
    17                                               
    18                                               		function new();
    19              1                          1     			cvr_gp = new();
    20                                               		endfunction
    21                                               
    22                                               		function sample_data (FIFO_transaction F_txn);
    23              1                      10001     			F_cvg_txn = F_txn;
    24              1                      10001     			cvr_gp.sample();


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /pkg_cvr/FIFO_coverage/cvr_gp                   100.00%        100          -    Covered              
    covered/total bins:                                    98         98          -                      
    missing/total bins:                                     0         98          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint #F_cvg_txn.wr_en__0#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__1#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_ack__2#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6014          1          -    Covered              
        bin auto[1]                                      3987          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__3#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__4#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.underflow__5#               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9904          1          -    Covered              
        bin auto[1]                                        97          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__6#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__7#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.overflow__8#                100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7295          1          -    Covered              
        bin auto[1]                                      2706          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__9#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__10#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.almostempty__11#            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9574          1          -    Covered              
        bin auto[1]                                       427          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__12#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__13#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.empty__14#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      9498          1          -    Covered              
        bin auto[1]                                       503          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__15#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__16#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.almostfull__17#             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      7484          1          -    Covered              
        bin auto[1]                                      2517          1          -    Covered              
    Coverpoint #F_cvg_txn.wr_en__18#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      3051          1          -    Covered              
        bin auto[1]                                      6950          1          -    Covered              
    Coverpoint #F_cvg_txn.rd_en__19#                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6954          1          -    Covered              
        bin auto[1]                                      3047          1          -    Covered              
    Coverpoint #F_cvg_txn.full__20#                   100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin auto[0]                                      6011          1          -    Covered              
        bin auto[1]                                      3990          1          -    Covered              
    Cross full_CVR                                    100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 844          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 362          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1906          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 878          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1267          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 574          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2933          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1237          1          -    Covered              
    Cross almostfull_CVR                              100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 505          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 244          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1274          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 494          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1606          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 692          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3565          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1621          1          -    Covered              
    Cross empty_CVR                                   100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 111          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  51          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 234          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 107          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2000          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 885          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4605          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2008          1          -    Covered              
    Cross almostempty_CVR                             100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 106          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                  28          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                 220          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  73          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2005          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 908          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4619          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2042          1          -    Covered              
    Cross overflow_CVR                                100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 582          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 265          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1284          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 575          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1529          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 671          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                3555          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1540          1          -    Covered              
    Cross underflow_CVR                               100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                  30          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                   7          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                  48          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                  12          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                2081          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 929          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                4791          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                2103          1          -    Covered              
    Cross wr_ack_CVR                                  100.00%        100          -    Covered              
        covered/total bins:                                 8          8          -                      
        missing/total bins:                                 0          8          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <auto[1],auto[1],auto[1]>                 836          1          -    Covered              
            bin <auto[0],auto[1],auto[1]>                 356          1          -    Covered              
            bin <auto[1],auto[0],auto[1]>                1962          1          -    Covered              
            bin <auto[0],auto[0],auto[1]>                 833          1          -    Covered              
            bin <auto[1],auto[1],auto[0]>                1275          1          -    Covered              
            bin <auto[0],auto[1],auto[0]>                 580          1          -    Covered              
            bin <auto[1],auto[0],auto[0]>                2877          1          -    Covered              
            bin <auto[0],auto[0],auto[0]>                1282          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 1

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/FIFO_top/DUT/Full   FIFO.sv(28)                        0          1
/FIFO_top/DUT/empty  FIFO.sv(29)                        0          1
/FIFO_top/DUT/almostfull
                     FIFO.sv(30)                        0          1
/FIFO_top/DUT/almostempty
                     FIFO.sv(31)                        0          1
/FIFO_top/DUT/wr_ack FIFO.sv(32)                        0          1
/FIFO_top/DUT/overflow
                     FIFO.sv(33)                        0          1
/FIFO_top/DUT/underflow
                     FIFO.sv(34)                        0          1
/FIFO_top/DUT/countup
                     FIFO.sv(35)                        0          1
/FIFO_top/DUT/countdw
                     FIFO.sv(36)                        0          1
/FIFO_top/TB/#anonblk#182146786#16#4#/#ublk#182146786#16/immed__17
                     FIFO_tb.sv(17)                     0          1

Total Coverage By Instance (filtered view): 90.85%

