// Seed: 1687073223
module module_0 (
    input supply1 id_0,
    input wor id_1
    , id_5,
    input tri id_2,
    input uwire id_3
    , id_6
);
  wire id_7 = id_7;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    output wire id_5,
    output uwire id_6
);
  reg id_8;
  always_ff @(1)
    if (id_0)
      if (id_8) id_2 = id_4;
      else begin : LABEL_0
        id_8 <= (id_3 == 1 - id_4);
      end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4,
      id_0
  );
  assign id_2 = 1;
  wire id_9, id_10, id_11;
endmodule
