<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORECORDIC</name><vendor>Actel</vendor><library>DirectCore</library><version>4.1.100</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>rtl/vlog/test/user/bhvKit.v</name><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="1"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>rtl/vlog/core/cordic_kit.v</name><logicalName>CORECORDIC_LIB</logicalName><fileType>verilogSource</fileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>