Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  7 20:54:59 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file alu_tester_timing_summary_routed.rpt -pb alu_tester_timing_summary_routed.pb -rpx alu_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_tester
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.089        0.000                      0                  256        0.171        0.000                      0                  256        3.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.089        0.000                      0                  256        0.171        0.000                      0                  256        3.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.828ns (18.739%)  route 3.591ns (81.261%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 13.553 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.166    10.465    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.677    13.553    debounce_3/CLK
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[0]/C
                         clock pessimism              0.466    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X106Y84        FDRE (Setup_fdre_C_R)       -0.429    13.554    debounce_3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.828ns (18.739%)  route 3.591ns (81.261%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 13.553 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.166    10.465    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.677    13.553    debounce_3/CLK
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[1]/C
                         clock pessimism              0.466    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X106Y84        FDRE (Setup_fdre_C_R)       -0.429    13.554    debounce_3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.828ns (18.739%)  route 3.591ns (81.261%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 13.553 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.166    10.465    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.677    13.553    debounce_3/CLK
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[2]/C
                         clock pessimism              0.466    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X106Y84        FDRE (Setup_fdre_C_R)       -0.429    13.554    debounce_3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.828ns (18.739%)  route 3.591ns (81.261%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.553ns = ( 13.553 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.166    10.465    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.677    13.553    debounce_3/CLK
    SLICE_X106Y84        FDRE                                         r  debounce_3/counter_reg[3]/C
                         clock pessimism              0.466    14.019    
                         clock uncertainty           -0.035    13.983    
    SLICE_X106Y84        FDRE (Setup_fdre_C_R)       -0.429    13.554    debounce_3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.828ns (19.356%)  route 3.450ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 13.554 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.025    10.324    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.678    13.554    debounce_3/CLK
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[4]/C
                         clock pessimism              0.466    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X106Y85        FDRE (Setup_fdre_C_R)       -0.429    13.555    debounce_3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.828ns (19.356%)  route 3.450ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 13.554 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.025    10.324    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.678    13.554    debounce_3/CLK
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[5]/C
                         clock pessimism              0.466    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X106Y85        FDRE (Setup_fdre_C_R)       -0.429    13.555    debounce_3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.828ns (19.356%)  route 3.450ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 13.554 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.025    10.324    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.678    13.554    debounce_3/CLK
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[6]/C
                         clock pessimism              0.466    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X106Y85        FDRE (Setup_fdre_C_R)       -0.429    13.555    debounce_3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.828ns (19.356%)  route 3.450ns (80.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 13.554 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          1.025    10.324    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.678    13.554    debounce_3/CLK
    SLICE_X106Y85        FDRE                                         r  debounce_3/counter_reg[7]/C
                         clock pessimism              0.466    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X106Y85        FDRE (Setup_fdre_C_R)       -0.429    13.555    debounce_3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.063%)  route 3.299ns (79.937%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 13.554 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.874    10.174    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y86        FDRE                                         r  debounce_3/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.678    13.554    debounce_3/CLK
    SLICE_X106Y86        FDRE                                         r  debounce_3/counter_reg[10]/C
                         clock pessimism              0.466    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X106Y86        FDRE (Setup_fdre_C_R)       -0.429    13.555    debounce_3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 debounce_3/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.063%)  route 3.299ns (79.937%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 13.554 - 8.000 ) 
    Source Clock Delay      (SCD):    6.047ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.564     1.564 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     4.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.187 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.860     6.047    debounce_3/CLK
    SLICE_X106Y88        FDRE                                         r  debounce_3/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y88        FDRE (Prop_fdre_C_Q)         0.456     6.503 r  debounce_3/counter_reg[19]/Q
                         net (fo=4, routed)           1.102     7.605    debounce_3/counter_reg[19]
    SLICE_X108Y86        LUT6 (Prop_lut6_I0_O)        0.124     7.729 r  debounce_3/counter[0]_i_11__2/O
                         net (fo=2, routed)           0.829     8.558    debounce_3/counter[0]_i_11__2_n_0
    SLICE_X104Y88        LUT4 (Prop_lut4_I3_O)        0.124     8.682 r  debounce_3/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.493     9.175    debounce_3/counter[0]_i_7__2_n_0
    SLICE_X105Y88        LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  debounce_3/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.874    10.174    debounce_3/counter[0]_i_1__2_n_0
    SLICE_X106Y86        FDRE                                         r  debounce_3/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.492     9.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.785    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.876 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.678    13.554    debounce_3/CLK
    SLICE_X106Y86        FDRE                                         r  debounce_3/counter_reg[11]/C
                         clock pessimism              0.466    14.020    
                         clock uncertainty           -0.035    13.984    
    SLICE_X106Y86        FDRE (Setup_fdre_C_R)       -0.429    13.555    debounce_3/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.555    
                         arrival time                         -10.174    
  -------------------------------------------------------------------
                         slack                                  3.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debounce_2/prev_bnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_2/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.633     1.831    debounce_2/CLK
    SLICE_X108Y89        FDRE                                         r  debounce_2/prev_bnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.995 r  debounce_2/prev_bnc_reg/Q
                         net (fo=2, routed)           0.067     2.062    debounce_2/prev_bnc_reg_n_0
    SLICE_X108Y89        FDRE                                         r  debounce_2/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.903     2.358    debounce_2/CLK
    SLICE_X108Y89        FDRE                                         r  debounce_2/dbnc_reg/C
                         clock pessimism             -0.527     1.831    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.060     1.891    debounce_2/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debounce_0/prev_bnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_0/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.632     1.830    debounce_0/CLK
    SLICE_X112Y86        FDRE                                         r  debounce_0/prev_bnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164     1.994 r  debounce_0/prev_bnc_reg/Q
                         net (fo=2, routed)           0.067     2.061    debounce_0/prev_bnc
    SLICE_X112Y86        FDRE                                         r  debounce_0/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.903     2.358    debounce_0/CLK
    SLICE_X112Y86        FDRE                                         r  debounce_0/dbnc_reg/C
                         clock pessimism             -0.528     1.830    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.060     1.890    debounce_0/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debounce_1/prev_bnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_1/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.634     1.832    debounce_1/CLK
    SLICE_X112Y88        FDRE                                         r  debounce_1/prev_bnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164     1.996 r  debounce_1/prev_bnc_reg/Q
                         net (fo=2, routed)           0.067     2.063    debounce_1/prev_bnc_reg_n_0
    SLICE_X112Y88        FDRE                                         r  debounce_1/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.906     2.361    debounce_1/CLK
    SLICE_X112Y88        FDRE                                         r  debounce_1/dbnc_reg/C
                         clock pessimism             -0.529     1.832    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.060     1.892    debounce_1/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 debounce_3/prev_bnc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.634     1.832    debounce_3/CLK
    SLICE_X108Y90        FDRE                                         r  debounce_3/prev_bnc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164     1.996 r  debounce_3/prev_bnc_reg/Q
                         net (fo=2, routed)           0.067     2.063    debounce_3/prev_bnc_reg_n_0
    SLICE_X108Y90        FDRE                                         r  debounce_3/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.904     2.359    debounce_3/CLK
    SLICE_X108Y90        FDRE                                         r  debounce_3/dbnc_reg/C
                         clock pessimism             -0.527     1.832    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.060     1.892    debounce_3/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Opcode_ld_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.550%)  route 0.105ns (33.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.635     1.833    clk_IBUF_BUFG
    SLICE_X112Y91        FDRE                                         r  Opcode_ld_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y91        FDRE (Prop_fdre_C_Q)         0.164     1.997 r  Opcode_ld_reg[3]/Q
                         net (fo=5, routed)           0.105     2.102    Opcode[3]
    SLICE_X111Y91        LUT5 (Prop_lut5_I1_O)        0.045     2.147 r  led2_i_1/O
                         net (fo=1, routed)           0.000     2.147    led2_i_1_n_0
    SLICE_X111Y91        FDRE                                         r  led2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.907     2.362    clk_IBUF_BUFG
    SLICE_X111Y91        FDRE                                         r  led2_reg/C
                         clock pessimism             -0.513     1.849    
    SLICE_X111Y91        FDRE (Hold_fdre_C_D)         0.091     1.940    led2_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debounce_3/prev_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_3/prev_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.484%)  route 0.125ns (37.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.634     1.832    debounce_3/CLK
    SLICE_X108Y90        FDRE                                         r  debounce_3/prev_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y90        FDRE (Prop_fdre_C_Q)         0.164     1.996 r  debounce_3/prev_btn_reg/Q
                         net (fo=2, routed)           0.125     2.122    debounce_3/prev_btn_reg_n_0
    SLICE_X108Y90        LUT5 (Prop_lut5_I4_O)        0.045     2.167 r  debounce_3/prev_btn_i_1/O
                         net (fo=1, routed)           0.000     2.167    debounce_3/prev_btn_i_1_n_0
    SLICE_X108Y90        FDRE                                         r  debounce_3/prev_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.904     2.359    debounce_3/CLK
    SLICE_X108Y90        FDRE                                         r  debounce_3/prev_btn_reg/C
                         clock pessimism             -0.527     1.832    
    SLICE_X108Y90        FDRE (Hold_fdre_C_D)         0.121     1.953    debounce_3/prev_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debounce_0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_0/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.634     1.832    debounce_0/CLK
    SLICE_X111Y88        FDRE                                         r  debounce_0/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDRE (Prop_fdre_C_Q)         0.141     1.973 r  debounce_0/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     2.090    debounce_0/counter_reg[23]
    SLICE_X111Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.198 r  debounce_0/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.198    debounce_0/counter_reg[20]_i_1__0_n_4
    SLICE_X111Y88        FDRE                                         r  debounce_0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.906     2.361    debounce_0/CLK
    SLICE_X111Y88        FDRE                                         r  debounce_0/counter_reg[23]/C
                         clock pessimism             -0.529     1.832    
    SLICE_X111Y88        FDRE (Hold_fdre_C_D)         0.105     1.937    debounce_0/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debounce_0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_0/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.631     1.829    debounce_0/CLK
    SLICE_X111Y83        FDRE                                         r  debounce_0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y83        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  debounce_0/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     2.087    debounce_0/counter_reg[3]
    SLICE_X111Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  debounce_0/counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     2.195    debounce_0/counter_reg[0]_i_2__0_n_4
    SLICE_X111Y83        FDRE                                         r  debounce_0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.901     2.356    debounce_0/CLK
    SLICE_X111Y83        FDRE                                         r  debounce_0/counter_reg[3]/C
                         clock pessimism             -0.527     1.829    
    SLICE_X111Y83        FDRE (Hold_fdre_C_D)         0.105     1.934    debounce_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debounce_1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.631     1.829    debounce_1/CLK
    SLICE_X109Y84        FDRE                                         r  debounce_1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDRE (Prop_fdre_C_Q)         0.141     1.970 r  debounce_1/counter_reg[3]/Q
                         net (fo=2, routed)           0.117     2.087    debounce_1/counter_reg[3]
    SLICE_X109Y84        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  debounce_1/counter_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     2.195    debounce_1/counter_reg[0]_i_2__1_n_4
    SLICE_X109Y84        FDRE                                         r  debounce_1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.899     2.354    debounce_1/CLK
    SLICE_X109Y84        FDRE                                         r  debounce_1/counter_reg[3]/C
                         clock pessimism             -0.525     1.829    
    SLICE_X109Y84        FDRE (Hold_fdre_C_D)         0.105     1.934    debounce_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 debounce_2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.331     0.331 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.172    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.633     1.831    debounce_2/CLK
    SLICE_X107Y88        FDRE                                         r  debounce_2/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDRE (Prop_fdre_C_Q)         0.141     1.972 r  debounce_2/counter_reg[15]/Q
                         net (fo=4, routed)           0.118     2.090    debounce_2/counter_reg[15]
    SLICE_X107Y88        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.198 r  debounce_2/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     2.198    debounce_2/counter_reg[12]_i_1__2_n_4
    SLICE_X107Y88        FDRE                                         r  debounce_2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.519     0.519 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.426    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.455 r  clk_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.903     2.358    debounce_2/CLK
    SLICE_X107Y88        FDRE                                         r  debounce_2/counter_reg[15]/C
                         clock pessimism             -0.527     1.831    
    SLICE_X107Y88        FDRE (Hold_fdre_C_D)         0.105     1.936    debounce_2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y90   A_ld_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y90   A_ld_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y90   A_ld_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y90   A_ld_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   B_ld_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   B_ld_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   B_ld_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y90   B_ld_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y91   Opcode_ld_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   debounce_0/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   debounce_0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   debounce_0/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y87   debounce_0/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   debounce_0/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   debounce_0/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   debounce_0/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   debounce_0/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   debounce_1/dbnc_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y88   debounce_1/prev_bnc_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y90   A_ld_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y90   A_ld_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y90   A_ld_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y90   A_ld_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   B_ld_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   B_ld_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   B_ld_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y90   B_ld_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   Opcode_ld_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y91   Opcode_ld_reg[1]/C



