# compile verilog/system verilog design source files
verilog xil_defaultlib "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_define.v" "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/config.v" "E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/imports/fpga/core/e203_defines.v" --include "../../../../jichuang.srcs/sources_1/imports/fpga/core" --include "../../../../jichuang.srcs/sources_1/ip/PLL" --include "../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c" --include "../../../../jichuang.srcs/sources_1/ip/clk_wiz_0" \
"../../../../jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../jichuang.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../jichuang.srcs/sources_1/ip/wr_fifo/sim/wr_fifo.v" \
"../../../../jichuang.srcs/sources_1/ip/rd_fifo/sim/rd_fifo.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v" \
"../../../../jichuang.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/adv_timer_apb_if.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/apb_adv_timer.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_gpio/apb_gpio.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/apb_i2c.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/apb_spi_master.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/apb_uart.v" \
"../../../../jichuang.srcs/sources_1/imports/new/hdmi/asyn_rst_syn.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/biankuangjiance.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/canchajisuan.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/cki_lut.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ov5640/cmos_capture_data.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/comparator.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_fifo_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_rw.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ddr3_rw/ddr3_top.v" \
"../../../../jichuang.srcs/sources_1/imports/new/hdmi/dvi_encoder.v" \
"../../../../jichuang.srcs/sources_1/imports/new/hdmi/dvi_transmitter_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_biu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_clk_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_clkgate.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_core.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_cpu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_cpu_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_dtcm_ram.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_bjp.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_csrctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_dpath.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_lsuagu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_muldiv.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_alu_rglr.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_branchslv.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_commit.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_csr.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_decode.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_disp.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_excp.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_longpwbck.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_nice.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_oitf.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_regfile.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_exu_wbck.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_ifu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ifetch.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_ift2icb.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_litebpu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_ifu_minidec.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_irq_sync.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_itcm_ram.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_lsu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_lsu_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_reset_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/soc/e203_soc_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/e203_srams.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_clint.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_gfcm.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_hclkgen_rstsync.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_main.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_mems.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_nice_core.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_perips.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_plic.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pll.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_pllclkdiv.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/subsys/e203_subsys_top.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/encdec_T.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/encdec_flow.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/fushi.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/get_keyi.v" \
"../../../../jichuang.srcs/sources_1/imports/new/hdmi/hdmi_top.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ov5640/i2c_dri.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_bit_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_i2c/i2c_master_byte_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ov5640/i2c_ov5640_rgb565_cfg.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/input_stage.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/io_generic_fifo.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/jiabiankuang.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/key_exp_T.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/key_exp_flow.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ov5640_ddr_hdmi.v" \
"../../../../jichuang.srcs/sources_1/imports/new/ov5640/ov5640_dri.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/pengzhang.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/prescaler.v" \
"../../../../jichuang.srcs/sources_1/imports/new/median/rgb2ycbcr.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/sbox_lut.v" \
"../../../../jichuang.srcs/sources_1/imports/new/hdmi/serializer_10_to_1.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/shift 3h.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_1cyc_sram_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetReg.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_1.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_129.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_AsyncResetRegVec_36.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_DeglitchShiftRegister.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_LevelGateway.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_ResetCatchAndSync_2.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_lclkgen_regs.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_porrst.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_aon_wrapper.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_clint_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_csr.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_module.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_ram.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/debug/sirv_debug_rom.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_expl_axi_slv.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_flash_qspi_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_bufs.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_dffs.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_icbs.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_gnrl_ram.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_hclkgen_regs.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to16_bus.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to2_bus.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/fab/sirv_icb1to8_bus.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/debug/sirv_jtag_dtm.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_jtaggpioport.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/mems/sirv_mrom_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_man.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_plic_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_pmu_core.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_arbiter.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_fifo.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_media.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_qspi_physical.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_queue_1.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_repeater_6.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_rtc.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_sim_ram.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_spi_flashmap.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/general/sirv_sram_icb_ctrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_tl_repeater_5.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlfragmenter_qspi_1.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_tlwidthwidget_qspi.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/sirv_wdog.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/sm4_encdec.v" \
"../../../../jichuang.srcs/sources_1/imports/RTL/sm4_top.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_apb_if.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_clkgen.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_controller.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_fifo.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_rx.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_spi_master/spi_master_tx.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_cntrl.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/timer_module.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_interrupt.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_rx.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_uart/uart_tx.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/perips/apb_adv_timer/up_down_counter.v" \
"../../../../jichuang.srcs/sources_1/imports/new/hdmi/video_driver.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/vip.v" \
"../../../../jichuang.srcs/sources_1/imports/new/vip/vip_matrix_generate_3x3_1bit.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_bpu.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_btb.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_gshare.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_pht.v" \
"../../../../jichuang.srcs/sources_1/imports/fpga/core/ysyx_22050058_ras.v" \
"../../../../jichuang.srcs/sim_1/imports/e203/fpga/e203_tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
