[{"DBLP title": "High-Speed Packet Processing using Reconfigurable Computing.", "DBLP authors": ["Gordon J. Brebner", "Weirong Jiang"], "year": 2014, "MAG papers": [{"PaperId": 2039146729, "PaperTitle": "high speed packet processing using reconfigurable computing", "Year": 2014, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "Database Analytics: A Reconfigurable-Computing Approach.", "DBLP authors": ["Bharat Sukhwani", "Hong Min", "Mathew Thoennes", "Parijat Dube", "Bernard Brezzo", "Sameh W. Asaad", "Donna Dillenberger"], "year": 2014, "MAG papers": [{"PaperId": 2017739070, "PaperTitle": "database analytics a reconfigurable computing approach", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Scaling Reverse Time Migration Performance through Reconfigurable Dataflow Engines.", "DBLP authors": ["Haohuan Fu", "Lin Gan", "Robert G. Clapp", "Huabin Ruan", "Oliver Pell", "Oskar Mencer", "Michael J. Flynn", "Xiaomeng Huang", "Guangwen Yang"], "year": 2014, "MAG papers": [{"PaperId": 2086151478, "PaperTitle": "scaling reverse time migration performance through reconfigurable dataflow engines", "Year": 2014, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["tsinghua university", "tsinghua university", null, "tsinghua university", "stanford university", "tsinghua university", null, "tsinghua university", "stanford university"]}], "source": "ES"}, {"DBLP title": "Fast, Flexible High-Level Synthesis from OpenCL using Reconfiguration Contexts.", "DBLP authors": ["James Coole", "Greg Stitt"], "year": 2014, "MAG papers": [{"PaperId": 2082061787, "PaperTitle": "fast flexible high level synthesis from opencl using reconfiguration contexts", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "Operating Systems Research for Reconfigurable Computing.", "DBLP authors": ["David Andrews"], "year": 2014, "MAG papers": [{"PaperId": 2027068228, "PaperTitle": "operating systems research for reconfigurable computing", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of arkansas"]}], "source": "ES"}, {"DBLP title": "ReconOS: An Operating System Approach for Reconfigurable Computing.", "DBLP authors": ["Andreas Agne", "Markus Happe", "Ariane Keller", "Enno L\u00fcbbers", "Bernhard Plattner", "Marco Platzner", "Christian Plessl"], "year": 2014, "MAG papers": [{"PaperId": 1995783993, "PaperTitle": "reconos an operating system approach for reconfigurable computing", "Year": 2014, "CitationCount": 46, "EstimatedCitation": 76, "Affiliations": ["eth zurich", "intel", "eth zurich", "university of paderborn", "university of paderborn", "university of paderborn", "eth zurich"]}], "source": "ES"}, {"DBLP title": "Prospects for Reconfigurable Systems.", "DBLP authors": ["Nick Tredennick", "Brion Shimamoto"], "year": 2014, "MAG papers": [{"PaperId": 2106268931, "PaperTitle": "prospects for reconfigurable systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null]}], "source": "ES"}, {"DBLP title": "The Case for Embedded Networks on Chip on Field-Programmable Gate Arrays.", "DBLP authors": ["Mohamed S. Abdelfattah", "Vaughn Betz"], "year": 2014, "MAG papers": [{"PaperId": 2046105216, "PaperTitle": "the case for embedded networks on chip on field programmable gate arrays", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Haswell: The Fourth-Generation Intel Core Processor.", "DBLP authors": ["Per Hammarlund", "Alberto J. Martinez", "Atiq A. Bajwa", "David L. Hill", "Erik G. Hallnor", "Hong Jiang", "Martin Dixon", "Michael Derr", "Mikal Hunsaker", "Rajesh Kumar", "Randy B. Osborne", "Ravi Rajwar", "Ronak Singhal", "Reynold D'Sa", "Robert Chappell", "Shiv Kaushik", "Srinivas Chennupaty", "St\u00e9phan Jourdan", "Steve Gunther", "Thomas Piazza", "Ted Burton"], "year": 2014, "MAG papers": [{"PaperId": 2067354926, "PaperTitle": "haswell the fourth generation intel core processor", "Year": 2014, "CitationCount": 109, "EstimatedCitation": 198, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Kabini: An AMD Accelerated Processing Unit System on A Chip.", "DBLP authors": ["Dan Bouvier", "Brad Cohen", "Walter Fry", "Sreekanth Godey", "Michael Mantor"], "year": 2014, "MAG papers": [{"PaperId": 2075843361, "PaperTitle": "kabini an amd accelerated processing unit system on a chip", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Hexagon DSP: An Architecture Optimized for Mobile Multimedia and Communications.", "DBLP authors": ["Lucian Codrescu", "Willie Anderson", "Suresh Venkumanhanti", "Mao Zeng", "Erich Plondke", "Chris Koob", "Ajay Ingle", "Charles Tabony", "Rick Maule"], "year": 2014, "MAG papers": [{"PaperId": 2014406284, "PaperTitle": "hexagon dsp an architecture optimized for mobile multimedia and communications", "Year": 2014, "CitationCount": 38, "EstimatedCitation": 60, "Affiliations": ["qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm", "qualcomm"]}], "source": "ES"}, {"DBLP title": "The Xbox One System on a Chip and Kinect Sensor.", "DBLP authors": ["John Sell", "Patrick O'Connor"], "year": 2014, "MAG papers": [{"PaperId": 2081967359, "PaperTitle": "the xbox one system on a chip and kinect sensor", "Year": 2014, "CitationCount": 40, "EstimatedCitation": 91, "Affiliations": ["microsoft", "microsoft"]}], "source": "ES"}, {"DBLP title": "Process and Circuit Optimization for Power Reduction Using DDC Transistors.", "DBLP authors": ["David Kidd"], "year": 2014, "MAG papers": [{"PaperId": 2029611752, "PaperTitle": "process and circuit optimization for power reduction using ddc transistors", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null]}], "source": "ES"}, {"DBLP title": "Top Picks from the 2013 Computer Architecture Conferences.", "DBLP authors": ["Mithuna Thottethodi", "Shubu Mukherjee"], "year": 2014, "MAG papers": [{"PaperId": 1972452635, "PaperTitle": "top picks from the 2013 computer architecture conferences", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university", null]}], "source": "ES"}, {"DBLP title": "Designing and Managing Data centers Powered by Renewable Energy.", "DBLP authors": ["I\u00f1igo Goiri", "William A. Katsak", "Kien Le", "Thu D. Nguyen", "Ricardo Bianchini"], "year": 2014, "MAG papers": [{"PaperId": 2162547691, "PaperTitle": "designing and managing data centers powered by renewable energy", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["rutgers university", "rutgers university", "rutgers university", "rutgers university", "rutgers university"]}], "source": "ES"}, {"DBLP title": "Quality-of-Service-Aware Scheduling in Heterogeneous Data centers with Paragon.", "DBLP authors": ["Christina Delimitrou", "Christos Kozyrakis"], "year": 2014, "MAG papers": [{"PaperId": 2031140628, "PaperTitle": "quality of service aware scheduling in heterogeneous data centers with paragon", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["stanford university", "stanford university"]}], "source": "ES"}, {"DBLP title": "A Case for Specialized Processors for Scale-Out Workloads.", "DBLP authors": ["Michael Ferdman", "Almutaz Adileh", "Yusuf Onur Ko\u00e7berber", "Stavros Volos", "Mohammad Alisafaee", "Djordje Jevdjic", "Cansu Kaynak", "Adrian Daniel Popescu", "Anastasia Ailamaki", "Babak Falsafi"], "year": 2014, "MAG papers": [{"PaperId": 2069208062, "PaperTitle": "a case for specialized processors for scale out workloads", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["ecole polytechnique federale de lausanne", "stony brook university", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ghent university", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Smart: Single-Cycle Multihop Traversals over a Shared Network on Chip.", "DBLP authors": ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "year": 2014, "MAG papers": [{"PaperId": 2034826265, "PaperTitle": "smart single cycle multihop traversals over a shared network on chip", "Year": 2014, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology", "massachusetts institute of technology"]}], "source": "ES"}, {"DBLP title": "Networks on Chip with Provable Security Properties.", "DBLP authors": ["Hassan M. G. Wassel", "Ying Gao", "Jason K. Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "year": 2014, "MAG papers": [{"PaperId": 2086037506, "PaperTitle": "networks on chip with provable security properties", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["google", "university of california san diego", "university of california santa barbara", "naval postgraduate school", "university of california santa barbara", "university of california san diego", "university of california santa barbara"]}], "source": "ES"}, {"DBLP title": "Cache Coherence for GPU Architectures.", "DBLP authors": ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike O'Connor", "Tor M. Aamodt"], "year": 2014, "MAG papers": [{"PaperId": 2031043969, "PaperTitle": "cache coherence for gpu architectures", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["qualcomm", "university of british columbia", "simon fraser university", "advanced micro devices", "university of british columbia"]}], "source": "ES"}, {"DBLP title": "A Configurable and Strong RAS Solution for Die-Stacked DRAM Caches.", "DBLP authors": ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike O'Connor"], "year": 2014, "MAG papers": [{"PaperId": 2094992587, "PaperTitle": "a configurable and strong ras solution for die stacked dram caches", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "advanced micro devices", "advanced micro devices", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "Decoupled Compressed Cache: Exploiting Spatial Locality for Energy Optimization.", "DBLP authors": ["Somayeh Sardashti", "David A. Wood"], "year": 2014, "MAG papers": [{"PaperId": 1975804712, "PaperTitle": "decoupled compressed cache exploiting spatial locality for energy optimization", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Sonic Millip3De: An Architecture for Handheld 3D Ultrasound.", "DBLP authors": ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "year": 2014, "MAG papers": [{"PaperId": 2036144254, "PaperTitle": "sonic millip3de an architecture for handheld 3d ultrasound", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of michigan", "arizona state university", "arizona state university", "university of michigan", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Hardware Partitioning for Big Data Analytics.", "DBLP authors": ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "year": 2014, "MAG papers": [{"PaperId": 1988061755, "PaperTitle": "hardware partitioning for big data analytics", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["columbia university", "columbia university", "columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Efficient Spatial Processing Element Control via Triggered Instructions.", "DBLP authors": ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "year": 2014, "MAG papers": [{"PaperId": 2015395294, "PaperTitle": "efficient spatial processing element control via triggered instructions", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel", "princeton university", "university of minnesota", "intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "DeNovoND: Efficient Hardware for Disciplined Nondeterminism.", "DBLP authors": ["Hyojin Sung", "Rakesh Komuravelli", "Sarita V. Adve"], "year": 2014, "MAG papers": [{"PaperId": 1978904804, "PaperTitle": "denovond efficient hardware for disciplined nondeterminism", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "The Academic and Business Marriage.", "DBLP authors": ["Shane Greenstein"], "year": 2014, "MAG papers": [{"PaperId": 1993311954, "PaperTitle": "the academic and business marriage", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northwestern university"]}], "source": "ES"}, {"DBLP title": "Giving Text Analytics a Boost.", "DBLP authors": ["Raphael Polig", "Kubilay Atasu", "Laura Chiticariu", "Christoph Hagleitner", "H. Peter Hofstee", "Frederick R. Reiss", "Huaiyu Zhu", "Eva Sitaridi"], "year": 2014, "MAG papers": [{"PaperId": 1980749790, "PaperTitle": "giving text analytics a boost", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "columbia university", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Scaling Semantic Graph Databases in Size and Performance.", "DBLP authors": ["Alessandro Morari", "Vito Giovanni Castellana", "Oreste Villa", "Antonino Tumeo", "Jesse Weaver", "David Haglin", "Sutanay Choudhury", "John Feo"], "year": 2014, "MAG papers": [{"PaperId": 2050194618, "PaperTitle": "scaling semantic graph databases in size and performance", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["nvidia", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory", "pacific northwest national laboratory"]}], "source": "ES"}, {"DBLP title": "The Cache and Codec Model for Storing and Manipulating Data.", "DBLP authors": ["Van Bui", "Martha A. Kim"], "year": 2014, "MAG papers": [{"PaperId": 2035043604, "PaperTitle": "the cache and codec model for storing and manipulating data", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["columbia university", "columbia university"]}], "source": "ES"}, {"DBLP title": "Near-Data Processing: Insights from a MICRO-46 Workshop.", "DBLP authors": ["Rajeev Balasubramonian", "Jichuan Chang", "Troy Manning", "Jaime H. Moreno", "Richard Murphy", "Ravi Nair", "Steven Swanson"], "year": 2014, "MAG papers": [{"PaperId": 2048466306, "PaperTitle": "near data processing insights from a micro 46 workshop", "Year": 2014, "CitationCount": 89, "EstimatedCitation": 136, "Affiliations": ["university of utah", "ibm", "micron technology", "google", "ibm", "micron technology", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Comparing Implementations of Near-Data Computing with In-Memory MapReduce Workloads.", "DBLP authors": ["Seth H. Pugsley", "Jeffrey Jestes", "Rajeev Balasubramonian", "Vijayalakshmi Srinivasan", "Alper Buyuktosunoglu", "Al Davis", "Feifei Li"], "year": 2014, "MAG papers": [{"PaperId": 1976186353, "PaperTitle": "comparing implementations of near data computing with in memory mapreduce workloads", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": ["university of utah", "ibm", "university of utah", null, "university of utah", "ibm", "university of utah"]}], "source": "ES"}, {"DBLP title": "Twin Datacenter Interconnection Topology.", "DBLP authors": ["Gilmar L. Vassoler", "Marcia Helena Moreira Paiva", "Mois\u00e9s R. N. Ribeiro", "Marcelo E. V. Segatto"], "year": 2014, "MAG papers": [{"PaperId": 2064056518, "PaperTitle": "twin datacenter interconnection topology", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "Photonic Interconnects for Exascale and Datacenter Architectures.", "DBLP authors": ["Avinash Karanth Kodi", "Brian Neel", "William C. Brantley"], "year": 2014, "MAG papers": [{"PaperId": 2050594874, "PaperTitle": "photonic interconnects for exascale and datacenter architectures", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["advanced micro devices", "ohio university", "advanced micro devices"]}], "source": "ES"}, {"DBLP title": "NetFPGA SUME: Toward 100 Gbps as Research Commodity.", "DBLP authors": ["Noa Zilberman", "Yury Audzevich", "G. Adam Covington", "Andrew W. Moore"], "year": 2014, "MAG papers": [{"PaperId": 2040882418, "PaperTitle": "netfpga sume toward 100 gbps as research commodity", "Year": 2014, "CitationCount": 62, "EstimatedCitation": 101, "Affiliations": ["university of cambridge", "university of cambridge", "university of cambridge", "stanford university"]}], "source": "ES"}, {"DBLP title": "Decentralized NIC-Switching Architecture Using SR-IOV PCI Express Network Device.", "DBLP authors": ["Dawei Zang", "Zheng Cao", "Zhan Wang", "Xiaoli Liu", "Lin Wang", "Ninghui Sun"], "year": 2014, "MAG papers": [{"PaperId": 2115103441, "PaperTitle": "decentralized nic switching architecture using sr iov pci express network device", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "A Throughput-Optimized Optical Network for Data-Intensive Computing.", "DBLP authors": ["Laurent Schares", "Benjamin G. Lee", "Fabio Checconi", "Russell Budd", "Alexander Rylyakov", "Nicolas Dupuis", "Fabrizio Petrini", "Clint Schow", "Pablo Fuentes", "Oliver Mattes", "Cyriel Minkenberg"], "year": 2014, "MAG papers": [{"PaperId": 1986770631, "PaperTitle": "a throughput optimized optical network for data intensive computing", "Year": 2014, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Alice v. CLS Bank: Are US Business-Method and Software Patents Doomed? Part 1.", "DBLP authors": ["Richard H. Stern"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Timing Verification of Fault-Tolerant Chips for Safety-Critical Applications in Harsh Environments.", "DBLP authors": ["Mladen Slijepcevic", "Leonidas Kosmidis", "Jaume Abella", "Eduardo Qui\u00f1ones", "Francisco J. Cazorla"], "year": 2014, "MAG papers": [{"PaperId": 2009316620, "PaperTitle": "timing verification of fault tolerant chips for safety critical applications in harsh environments", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "barcelona supercomputing center", "barcelona supercomputing center", "barcelona supercomputing center"]}], "source": "ES"}, {"DBLP title": "R3TOS-Based Autonomous Fault-Tolerant Systems.", "DBLP authors": ["Xabier Iturbe", "Ali Ebrahim", "Khaled Benkrid", "Chuan Hong", "Tughrul Arslan", "Jon P\u00e9rez", "Didier Keymeulen", "Marco D. Santambrogio"], "year": 2014, "MAG papers": [{"PaperId": 1995232958, "PaperTitle": "r3tos based autonomous fault tolerant systems", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": [null, "university of edinburgh", "university of edinburgh", "university of edinburgh", "jet propulsion laboratory", "university of edinburgh", null, "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "An Augmented Reality Processor with a Congestion-Aware Network-on-Chip Scheduler.", "DBLP authors": ["Gyeonghoon Kim", "Donghyun Kim", "Seongwook Park", "Youchang Kim", "Kyuho Jason Lee", "Injoon Hong", "Kyeongryeol Bong", "Hoi-Jun Yoo"], "year": 2014, "MAG papers": [{"PaperId": 1977401678, "PaperTitle": "an augmented reality processor with a congestion aware network on chip scheduler", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kaist", "kaist", "kaist", "kaist", "kaist", "kaist", "kaist", "kaist"]}], "source": "ES"}, {"DBLP title": "Embedded SRAM and Cortex-M0 Core Using a 60-nm Crystalline Oxide Semiconductor.", "DBLP authors": ["Hikaru Tamura", "Kiyoshi Kato", "Takahiko Ishizu", "Wataru Uesugi", "Atsuo Isobe", "Naoaki Tsutsui", "Yasutaka Suzuki", "Yutaka Okazaki", "Yukio Maehashi", "Jun Koyama", "Yoshitaka Yamamoto", "Shunpei Yamazaki", "Masahiro Fujita", "James Myers", "Pekka Korpinen"], "year": 2014, "MAG papers": [{"PaperId": 1975933605, "PaperTitle": "embedded sram and cortex m0 core using a 60 nm crystalline oxide semiconductor", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["nokia", null, null, null, null, null, null, null, "university of tokyo", null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "A Flexible, Self-Tuning, Fault-Tolerant Functional Unit Array Processor.", "DBLP authors": ["Jun Yao", "Yasuhiko Nakashima", "Mitsutoshi Saito", "Yohei Hazama", "Ryosuke Yamanaka"], "year": 2014, "MAG papers": [{"PaperId": 2013775959, "PaperTitle": "a flexible self tuning fault tolerant functional unit array processor", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology", "nara institute of science and technology"]}], "source": "ES"}, {"DBLP title": "FT-Matrix: A Coordination-Aware Architecture for Signal Processing.", "DBLP authors": ["Shuming Chen", "Yaohua Wang", "Sheng Liu", "Jianghua Wan", "Haiyan Chen", "Hengzhu Liu", "Kai Zhang", "Xiangyuan Liu", "Xi Ning"], "year": 2014, "MAG papers": [{"PaperId": 2079436606, "PaperTitle": "ft matrix a coordination aware architecture for signal processing", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "Silicon Odometers: Compact In Situ Aging Sensors for Robust System Design.", "DBLP authors": ["Xiaofei Wang", "John Keane", "Tony Tae-Hyoung Kim", "Pulkit Jain", "Qianying Tang", "Chris H. Kim"], "year": 2014, "MAG papers": [{"PaperId": 2010396115, "PaperTitle": "silicon odometers compact in situ aging sensors for robust system design", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of minnesota", "intel", "intel", "university of minnesota", "nanyang technological university", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Reliable Computing with Ultra-Reduced Instruction Set Coprocessors.", "DBLP authors": ["Dan Wang", "Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "year": 2014, "MAG papers": [{"PaperId": 1999173345, "PaperTitle": "reliable computing with ultra reduced instruction set coprocessors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["new york university", "university of waterloo", "university of waterloo", "stanford university", "university of waterloo", "university of waterloo"]}], "source": "ES"}, {"DBLP title": "Alice v. CLS Bank: Are US Business-Method and Software Patents Doomed? Part 2.", "DBLP authors": ["Richard H. Stern"], "year": 2014, "MAG papers": [{"PaperId": 2152769911, "PaperTitle": "alice v cls bank are us business method and software patents doomed part 2", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null]}], "source": "ES"}]