{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 18:04:23 2015 " "Info: Processing started: Wed Nov 04 18:04:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off courseproject1 -c courseproject1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off courseproject1 -c courseproject1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "courseproject1.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file courseproject1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUold " "Info (12023): Found entity 1: ALUold" {  } { { "courseproject1.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/courseproject1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ALUtestebench " "Info (12023): Found entity 2: ALUtestebench" {  } { { "courseproject1.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/courseproject1.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfiles.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file regfiles.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFiles " "Info (12023): Found entity 1: regFiles" {  } { { "regFiles.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/regFiles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info (12023): Found entity 1: Memory" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALUnew.v " "Warning (12019): Can't analyze file -- file ALUnew.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_16b " "Info (12023): Found entity 1: mux2to1_16b" {  } { { "mux2to1.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_3b " "Info (12023): Found entity 1: mux4to1_3b" {  } { { "mux4to1_3b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/mux4to1_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter_3b.v(11) " "Warning (10268): Verilog HDL information at counter_3b.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "counter_3b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/counter_3b.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file counter_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3b " "Info (12023): Found entity 1: counter_3b" {  } { { "counter_3b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/counter_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Info (12023): Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_3b " "Info (12023): Found entity 1: mux8to1_3b" {  } { { "mux8to1_3b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/mux8to1_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_16b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux8to1_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_16b " "Info (12023): Found entity 1: mux8to1_16b" {  } { { "mux8to1_16b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/mux8to1_16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se3_16.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file se3_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se3_16 " "Info (12023): Found entity 1: se3_16" {  } { { "se3_16.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/se3_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6_16.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file se6_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se6_16 " "Info (12023): Found entity 1: se6_16" {  } { { "se6_16.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/se6_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se79_16.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file se79_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se79_16 " "Info (12023): Found entity 1: se79_16" {  } { { "se79_16.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/se79_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se97_16.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file se97_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 se97_16 " "Info (12023): Found entity 1: se97_16" {  } { { "se97_16.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/se97_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info (12023): Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controller.v(152) " "Warning (10268): Verilog HDL information at controller.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info (12023): Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file temp_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Info (12023): Found entity 1: temp_reg" {  } { { "temp_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/temp_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Info (12023): Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_reg_with_en.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file temp_reg_with_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_reg_with_en " "Info (12023): Found entity 1: temp_reg_with_en" {  } { { "temp_reg_with_en.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/temp_reg_with_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file register_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_3b " "Info (12023): Found entity 1: register_3b" {  } { { "register_3b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/register_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_16b.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_16b " "Info (12023): Found entity 1: mux4to1_16b" {  } { { "mux4to1_16b.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/mux4to1_16b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Info (12127): Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(166) " "Warning (10230): Verilog HDL assignment warning at controller.v(166): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(181) " "Warning (10230): Verilog HDL assignment warning at controller.v(181): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(186) " "Warning (10230): Verilog HDL assignment warning at controller.v(186): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(187) " "Warning (10230): Verilog HDL assignment warning at controller.v(187): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(189) " "Warning (10230): Verilog HDL assignment warning at controller.v(189): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(191) " "Warning (10230): Verilog HDL assignment warning at controller.v(191): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(192) " "Warning (10230): Verilog HDL assignment warning at controller.v(192): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(195) " "Warning (10230): Verilog HDL assignment warning at controller.v(195): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(196) " "Warning (10230): Verilog HDL assignment warning at controller.v(196): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(198) " "Warning (10230): Verilog HDL assignment warning at controller.v(198): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(200) " "Warning (10230): Verilog HDL assignment warning at controller.v(200): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(201) " "Warning (10230): Verilog HDL assignment warning at controller.v(201): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(202) " "Warning (10230): Verilog HDL assignment warning at controller.v(202): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(203) " "Warning (10230): Verilog HDL assignment warning at controller.v(203): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(204) " "Warning (10230): Verilog HDL assignment warning at controller.v(204): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(212) " "Warning (10230): Verilog HDL assignment warning at controller.v(212): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(213) " "Warning (10230): Verilog HDL assignment warning at controller.v(213): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(222) " "Warning (10230): Verilog HDL assignment warning at controller.v(222): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(230) " "Warning (10230): Verilog HDL assignment warning at controller.v(230): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(231) " "Warning (10230): Verilog HDL assignment warning at controller.v(231): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(240) " "Warning (10230): Verilog HDL assignment warning at controller.v(240): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(249) " "Warning (10230): Verilog HDL assignment warning at controller.v(249): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(256) " "Warning (10230): Verilog HDL assignment warning at controller.v(256): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(257) " "Warning (10230): Verilog HDL assignment warning at controller.v(257): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(266) " "Warning (10230): Verilog HDL assignment warning at controller.v(266): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(278) " "Warning (10230): Verilog HDL assignment warning at controller.v(278): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(284) " "Warning (10230): Verilog HDL assignment warning at controller.v(284): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(285) " "Warning (10230): Verilog HDL assignment warning at controller.v(285): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(294) " "Warning (10230): Verilog HDL assignment warning at controller.v(294): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(302) " "Warning (10230): Verilog HDL assignment warning at controller.v(302): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(303) " "Warning (10230): Verilog HDL assignment warning at controller.v(303): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(310) " "Warning (10230): Verilog HDL assignment warning at controller.v(310): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(316) " "Warning (10230): Verilog HDL assignment warning at controller.v(316): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(317) " "Warning (10230): Verilog HDL assignment warning at controller.v(317): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(323) " "Warning (10230): Verilog HDL assignment warning at controller.v(323): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(329) " "Warning (10230): Verilog HDL assignment warning at controller.v(329): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(343) " "Warning (10230): Verilog HDL assignment warning at controller.v(343): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(344) " "Warning (10230): Verilog HDL assignment warning at controller.v(344): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(358) " "Warning (10230): Verilog HDL assignment warning at controller.v(358): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(365) " "Warning (10230): Verilog HDL assignment warning at controller.v(365): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(373) " "Warning (10230): Verilog HDL assignment warning at controller.v(373): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(374) " "Warning (10230): Verilog HDL assignment warning at controller.v(374): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(375) " "Warning (10230): Verilog HDL assignment warning at controller.v(375): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(385) " "Warning (10230): Verilog HDL assignment warning at controller.v(385): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(397) " "Warning (10230): Verilog HDL assignment warning at controller.v(397): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(406) " "Warning (10230): Verilog HDL assignment warning at controller.v(406): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(407) " "Warning (10230): Verilog HDL assignment warning at controller.v(407): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(408) " "Warning (10230): Verilog HDL assignment warning at controller.v(408): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(416) " "Warning (10230): Verilog HDL assignment warning at controller.v(416): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(424) " "Warning (10230): Verilog HDL assignment warning at controller.v(424): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(427) " "Warning (10230): Verilog HDL assignment warning at controller.v(427): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(428) " "Warning (10230): Verilog HDL assignment warning at controller.v(428): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(435) " "Warning (10230): Verilog HDL assignment warning at controller.v(435): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(444) " "Warning (10230): Verilog HDL assignment warning at controller.v(444): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(451) " "Warning (10230): Verilog HDL assignment warning at controller.v(451): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(452) " "Warning (10230): Verilog HDL assignment warning at controller.v(452): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(459) " "Warning (10230): Verilog HDL assignment warning at controller.v(459): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(467) " "Warning (10230): Verilog HDL assignment warning at controller.v(467): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(474) " "Warning (10230): Verilog HDL assignment warning at controller.v(474): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(482) " "Warning (10230): Verilog HDL assignment warning at controller.v(482): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(489) " "Warning (10230): Verilog HDL assignment warning at controller.v(489): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(499) " "Warning (10230): Verilog HDL assignment warning at controller.v(499): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(503) " "Warning (10230): Verilog HDL assignment warning at controller.v(503): truncated value with size 32 to match size of target (6)" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:memory_0 " "Info (12128): Elaborating entity \"Memory\" for hierarchy \"Memory:memory_0\"" {  } { { "controller.v" "memory_0" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_Mem_Read_data memory.v(70) " "Warning (10240): Verilog HDL Always Construct warning at memory.v(70): inferring latch(es) for variable \"Out_Mem_Read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[14..19\] 0 memory.v(14) " "Warning (10030): Net \"memory\[14..19\]\" at memory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[27..28\] 0 memory.v(14) " "Warning (10030): Net \"memory\[27..28\]\" at memory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[39..45\] 0 memory.v(14) " "Warning (10030): Net \"memory\[39..45\]\" at memory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory\[51..63\] 0 memory.v(14) " "Warning (10030): Net \"memory\[51..63\]\" at memory.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[0\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[0\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[1\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[1\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[2\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[2\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[3\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[3\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[4\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[4\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[5\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[5\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[6\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[6\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[7\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[7\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[8\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[8\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[9\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[9\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[10\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[10\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[11\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[11\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[12\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[12\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[13\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[13\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[14\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[14\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_Mem_Read_data\[15\] memory.v(70) " "Info (10041): Inferred latch for \"Out_Mem_Read_data\[15\]\" at memory.v(70)" {  } { { "memory.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/memory.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_reg instruction_reg:ir_0 " "Info (12128): Elaborating entity \"instruction_reg\" for hierarchy \"instruction_reg:ir_0\"" {  } { { "controller.v" "ir_0" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_code instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir1 instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"ir1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir2 instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"ir2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ir3 instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"ir3\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm6 instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"imm6\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm9 instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"imm9\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CB instruction_reg.v(13) " "Warning (10240): Verilog HDL Always Construct warning at instruction_reg.v(13): inferring latch(es) for variable \"CB\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CB\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"CB\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CB\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"CB\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[2\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[2\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[3\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[3\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[4\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[4\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[5\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[5\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[6\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[6\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[7\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[7\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm9\[8\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm9\[8\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm6\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm6\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[2\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm6\[2\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[3\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm6\[3\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[4\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm6\[4\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm6\[5\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"imm6\[5\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir3\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir3\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir3\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir3\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir3\[2\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir3\[2\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir2\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir2\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir2\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir2\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir2\[2\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir2\[2\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir1\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir1\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir1\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir1\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir1\[2\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"ir1\[2\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"op_code\[0\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"op_code\[1\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"op_code\[2\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] instruction_reg.v(13) " "Info (10041): Inferred latch for \"op_code\[3\]\" at instruction_reg.v(13)" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_16b mux2to1_16b:address_mux " "Info (12128): Elaborating entity \"mux2to1_16b\" for hierarchy \"mux2to1_16b:address_mux\"" {  } { { "controller.v" "address_mux" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg temp_reg:mdr " "Info (12128): Elaborating entity \"temp_reg\" for hierarchy \"temp_reg:mdr\"" {  } { { "controller.v" "mdr" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_3b mux4to1_3b:a1_mux " "Info (12128): Elaborating entity \"mux4to1_3b\" for hierarchy \"mux4to1_3b:a1_mux\"" {  } { { "controller.v" "a1_mux" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_3b mux8to1_3b:a3_mux " "Info (12128): Elaborating entity \"mux8to1_3b\" for hierarchy \"mux8to1_3b:a3_mux\"" {  } { { "controller.v" "a3_mux" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1_16b mux4to1_16b:rf3_mux " "Info (12128): Elaborating entity \"mux4to1_16b\" for hierarchy \"mux4to1_16b:rf3_mux\"" {  } { { "controller.v" "rf3_mux" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:register_file_0 " "Info (12128): Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:register_file_0\"" {  } { { "controller.v" "register_file_0" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_RF_Read_data1 RegisterFile.v(39) " "Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(39): inferring latch(es) for variable \"Out_RF_Read_data1\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_RF_Read_data2 RegisterFile.v(47) " "Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(47): inferring latch(es) for variable \"Out_RF_Read_data2\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[0\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[0\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[1\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[1\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[2\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[2\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[3\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[3\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[4\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[4\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[5\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[5\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[6\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[6\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[7\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[7\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[8\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[8\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[9\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[9\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[10\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[10\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[11\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[11\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[12\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[12\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[13\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[13\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[14\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[14\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data2\[15\] RegisterFile.v(47) " "Info (10041): Inferred latch for \"Out_RF_Read_data2\[15\]\" at RegisterFile.v(47)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[0\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[0\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[1\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[1\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[2\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[2\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[3\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[3\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[4\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[4\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[5\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[5\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[6\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[6\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[7\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[7\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[8\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[8\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[9\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[9\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[10\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[10\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[11\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[11\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[12\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[12\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[13\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[13\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[14\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[14\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_RF_Read_data1\[15\] RegisterFile.v(39) " "Info (10041): Inferred latch for \"Out_RF_Read_data1\[15\]\" at RegisterFile.v(39)" {  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3b counter_3b:counter_0 " "Info (12128): Elaborating entity \"counter_3b\" for hierarchy \"counter_3b:counter_0\"" {  } { { "controller.v" "counter_0" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter_0 " "Info (12128): Elaborating entity \"shifter\" for hierarchy \"shifter:shifter_0\"" {  } { { "controller.v" "shifter_0" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6_16 se6_16:se6to16 " "Info (12128): Elaborating entity \"se6_16\" for hierarchy \"se6_16:se6to16\"" {  } { { "controller.v" "se6to16" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se97_16 se97_16:se97to16 " "Info (12128): Elaborating entity \"se97_16\" for hierarchy \"se97_16:se97to16\"" {  } { { "controller.v" "se97to16" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se79_16 se79_16:se79to16 " "Info (12128): Elaborating entity \"se79_16\" for hierarchy \"se79_16:se79to16\"" {  } { { "controller.v" "se79to16" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_16b mux8to1_16b:aluB_mux " "Info (12128): Elaborating entity \"mux8to1_16b\" for hierarchy \"mux8to1_16b:aluB_mux\"" {  } { { "controller.v" "aluB_mux" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_0 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:alu_0\"" {  } { { "controller.v" "alu_0" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_Write_en ALU.v(36) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(36): inferring latch(es) for variable \"Out_ALU_Write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_result ALU.v(36) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(36): inferring latch(es) for variable \"Out_ALU_result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_CFlag ALU.v(36) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(36): inferring latch(es) for variable \"Out_ALU_CFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Out_ALU_ZFlag ALU.v(36) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(36): inferring latch(es) for variable \"Out_ALU_ZFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_Write_en ALU.v(108) " "Info (10041): Inferred latch for \"Out_ALU_Write_en\" at ALU.v(108)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_ZFlag ALU.v(108) " "Info (10041): Inferred latch for \"Out_ALU_ZFlag\" at ALU.v(108)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_CFlag ALU.v(108) " "Info (10041): Inferred latch for \"Out_ALU_CFlag\" at ALU.v(108)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[0\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[0\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[1\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[1\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[2\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[2\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[3\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[3\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[4\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[4\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[5\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[5\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[6\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[6\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[7\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[7\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[8\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[8\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[9\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[9\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[10\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[10\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[11\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[11\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[12\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[12\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[13\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[13\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[14\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[14\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Out_ALU_result\[15\] ALU.v(36) " "Info (10041): Inferred latch for \"Out_ALU_result\[15\]\" at ALU.v(36)" {  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg_with_en temp_reg_with_en:PC " "Info (12128): Elaborating entity \"temp_reg_with_en\" for hierarchy \"temp_reg_with_en:PC\"" {  } { { "controller.v" "PC" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_3b register_3b:a3_reg " "Info (12128): Elaborating entity \"register_3b\" for hierarchy \"register_3b:a3_reg\"" {  } { { "controller.v" "a3_reg" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Info (12023): Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/altsyncram_au14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Info (12023): Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info (12023): Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Info (12023): Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info (12023): Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Info (12023): Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Info (12023): Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Info (12023): Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info (12023): Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info (12023): Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                 } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[5\] instruction_reg:ir_0\|ir3\[2\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[5\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir3\[2\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm6\[5\] instruction_reg:ir_0\|ir3\[2\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm6\[5\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir3\[2\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[8\] instruction_reg:ir_0\|ir2\[2\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[8\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir2\[2\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[7\] instruction_reg:ir_0\|ir2\[1\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[7\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir2\[1\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[4\] instruction_reg:ir_0\|ir3\[1\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[4\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir3\[1\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm6\[4\] instruction_reg:ir_0\|ir3\[1\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm6\[4\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir3\[1\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[3\] instruction_reg:ir_0\|ir3\[0\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[3\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir3\[0\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm6\[3\] instruction_reg:ir_0\|ir3\[0\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm6\[3\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir3\[0\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[6\] instruction_reg:ir_0\|ir2\[0\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[6\]\" merged with LATCH primitive \"instruction_reg:ir_0\|ir2\[0\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[1\] instruction_reg:ir_0\|CB\[1\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[1\]\" merged with LATCH primitive \"instruction_reg:ir_0\|CB\[1\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm6\[1\] instruction_reg:ir_0\|CB\[1\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm6\[1\]\" merged with LATCH primitive \"instruction_reg:ir_0\|CB\[1\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[0\] instruction_reg:ir_0\|CB\[0\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[0\]\" merged with LATCH primitive \"instruction_reg:ir_0\|CB\[0\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm6\[0\] instruction_reg:ir_0\|CB\[0\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm6\[0\]\" merged with LATCH primitive \"instruction_reg:ir_0\|CB\[0\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "instruction_reg:ir_0\|imm9\[2\] instruction_reg:ir_0\|imm6\[2\] " "Info (13026): Duplicate LATCH primitive \"instruction_reg:ir_0\|imm9\[2\]\" merged with LATCH primitive \"instruction_reg:ir_0\|imm6\[2\]\"" {  } { { "instruction_reg.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/instruction_reg.v" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu_0\|Out_ALU_ZFlag " "Warning (13012): Latch ALU:alu_0\|Out_ALU_ZFlag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal alu_op\[1\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/ALU.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[0\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[5\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[2\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[4\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[3\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[1\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[0\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[1\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[2\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[3\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[4\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[5\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[6\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[6\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[7\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[7\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[8\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[8\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[9\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[9\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[10\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[10\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[11\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[11\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[12\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[12\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[13\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[13\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[14\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[14\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data2\[15\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a2_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a2_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RegisterFile:register_file_0\|Out_RF_Read_data1\[15\] " "Warning (13012): Latch RegisterFile:register_file_0\|Out_RF_Read_data1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA a1_control\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal a1_control\[0\]" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 152 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "RegisterFile.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/RegisterFile.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[0\] VCC " "Warning (13410): Pin \"mem_21\[0\]\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[1\] VCC " "Warning (13410): Pin \"mem_21\[1\]\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[2\] VCC " "Warning (13410): Pin \"mem_21\[2\]\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[3\] VCC " "Warning (13410): Pin \"mem_21\[3\]\" is stuck at VCC" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[4\] GND " "Warning (13410): Pin \"mem_21\[4\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[5\] GND " "Warning (13410): Pin \"mem_21\[5\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[6\] GND " "Warning (13410): Pin \"mem_21\[6\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[7\] GND " "Warning (13410): Pin \"mem_21\[7\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[8\] GND " "Warning (13410): Pin \"mem_21\[8\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[9\] GND " "Warning (13410): Pin \"mem_21\[9\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[10\] GND " "Warning (13410): Pin \"mem_21\[10\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[11\] GND " "Warning (13410): Pin \"mem_21\[11\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[12\] GND " "Warning (13410): Pin \"mem_21\[12\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[13\] GND " "Warning (13410): Pin \"mem_21\[13\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[14\] GND " "Warning (13410): Pin \"mem_21\[14\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "mem_21\[15\] GND " "Warning (13410): Pin \"mem_21\[15\]\" is stuck at GND" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programmes/programmes/altera/11.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Info (286031): Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/courseproject1.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/courseproject1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 47 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning (21074): Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_rst " "Warning (15610): No output dependent on input pin \"mem_rst\"" {  } { { "controller.v" "" { Text "C:/Users/Kalpesh Patil/OneDrive/Acads/Ankit-kalpesh/Project1/controller.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1803 " "Info (21057): Implemented 1803 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Info (21059): Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1686 " "Info (21061): Implemented 1686 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Info (21064): Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Info: Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 18:04:59 2015 " "Info: Processing ended: Wed Nov 04 18:04:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Info: Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
