// Seed: 1557402110
module module_0 (
    input tri1 id_0
);
  assign id_2 = id_2;
  logic [7:0] id_3;
  generate
    begin
      wire id_5;
    end
    begin
      assign id_4[1] = id_0;
    end
  endgenerate
  always begin
    id_2 = id_3[1];
  end
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    inout supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    output uwire id_13,
    input uwire id_14,
    input uwire id_15,
    input supply0 id_16,
    output tri id_17,
    input wor id_18
);
  module_0(
      id_4
  );
endmodule
