

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 469 clock pin(s) of sequential element(s)
0 instances converted, 469 sequential instances remain driven by gated/generated clocks

=================================================================================================================================== Gated/Generated Clocks ====================================================================================================================================
Clock Tree ID     Driving Element                        Drive Element Type     Fanout     Sample Instance                                                                       Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       Gowin_EMPU_inst.sysclk.clkdiv_inst     CLKDIV                 405        Gowin_EMPU_inst.u_flash_wrap.rom_haddr_test[6]                                        Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       Gowin_EMPU_inst.u_mcu_top              MCU                    64         Gowin_EMPU_inst.u_gw_peripherals_interconnect.u_gw_apb2_uart_tx.read_reg_byte[27]     Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

