#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Dec 19 00:28:42 2021
# Process ID: 37140
# Current directory: V:/synth/pmod_esp32
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17208 V:\synth\pmod_esp32\pmod_esp32.xpr
# Log file: V:/synth/pmod_esp32/vivado.log
# Journal file: V:/synth/pmod_esp32\vivado.jou
# Running On: AW13R3, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 34222 MB
#-----------------------------------------------------------
start_gui
open_project V:/synth/pmod_esp32/pmod_esp32.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/pmod_esp32/pmod_esp32.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/pmod_esp32/pmod_esp32.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1416.492 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 00:29:30 2021] Launched synth_1...
Run output will be captured here: V:/synth/pmod_esp32/pmod_esp32.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/pmod_esp32/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_esp32/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/pmod_esp32/src/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pmod/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/pmod_esp32/src/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pmod/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_esp32/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/pmod_i2s2/pmod_i2s2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/pmod_i2s2/pmod_i2s2.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/pmod_i2s2/pmod_i2s2.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 00:32:02 2021] Launched synth_1...
Run output will be captured here: V:/synth/pmod_i2s2/pmod_i2s2.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/pmod_i2s2/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_i2s2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/pmod_i2s2/src/pmod_i2s2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pmod/pmod_i2s2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/pmod_i2s2/src/pmod_i2s2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pmod/pmod_i2s2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_i2s2/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/pmod_ps2_jstk2/pmod_ps2_jstk2.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/pmod_ps2_jstk2/pmod_ps2_jstk2.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/pmod_ps2_jstk2/pmod_ps2_jstk2.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 00:34:37 2021] Launched synth_1...
Run output will be captured here: V:/synth/pmod_ps2_jstk2/pmod_ps2_jstk2.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/pmod_ps2_jstk2/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_ps2_jstk2/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/pmod_ps2_jstk2/src/pmod_ps2_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pmod/pmod_ps2_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/pmod_ps2_jstk2/src/pmod_ps2_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pmod/pmod_ps2_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_ps2_jstk2/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'jstk_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/pmod_rtcc/pmod_rtcc.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/pmod_rtcc/pmod_rtcc.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/pmod_rtcc/pmod_rtcc.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 00:37:42 2021] Launched synth_1...
Run output will be captured here: V:/synth/pmod_rtcc/pmod_rtcc.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/pmod_rtcc/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_rtcc/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/pmod_rtcc/src/pmod_rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pmod/pmod_rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/pmod_rtcc/src/pmod_rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pmod/pmod_rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_rtcc/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/pmod_xsd/pmod_xsd.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/pmod_xsd/pmod_xsd.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/pmod_xsd/pmod_xsd.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 00:42:09 2021] Launched synth_1...
Run output will be captured here: V:/synth/pmod_xsd/pmod_xsd.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/pmod_xsd/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_xsd/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/pmod_xsd/src/pmod_xsd.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pmod/pmod_xsd.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/pmod_xsd/src/pmod_xsd.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pmod/pmod_xsd.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_xsd/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxaudio/zxaudio.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxaudio/zxaudio.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxaudio/zxaudio.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxaudio/zxaudio.srcs/sources_1/bd/audio/audio.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse V:/srcs/sources/bd/audio/audio.bd
INFO: [BD 41-2613] The output directory v:/zxaudio.gen/sources_1/bd/audio for audio cannot be found.
ERROR: [BD 41-1028] Cannot add 'audio.bd' to the project, since there is another block-design of same name already present in this project.
CRITICAL WARNING: [Vivado 12-1464] The source file 'V:/srcs/sources/bd/audio/audio.bd' cannot be added to the fileset 'sources_1'.
ERROR: [Common 17-39] 'add_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files V:/synth/zxaudio/zxaudio.srcs/sources_1/bd/audio/audio.bd] -no_script -reset -force -quiet
remove_files  V:/synth/zxaudio/zxaudio.srcs/sources_1/bd/audio/audio.bd
export_ip_user_files -of_objects  [get_files V:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
add_files -norecurse V:/srcs/sources/bd/audio/audio.bd
INFO: [BD 41-2613] The output directory v:/zxaudio.gen/sources_1/bd/audio for audio cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_i2s_transceiver_0_0/audio_i2s_transceiver_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_reset_0_0/audio_audio_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_0/audio_audio_scaler_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_1/audio_audio_scaler_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_0/audio_audio_mono_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_mic_0_0/audio_tape_mic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_ear_0_0/audio_tape_ear_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_1/audio_audio_mono_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_1/audio_sigma_delta_dac_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_psg_0_0/audio_audio_psg_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_0/audio_sigma_delta_dac_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-4821] For module 'sigma_delta_dac', parameter 'INV' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
WARNING: [IP_Flow 19-5464] No port map found for required logical port left on bus interface abstraction audio_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port right on bus interface abstraction audio_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'specnext_audio' of definition 'specnext.com:specnext:audio:1.0' (from User Repositories).
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_audio': A port map to the required logical port "left" of the bus abstraction "specnext.com:specnext:audio_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_audio': A port map to the required logical port "right" of the bus abstraction "specnext.com:specnext:audio_rtl:1.0" is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/audio/audio.bd] -lib_map_path [list {modelsim=V:/synth/zxaudio/zxaudio.cache/compile_simlib/modelsim} {questa=V:/synth/zxaudio/zxaudio.cache/compile_simlib/questa} {riviera=V:/synth/zxaudio/zxaudio.cache/compile_simlib/riviera} {activehdl=V:/synth/zxaudio/zxaudio.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/audio/audio.bd] -top
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_i2s_transceiver_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_i2s_transceiver_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_audio_reset_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_audio_reset_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_audio_scaler_0_0 to use current project options
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_audio_scaler_0_1 to use current project options
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_audio_mono_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'right_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_audio_mono_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_tape_mic_0_0 to use current project options
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_tape_ear_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'din'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_tape_ear_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_audio_mono_0_1 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'right_in'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_audio_mono_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-4821] For module 'sigma_delta_dac', parameter 'INV' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_sigma_delta_dac_0_1 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'DACout'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_sigma_delta_dac_0_1'. These changes may impact your design.
WARNING: [IP_Flow 19-5464] No port map found for required logical port left on bus interface abstraction audio_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port right on bus interface abstraction audio_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'specnext_audio' of definition 'specnext.com:specnext:audio:1.0' (from User Repositories).
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_audio': A port map to the required logical port "left" of the bus abstraction "specnext.com:specnext:audio_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_audio': A port map to the required logical port "right" of the bus abstraction "specnext.com:specnext:audio_rtl:1.0" is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_audio_psg_0_0 to use current project options
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'specnext_audio' (specnext.com:specnext:audio:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'audio_audio_psg_0_0'.
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'psg_en'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_audio_psg_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-4821] For module 'sigma_delta_dac', parameter 'INV' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated audio_sigma_delta_dac_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'DACout'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'audio_sigma_delta_dac_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1529.227 ; gain = 112.734
add_files -norecurse v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
update_compile_order -fileset sources_1
set_property top audio_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'audio.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_transceiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_scaler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_scaler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_mono_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tape_mic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tape_ear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_mono_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigma_delta_dac_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_psg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigma_delta_dac_0 .
Exporting to file v:/zxaudio.gen/sources_1/bd/audio/hw_handoff/audio.hwh
Generated Hardware Definition File v:/zxaudio.gen/sources_1/bd/audio/synth/audio.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 00:49:06 2021] Launched audio_tape_mic_0_0_synth_1, audio_sigma_delta_dac_0_1_synth_1, audio_audio_reset_0_0_synth_1, audio_audio_mono_0_0_synth_1, audio_audio_scaler_0_0_synth_1, audio_audio_scaler_0_1_synth_1, audio_i2s_transceiver_0_0_synth_1, audio_sigma_delta_dac_0_0_synth_1, audio_tape_ear_0_0_synth_1, audio_audio_psg_0_0_synth_1, audio_audio_mono_0_1_synth_1...
Run output will be captured here:
audio_tape_mic_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_tape_mic_0_0_synth_1/runme.log
audio_sigma_delta_dac_0_1_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_sigma_delta_dac_0_1_synth_1/runme.log
audio_audio_reset_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_reset_0_0_synth_1/runme.log
audio_audio_mono_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_mono_0_0_synth_1/runme.log
audio_audio_scaler_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_scaler_0_0_synth_1/runme.log
audio_audio_scaler_0_1_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_scaler_0_1_synth_1/runme.log
audio_i2s_transceiver_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_i2s_transceiver_0_0_synth_1/runme.log
audio_sigma_delta_dac_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_sigma_delta_dac_0_0_synth_1/runme.log
audio_tape_ear_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_tape_ear_0_0_synth_1/runme.log
audio_audio_psg_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_psg_0_0_synth_1/runme.log
audio_audio_mono_0_1_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_mono_0_1_synth_1/runme.log
[Sun Dec 19 00:49:08 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxaudio/zxaudio.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 1570.871 ; gain = 23.672
ipx::open_ipxact_file V:/ip/zxaudio/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'audio' - hence not re-generating.
WARNING: [IP_Flow 19-4963] audio_i2s_transceiver_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxaudio/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/digikey/digikey.txt' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_xlconstant_0_0/audio_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_mono_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_mono_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_psg_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_scaler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_scaler_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_sigma_delta_dac_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_sigma_delta_dac_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_tape_ear_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_tape_mic_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/digikey/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/tape/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/tape/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/MISTer/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/synth/audio.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_xlconstant_0_0/audio_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/sim/audio_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/sim/audio_audio_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/sim/audio_audio_scaler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/sim/audio_audio_scaler_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/sim/audio_audio_mono_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/sim/audio_tape_mic_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/sim/audio_tape_ear_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/sim/audio_audio_mono_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/sim/audio_sigma_delta_dac_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/sim/audio_audio_psg_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/sim/audio_sigma_delta_dac_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/digikey/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/tape/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/tape/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/MISTer/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/sim/audio.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_i2s_transceiver_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_reset_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_scaler_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_scaler_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_mono_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_tape_mic_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_tape_ear_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_mono_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_sigma_delta_dac_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_psg_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_sigma_delta_dac_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] audio_tape_mic_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'audio' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxaudio/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/digikey/digikey.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/synth/audio.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/sim/audio_i2s_transceiver_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/sim/audio_audio_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/sim/audio_audio_scaler_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/sim/audio_audio_scaler_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/sim/audio_audio_mono_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/sim/audio_tape_mic_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/sim/audio_tape_ear_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/sim/audio_audio_mono_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/sim/audio_sigma_delta_dac_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/sim/audio_audio_psg_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/sim/audio_sigma_delta_dac_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/sim/audio.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxaudio/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxclock/zxclock.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxclock/zxclock.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxclock/zxclock.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 07:20:45 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxclock/zxclock.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxclock/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxclock/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxclock/src/sysclock.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/clock/sysclock.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxclock/src/sysclock.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/clock/sysclock.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxclock/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_system' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'clk_system': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_memory' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'clk_memory': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'clk_peripheral': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'clk_peripheral_n': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'clk_audio': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_video' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'clk_video': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_200' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_140' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_28_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_28' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_22m58' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_14' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_7' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxesp32/zxesp32.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxesp32/zxesp32.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxesp32/zxesp32.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 07:27:24 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxesp32/zxesp32.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxesp32/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxesp32/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxesp32/src/esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/esp32/esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxesp32/src/esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/esp32/esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxesp32/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxjoystick/zxjoystick.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxjoystick/zxjoystick.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxjoystick/zxjoystick.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/joystick.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/joystick.bd] -no_script -reset -force -quiet
remove_files  V:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/joystick.bd
update_compile_order -fileset sources_1
add_files -norecurse V:/srcs/sources/bd/joystick/joystick.bd
INFO: [BD 41-2613] The output directory v:/zxjoystick.gen/sources_1/bd/joystick for joystick cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_SPI_Master_0_0/joystick_SPI_Master_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_btn_jstk_0_0/joystick_btn_jstk_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_pmod_jstk2_0_0/joystick_pmod_jstk2_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-5463] No port map found for required logical port sck on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port mosi on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_SPI' of definition 'specnext.com:specnext:sdcard:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port sck on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port miso on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_SPI' of definition 'specnext.com:specnext:sdcard:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_SPI_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'i_SPI_MISO' and definition port 'miso'.
WARNING: [IP_Flow 19-1965] Bus Interface 'i_SPI': A port map to the required logical port "sck" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i_SPI': A port map to the required logical port "mosi" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'o_SPI_MOSI' and definition port 'mosi'.
WARNING: [IP_Flow 19-1965] Bus Interface 'o_SPI': A port map to the required logical port "sck" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'o_SPI': A port map to the required logical port "miso" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'o_SPI_Clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'o_SPI_Clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/joystick/joystick.bd] -lib_map_path [list {modelsim=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/modelsim} {questa=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/questa} {riviera=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/riviera} {activehdl=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/joystick/joystick.bd]
WARNING: [IP_Flow 19-5463] No port map found for required logical port sck on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port mosi on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_SPI' of definition 'specnext.com:specnext:sdcard:1.0' (from User Repositories).
WARNING: [IP_Flow 19-5463] No port map found for required logical port sck on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port miso on bus interface abstraction sdcard_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_SPI' of definition 'specnext.com:specnext:sdcard:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'o_SPI_Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'i_SPI_MISO' and definition port 'miso'.
WARNING: [IP_Flow 19-1965] Bus Interface 'i_SPI': A port map to the required logical port "sck" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i_SPI': A port map to the required logical port "mosi" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'o_SPI_MOSI' and definition port 'mosi'.
WARNING: [IP_Flow 19-1965] Bus Interface 'o_SPI': A port map to the required logical port "sck" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'o_SPI': A port map to the required logical port "miso" of the bus abstraction "specnext.com:specnext:sdcard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_Clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'o_SPI_Clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'o_SPI_Clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated joystick_SPI_Master_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'i_Rst_L'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'joystick_SPI_Master_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated joystick_btn_jstk_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'joystick'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'joystick_btn_jstk_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated joystick_pmod_jstk2_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'joystick'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'joystick_pmod_jstk2_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\joystick\joystick.bd> 
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_jstk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_jstk2_0 .
Exporting to file v:/zxjoystick.gen/sources_1/bd/joystick/hw_handoff/joystick.hwh
Generated Hardware Definition File v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.hwdef
catch { config_ip_cache -export [get_ips -all joystick_SPI_Master_0_0] }
catch { config_ip_cache -export [get_ips -all joystick_btn_jstk_0_0] }
catch { config_ip_cache -export [get_ips -all joystick_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all joystick_pmod_jstk2_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/joystick/joystick.bd]
launch_runs joystick_SPI_Master_0_0_synth_1 joystick_btn_jstk_0_0_synth_1 joystick_util_vector_logic_0_0_synth_1 joystick_pmod_jstk2_0_0_synth_1 -jobs 8
[Sun Dec 19 07:31:47 2021] Launched joystick_SPI_Master_0_0_synth_1, joystick_btn_jstk_0_0_synth_1, joystick_util_vector_logic_0_0_synth_1, joystick_pmod_jstk2_0_0_synth_1...
Run output will be captured here:
joystick_SPI_Master_0_0_synth_1: V:/synth/zxjoystick/zxjoystick.runs/joystick_SPI_Master_0_0_synth_1/runme.log
joystick_btn_jstk_0_0_synth_1: V:/synth/zxjoystick/zxjoystick.runs/joystick_btn_jstk_0_0_synth_1/runme.log
joystick_util_vector_logic_0_0_synth_1: V:/synth/zxjoystick/zxjoystick.runs/joystick_util_vector_logic_0_0_synth_1/runme.log
joystick_pmod_jstk2_0_0_synth_1: V:/synth/zxjoystick/zxjoystick.runs/joystick_pmod_jstk2_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1599.395 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -directory V:/synth/zxjoystick/zxjoystick.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxjoystick/zxjoystick.ip_user_files -ipstatic_source_dir V:/synth/zxjoystick/zxjoystick.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/modelsim} {questa=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/questa} {riviera=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/riviera} {activehdl=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files V:/srcs/sources/bd/joystick/joystick.bd] -top
add_files -norecurse v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v
update_compile_order -fileset sources_1
set_property top joystick_wrapper [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v
open_bd_design {V:/srcs/sources/bd/joystick/joystick.bd}
Reading block design file <V:/srcs/sources/bd/joystick/joystick.bd>...
Adding component instance block -- xilinx.com:module_ref:SPI_Master:1.0 - SPI_Master_0
Adding component instance block -- xilinx.com:module_ref:btn_jstk:1.0 - btn_jstk_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:pmod_jstk2:1.0 - pmod_jstk2_0
Successfully read diagram <joystick> from block design file <V:/srcs/sources/bd/joystick/joystick.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.305 ; gain = 64.207
startgroup
set_property -dict [list CONFIG.CLKS_PER_HALF_BIT {14}] [get_bd_cells SPI_Master_0]
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
Wrote  : <V:\srcs\sources\bd\joystick\joystick.bd> 
Wrote  : <V:/srcs/sources/bd/joystick/ui/bd_59cd403c.ui> 
generate_target all [get_files  V:/srcs/sources/bd/joystick/joystick.bd]
INFO: [BD 41-1662] The design 'joystick.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Master_0 .
Exporting to file v:/zxjoystick.gen/sources_1/bd/joystick/hw_handoff/joystick.hwh
Generated Hardware Definition File v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.hwdef
catch { config_ip_cache -export [get_ips -all joystick_SPI_Master_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/joystick/joystick.bd]
launch_runs joystick_SPI_Master_0_0_synth_1 -jobs 8
[Sun Dec 19 07:37:52 2021] Launched joystick_SPI_Master_0_0_synth_1...
Run output will be captured here: V:/synth/zxjoystick/zxjoystick.runs/joystick_SPI_Master_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1757.051 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -directory V:/synth/zxjoystick/zxjoystick.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxjoystick/zxjoystick.ip_user_files -ipstatic_source_dir V:/synth/zxjoystick/zxjoystick.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/modelsim} {questa=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/questa} {riviera=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/riviera} {activehdl=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 07:39:18 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxjoystick/zxjoystick.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxjoystick/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'joystick' - hence not re-generating.
WARNING: [IP_Flow 19-4963] joystick_SPI_Master_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/nandland/nandland.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxjoystick/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/nandland/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/joystick/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/joystick/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/sim/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/sim/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/sim/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/nandland/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/joystick/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/joystick/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] joystick_SPI_Master_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'joystick' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/nandland/nandland.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxjoystick/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/sim/joystick_SPI_Master_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/sim/joystick_btn_jstk_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/sim/joystick_pmod_jstk2_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.srcs/sources_1/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxjoystick/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'jstk_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'jstk_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxkeyboard/zxkeyboard.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxkeyboard/zxkeyboard.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxkeyboard/zxkeyboard.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/keyboard.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v
export_ip_user_files -of_objects  [get_files V:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/keyboard.bd] -no_script -reset -force -quiet
remove_files  V:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/keyboard.bd
add_files -norecurse V:/srcs/sources/bd/keyboard/keyboard.bd
INFO: [BD 41-2613] The output directory v:/zxkeyboard.gen/sources_1/bd/keyboard for keyboard cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_special_keys_0_0/keyboard_special_keys_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_membrane_0_0/keyboard_membrane_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_keyb_clocks_0_0/keyboard_keyb_clocks_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/keyboard_emu_fnkeys_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_ps2_keyb_0_0/keyboard_ps2_keyb_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_Ps2Interface_0_0/keyboard_Ps2Interface_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_xlconstant_high_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-5464] No port map found for required logical port cancel on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port row on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port column on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port extended_keys on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port keymap_addr on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port keymap_data on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port keymap_we on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'specnext_keyboard' of definition 'specnext.com:specnext:keyboard:1.0' (from User Repositories).
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "cancel" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "row" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "column" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "extended_keys" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "keymap_addr" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "keymap_data" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "keymap_we" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
WARNING: [IP_Flow 19-5464] No port map found for required logical port spkey_function on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port spkey_buttons on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port cancel on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port row on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port column on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port extended_keys on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i' of definition 'specnext.com:specnext:keyboard:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "spkey_function" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "spkey_buttons" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "cancel" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "row" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "column" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "extended_keys" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK_n' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/keyboard/keyboard.bd] -lib_map_path [list {modelsim=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/modelsim} {questa=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/questa} {riviera=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/riviera} {activehdl=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/keyboard/keyboard.bd] -top
WARNING: [IP_Flow 19-5464] No port map found for required logical port cancel on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port row on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port column on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port extended_keys on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port keymap_addr on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port keymap_data on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port keymap_we on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'specnext_keyboard' of definition 'specnext.com:specnext:keyboard:1.0' (from User Repositories).
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "cancel" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "row" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "column" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "extended_keys" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "keymap_addr" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "keymap_data" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'specnext_keyboard': A port map to the required logical port "keymap_we" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated keyboard_special_keys_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'spkey_function'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'keyboard_special_keys_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated keyboard_membrane_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'i_reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'keyboard_membrane_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated keyboard_keyb_clocks_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'clk_ps2'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'keyboard_keyb_clocks_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated keyboard_emu_fnkeys_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'i_reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'keyboard_emu_fnkeys_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5464] No port map found for required logical port spkey_function on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port spkey_buttons on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port cancel on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port row on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port column on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port extended_keys on bus interface abstraction keyboard_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'i' of definition 'specnext.com:specnext:keyboard:1.0' (from User Repositories).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'i_CLK_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'i_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'i_reset'.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "spkey_function" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "spkey_buttons" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "cancel" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "row" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "column" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'i': A port map to the required logical port "extended_keys" of the bus abstraction "specnext.com:specnext:keyboard_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'i_CLK_n' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated keyboard_ps2_keyb_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'i_CLK_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'keyboard_ps2_keyb_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated keyboard_Ps2Interface_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'PS2_Data_I'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'keyboard_Ps2Interface_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\keyboard\keyboard.bd> 
VHDL Output written to : v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v
VHDL Output written to : v:/zxkeyboard.gen/sources_1/bd/keyboard/sim/keyboard.v
VHDL Output written to : v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v
add_files -norecurse v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v
update_compile_order -fileset sources_1
set_property top keyboard_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/keyboard/keyboard.bd]
INFO: [BD 41-1662] The design 'keyboard.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v
VHDL Output written to : v:/zxkeyboard.gen/sources_1/bd/keyboard/sim/keyboard.v
VHDL Output written to : v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block special_keys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block membrane_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block keyb_clocks_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block emu_fnkeys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_keyb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Ps2Interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_high .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_selftest_ok .
Exporting to file v:/zxkeyboard.gen/sources_1/bd/keyboard/hw_handoff/keyboard.hwh
Generated Hardware Definition File v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.hwdef
catch { config_ip_cache -export [get_ips -all keyboard_special_keys_0_0] }
catch { config_ip_cache -export [get_ips -all keyboard_membrane_0_0] }
catch { config_ip_cache -export [get_ips -all keyboard_keyb_clocks_0_0] }
catch { config_ip_cache -export [get_ips -all keyboard_emu_fnkeys_0_0] }
catch { config_ip_cache -export [get_ips -all keyboard_ps2_keyb_0_0] }
catch { config_ip_cache -export [get_ips -all keyboard_Ps2Interface_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/keyboard/keyboard.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/keyboard/keyboard.bd]
create_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1759.586 ; gain = 0.000
launch_runs keyboard_special_keys_0_0_synth_1 keyboard_membrane_0_0_synth_1 keyboard_keyb_clocks_0_0_synth_1 keyboard_emu_fnkeys_0_0_synth_1 keyboard_ps2_keyb_0_0_synth_1 keyboard_Ps2Interface_0_0_synth_1 -jobs 8
[Sun Dec 19 07:53:00 2021] Launched keyboard_special_keys_0_0_synth_1, keyboard_membrane_0_0_synth_1, keyboard_keyb_clocks_0_0_synth_1, keyboard_emu_fnkeys_0_0_synth_1, keyboard_ps2_keyb_0_0_synth_1, keyboard_Ps2Interface_0_0_synth_1...
Run output will be captured here:
keyboard_special_keys_0_0_synth_1: V:/synth/zxkeyboard/zxkeyboard.runs/keyboard_special_keys_0_0_synth_1/runme.log
keyboard_membrane_0_0_synth_1: V:/synth/zxkeyboard/zxkeyboard.runs/keyboard_membrane_0_0_synth_1/runme.log
keyboard_keyb_clocks_0_0_synth_1: V:/synth/zxkeyboard/zxkeyboard.runs/keyboard_keyb_clocks_0_0_synth_1/runme.log
keyboard_emu_fnkeys_0_0_synth_1: V:/synth/zxkeyboard/zxkeyboard.runs/keyboard_emu_fnkeys_0_0_synth_1/runme.log
keyboard_ps2_keyb_0_0_synth_1: V:/synth/zxkeyboard/zxkeyboard.runs/keyboard_ps2_keyb_0_0_synth_1/runme.log
keyboard_Ps2Interface_0_0_synth_1: V:/synth/zxkeyboard/zxkeyboard.runs/keyboard_Ps2Interface_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 1759.586 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/keyboard/keyboard.bd] -directory V:/synth/zxkeyboard/zxkeyboard.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxkeyboard/zxkeyboard.ip_user_files -ipstatic_source_dir V:/synth/zxkeyboard/zxkeyboard.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/modelsim} {questa=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/questa} {riviera=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/riviera} {activehdl=V:/synth/zxkeyboard/zxkeyboard.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 07:55:32 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxkeyboard/zxkeyboard.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxkeyboard/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'keyboard' - hence not re-generating.
WARNING: [IP_Flow 19-4963] keyboard_special_keys_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/digilent/digilent.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxkeyboard/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_special_keys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_membrane_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_keyb_clocks_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_emu_fnkeys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_ps2_keyb_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_Ps2Interface_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/special_keys.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/membrane.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyb_clocks.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/emu_fnkeys.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keymaps.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/ps2_keyb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/SyncAsync.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/Ps2Interface.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxkeyboard/src/keyboard_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/keyboard/special_keys.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/input/membrane/membrane.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/keyboard/keyb_clocks.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/input/membrane/emu_fnkeys.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/input/keyboard/keymaps.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/input/keyboard/ps2_keyb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/digilent/SyncAsync.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/digilent/Ps2Interface.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard_special_keys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard_membrane_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard_keyb_clocks_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard_emu_fnkeys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard_ps2_keyb_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard_Ps2Interface_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/special_keys.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/membrane.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/keyb_clocks.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/emu_fnkeys.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/keymaps.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/ps2_keyb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/SyncAsync.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/Ps2Interface.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/sim/keyboard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxkeyboard/src/keyboard_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/sim/keyboard_special_keys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/sim/keyboard_membrane_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/sim/keyboard_keyb_clocks_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/sim/keyboard_emu_fnkeys_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/sim/keyboard_ps2_keyb_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/sim/keyboard_Ps2Interface_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/keyboard/special_keys.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/input/membrane/membrane.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/keyboard/keyb_clocks.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/input/membrane/emu_fnkeys.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/input/keyboard/keymaps.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/input/keyboard/ps2_keyb.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/digilent/SyncAsync.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/digilent/Ps2Interface.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/sim/keyboard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] keyboard_special_keys_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'keyboard' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/digilent/digilent.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxkeyboard/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/sim/keyboard_special_keys_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/sim/keyboard_membrane_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/sim/keyboard_keyb_clocks_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/sim/keyboard_emu_fnkeys_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/sim/keyboard_ps2_keyb_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/sim/keyboard_Ps2Interface_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.srcs/sources_1/bd/keyboard/ip/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/sim/keyboard.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxkeyboard/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral_n' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxmouse/zxmouse.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxmouse/zxmouse.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxmouse/zxmouse.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/mouse.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/mouse.bd] -no_script -reset -force -quiet
remove_files  V:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/mouse.bd
export_ip_user_files -of_objects  [get_files V:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v
add_files -norecurse V:/srcs/sources/bd/mouse/mouse.bd
INFO: [BD 41-2613] The output directory v:/zxmouse.gen/sources_1/bd/mouse for mouse cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mouse/ip/mouse_ps2_mouse_0_0/mouse_ps2_mouse_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mouse/ip/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_xlslice_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mouse/ip/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_xlconcat_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/mouse/mouse.bd] -lib_map_path [list {modelsim=V:/synth/zxmouse/zxmouse.cache/compile_simlib/modelsim} {questa=V:/synth/zxmouse/zxmouse.cache/compile_simlib/questa} {riviera=V:/synth/zxmouse/zxmouse.cache/compile_simlib/riviera} {activehdl=V:/synth/zxmouse/zxmouse.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/mouse/mouse.bd] -top
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated mouse_ps2_mouse_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mouse_ps2_mouse_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\mouse\mouse.bd> 
VHDL Output written to : v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v
VHDL Output written to : v:/zxmouse.gen/sources_1/bd/mouse/sim/mouse.v
VHDL Output written to : v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v
add_files -norecurse v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/mouse/mouse.bd]
INFO: [BD 41-1662] The design 'mouse.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v
VHDL Output written to : v:/zxmouse.gen/sources_1/bd/mouse/sim/mouse.v
VHDL Output written to : v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps2_mouse_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file v:/zxmouse.gen/sources_1/bd/mouse/hw_handoff/mouse.hwh
Generated Hardware Definition File v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.hwdef
catch { config_ip_cache -export [get_ips -all mouse_ps2_mouse_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/mouse/mouse.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/mouse/mouse.bd]
launch_runs mouse_ps2_mouse_0_0_synth_1 -jobs 8
[Sun Dec 19 07:59:25 2021] Launched mouse_ps2_mouse_0_0_synth_1...
Run output will be captured here: V:/synth/zxmouse/zxmouse.runs/mouse_ps2_mouse_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1767.453 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/mouse/mouse.bd] -directory V:/synth/zxmouse/zxmouse.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxmouse/zxmouse.ip_user_files -ipstatic_source_dir V:/synth/zxmouse/zxmouse.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxmouse/zxmouse.cache/compile_simlib/modelsim} {questa=V:/synth/zxmouse/zxmouse.cache/compile_simlib/questa} {riviera=V:/synth/zxmouse/zxmouse.cache/compile_simlib/riviera} {activehdl=V:/synth/zxmouse/zxmouse.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 08:02:36 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxmouse/zxmouse.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxmouse/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'mouse' - hence not re-generating.
WARNING: [IP_Flow 19-4963] mouse_ps2_mouse_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxmouse/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/mouse_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/mouse_ps2_mouse_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/ps2_mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxmouse/src/mouse_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/input/ps2_mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxmouse/src/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxmouse/src/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxmouse/src/ps2_mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxmouse/src/mouse_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/sim/mouse_ps2_mouse_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/input/ps2_mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/sim/mouse.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxmouse/sim/mouse_ps2_mouse_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxmouse/sim/mouse.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] mouse_ps2_mouse_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'mouse' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxmouse/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/sim/mouse_ps2_mouse_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.srcs/sources_1/bd/mouse/ip/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/sim/mouse.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxmouse/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxnext/zxnext.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnext/zxnext.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxnext/zxnext.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sdpbram_16k_8_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sdpram_128_8_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sdpram_16_9_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sdpram_64_9_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'spram_320_9_synth_1' not found
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'sdpbram_16k_8'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance sdpbram_16k_8 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'sdpram_128_8'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance sdpram_128_8 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'sdpram_16_9'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance sdpram_16_9 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'sdpram_64_9'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance sdpram_64_9 using VLNV :::.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'spram_320_9'.
CRITICAL WARNING: [IP_Flow 19-3933] Unable to construct an IP Instance spram_320_9 using VLNV :::.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
add_files {V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xco V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xco V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xci V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xci V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xco V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xci V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xci V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xci V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xco V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xco}
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpram_128_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpram_16_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xci': IP name 'sdpram_16_9' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpram_64_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/spram_320_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpbram_16k_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xci': IP name 'sdpram_128_8' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xci': IP name 'spram_320_9' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xci' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xco': IP name 'sdpram_64_9' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xco' cannot be added to the fileset 'sources_1'.
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xco': IP name 'sdpbram_16k_8' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xco' cannot be added to the fileset 'sources_1'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1826.820 ; gain = 33.281
export_ip_user_files -of_objects  [get_files  {V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xco V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xco V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xci V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xco V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xci}] -lib_map_path [list {modelsim=V:/synth/zxnext/zxnext.cache/compile_simlib/modelsim} {questa=V:/synth/zxnext/zxnext.cache/compile_simlib/questa} {riviera=V:/synth/zxnext/zxnext.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnext/zxnext.cache/compile_simlib/activehdl}] -force -quiet
export_ip_user_files -of_objects  [get_files V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci] -no_script -reset -force -quiet
remove_files  -fileset sdpbram_16k_8 V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci
INFO: [Project 1-386] Moving file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci' from fileset 'sdpbram_16k_8' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files V:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci] -no_script -reset -force -quiet
remove_files  -fileset spram_320_9 V:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci
INFO: [Project 1-386] Moving file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci' from fileset 'spram_320_9' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci] -no_script -reset -force -quiet
remove_files  -fileset sdpram_128_8 V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci
INFO: [Project 1-386] Moving file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci' from fileset 'sdpram_128_8' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci] -no_script -reset -force -quiet
remove_files  -fileset sdpram_64_9 V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci
INFO: [Project 1-386] Moving file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci' from fileset 'sdpram_64_9' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci] -no_script -reset -force -quiet
remove_files  -fileset sdpram_16_9 V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci
INFO: [Project 1-386] Moving file 'V:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci' from fileset 'sdpram_16_9' to fileset 'sources_1'.
close_project
open_project V:/synth/zxnext/zxnext.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnext/zxnext.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_128_8/sdpram_128_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpram_128_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_16_9/sdpram_16_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpram_16_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpram_64_9/sdpram_64_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpram_64_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/spram_320_9/spram_320_9.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/spram_320_9'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/imports/ZXNext/ip/sdpbram_16k_8/sdpbram_16k_8.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/srcs/sources/zxnext.gen/sources_1/ip/sdpbram_16k_8'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1827.133 ; gain = 0.312
launch_runs synth_1 -jobs 8
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdpram_128_8'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdpram_16_9'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdpram_64_9'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'spram_320_9'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sdpbram_16k_8'...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 08:10:59 2021] Launched sdpram_64_9_synth_1, sdpram_128_8_synth_1, sdpram_16_9_synth_1, spram_320_9_synth_1, sdpbram_16k_8_synth_1...
Run output will be captured here:
sdpram_64_9_synth_1: V:/synth/zxnext/zxnext.runs/sdpram_64_9_synth_1/runme.log
sdpram_128_8_synth_1: V:/synth/zxnext/zxnext.runs/sdpram_128_8_synth_1/runme.log
sdpram_16_9_synth_1: V:/synth/zxnext/zxnext.runs/sdpram_16_9_synth_1/runme.log
spram_320_9_synth_1: V:/synth/zxnext/zxnext.runs/spram_320_9_synth_1/runme.log
sdpbram_16k_8_synth_1: V:/synth/zxnext/zxnext.runs/sdpbram_16k_8_synth_1/runme.log
[Sun Dec 19 08:11:00 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxnext/zxnext.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxnext/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/synth/zxnext/import_ise_summary.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnext/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/sdpbram_16k_8/sdpbram_16k_8.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/sdpram_128_8/sdpram_128_8.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/sdpram_16_9/sdpram_16_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/sdpram_64_9/sdpram_64_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/spram_320_9/spram_320_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/tdpram.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/im2_peripheral.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/ctc_chan.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/im2_device.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/divmmc.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/im2_control.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/copper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/ctc.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/multiface.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/dma.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/peripherals.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/zxnext.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/bootrom.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/tilemap.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/zxula_timing.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/lores.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/sprites.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/layer2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/zxula.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/soundrive.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/ym2149.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/turbosound.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/i2s_transmit.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/audio_mixer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/i2s_receive.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/i2s.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/i2s_slave.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/uart.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/fifop.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/uart_rx.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/uart_tx.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/spi_master.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/t80n_pack.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/t80na.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/t80n.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/t80n_alu.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnext/src/t80n_mcode.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/ram/tdpram.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/ram/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/im2_peripheral.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/ctc_chan.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/im2_device.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/divmmc.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/im2_control.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/copper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/ctc.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/multiface.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/dma.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/device/peripherals.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/zxnext.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/rom/bootrom.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/video/tilemap.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/video/zxula_timing.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/video/lores.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/video/sprites.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/video/layer2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/video/zxula.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/soundrive.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/ym2149.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/turbosound.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/i2s/i2s_transmit.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/audio_mixer.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/i2s/i2s_receive.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/i2s.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/audio/i2s/i2s_slave.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/serial/uart.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/serial/fifop.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/serial/uart_rx.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/serial/uart_tx.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/serial/spi_master.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/cpu/t80n_pack.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/cpu/t80na.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/cpu/t80n.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/cpu/t80n_alu.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/cpu/t80n_mcode.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/misc/debounce.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnext/src/debounce.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/sdpbram_16k_8/sdpbram_16k_8.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/sdpram_128_8/sdpram_128_8.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/sdpram_16_9/sdpram_16_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/sdpram_64_9/sdpram_64_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/spram_320_9/spram_320_9.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/tdpram.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/im2_peripheral.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/ctc_chan.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/im2_device.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/divmmc.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/im2_control.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnext/src/copper.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
INFO: [Common 17-14] Message 'IP_Flow 19-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnext/src/debounce.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_MEMORY' to ''
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/synth/zxnext/import_ise_summary.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnext/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpbram_16k_8/sdpbram_16k_8.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_128_8/sdpram_128_8.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_16_9/sdpram_16_9.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/sdpram_64_9/sdpram_64_9.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnext/zxnext.srcs/sources_1/ip/spram_320_9/spram_320_9.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-568] Bus Interface 'mb_clock': Cannot find Logical port "machine_timing" from bus abstraction "specnext.com:specnext:mb_clock_rtl:1.0"
WARNING: [IP_Flow 19-568] Bus Interface 'speaker': Cannot find Logical port "beep" from bus abstraction "specnext.com:specnext:speaker_rtl:1.0"
WARNING: [IP_Flow 19-568] Bus Interface 'speaker': Cannot find Logical port "enable" from bus abstraction "specnext.com:specnext:speaker_rtl:1.0"
WARNING: [IP_Flow 19-568] Bus Interface 'speaker': Cannot find Logical port "mic" from bus abstraction "specnext.com:specnext:speaker_rtl:1.0"
WARNING: [IP_Flow 19-568] Bus Interface 'speaker': Cannot find Logical port "ear" from bus abstraction "specnext.com:specnext:speaker_rtl:1.0"
WARNING: [IP_Flow 19-1965] Bus Interface 'speaker': A port map to the required logical port "speaker_enable" of the bus abstraction "specnext.com:specnext:speaker_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'speaker': A port map to the required logical port "speaker_beep" of the bus abstraction "specnext.com:specnext:speaker_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'speaker': A port map to the required logical port "speaker_ear" of the bus abstraction "specnext.com:specnext:speaker_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'speaker': A port map to the required logical port "speaker_mic" of the bus abstraction "specnext.com:specnext:speaker_rtl:1.0" is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxnexys_led_sw/zxnexys_led_sw.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxnexys_led_sw/zxnexys_led_sw.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnexys_led_sw/zxnexys_led_sw.srcs/sources_1/bd/led_sw/led_sw.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxnexys_led_sw/zxnexys_led_sw.srcs/sources_1/bd/led_sw/led_sw.bd] -no_script -reset -force -quiet
remove_files  V:/synth/zxnexys_led_sw/zxnexys_led_sw.srcs/sources_1/bd/led_sw/led_sw.bd
export_ip_user_files -of_objects  [get_files V:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v
add_files -norecurse V:/srcs/sources/bd/led_sw/led_sw.bd
INFO: [BD 41-2613] The output directory v:/zxnexys_led_sw.gen/sources_1/bd/led_sw for led_sw cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/led_sw/ip/led_sw_rtc_0_0/led_sw_rtc_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/led_sw/ip/led_sw_led_sw_controller_0_0/led_sw_led_sw_controller_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/led_sw/led_sw.bd] -lib_map_path [list {modelsim=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/led_sw/led_sw.bd] -top
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated led_sw_rtc_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'led_sw_rtc_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated led_sw_led_sw_controller_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'led_sw_led_sw_controller_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\led_sw\led_sw.bd> 
VHDL Output written to : v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v
VHDL Output written to : v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/sim/led_sw.v
VHDL Output written to : v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v
add_files -norecurse v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v
update_compile_order -fileset sources_1
set_property top led_sw_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/led_sw/led_sw.bd]
INFO: [BD 41-1662] The design 'led_sw.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v
VHDL Output written to : v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/sim/led_sw.v
VHDL Output written to : v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rtc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_sw_controller_0 .
Exporting to file v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hw_handoff/led_sw.hwh
Generated Hardware Definition File v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.hwdef
catch { config_ip_cache -export [get_ips -all led_sw_rtc_0_0] }
catch { config_ip_cache -export [get_ips -all led_sw_led_sw_controller_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/led_sw/led_sw.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/led_sw/led_sw.bd]
launch_runs led_sw_rtc_0_0_synth_1 led_sw_led_sw_controller_0_0_synth_1 -jobs 8
[Sun Dec 19 08:25:39 2021] Launched led_sw_rtc_0_0_synth_1, led_sw_led_sw_controller_0_0_synth_1...
Run output will be captured here:
led_sw_rtc_0_0_synth_1: V:/synth/zxnexys_led_sw/zxnexys_led_sw.runs/led_sw_rtc_0_0_synth_1/runme.log
led_sw_led_sw_controller_0_0_synth_1: V:/synth/zxnexys_led_sw/zxnexys_led_sw.runs/led_sw_led_sw_controller_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1873.219 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/led_sw/led_sw.bd] -directory V:/synth/zxnexys_led_sw/zxnexys_led_sw.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys_led_sw/zxnexys_led_sw.ip_user_files -ipstatic_source_dir V:/synth/zxnexys_led_sw/zxnexys_led_sw.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys_led_sw/zxnexys_led_sw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::open_ipxact_file V:/ip/zxnexys_led_sw/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'led_sw' - hence not re-generating.
WARNING: [IP_Flow 19-4963] led_sw_rtc_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnexys_led_sw/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/led_sw_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/led_sw_led_sw_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/led_sw_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/led_sw.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/led_sw_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_led_sw/src/led_sw_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/MISTer/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/nexys/led_sw_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_led_sw/sim/led_sw_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_led_sw/sim/led_sw_led_sw_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_led_sw/src/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_led_sw/src/led_sw_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_led_sw/sim/led_sw.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_led_sw/src/led_sw_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/sim/led_sw_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/sim/led_sw_led_sw_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/MISTer/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/nexys/led_sw_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/sim/led_sw.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] led_sw_rtc_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'led_sw' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnexys_led_sw/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/sim/led_sw_rtc_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/sim/led_sw_led_sw_controller_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/sim/led_sw.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_led_sw/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxnexys_ledsegment/zxnexys_ledsegment.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys_ledsegment/zxnexys_ledsegment.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxnexys_ledsegment/zxnexys_ledsegment.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 08:28:33 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxnexys_ledsegment/zxnexys_ledsegment.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxnexys_ledsegment/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnexys_ledsegment/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_ledsegment/src/ledsegment.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/nexys/ledsegment.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_ledsegment/src/ledsegment.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/nexys/ledsegment.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnexys_ledsegment/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-1976] HDL Parser: Replacing 'DIV' by 12 for port or parameter 'div'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxnexys_mic/zxnexys_mic.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxnexys_mic/zxnexys_mic.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxnexys_mic/zxnexys_mic.srcs/sources_1/bd/mic_i2s/mic_i2s.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files V:/synth/zxnexys_mic/zxnexys_mic.srcs/sources_1/bd/mic_i2s/mic_i2s.bd] -no_script -reset -force -quiet
remove_files  {V:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v V:/synth/zxnexys_mic/zxnexys_mic.srcs/sources_1/bd/mic_i2s/mic_i2s.bd}
update_compile_order -fileset sources_1
add_files -norecurse V:/srcs/sources/bd/mic_i2s/mic_i2s.bd
INFO: [BD 41-2613] The output directory v:/zxnexys_mic.gen/sources_1/bd/mic_i2s for mic_i2s cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/mic_i2s_i2s_transceiver_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/mic_i2s_pwm_decode_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/mic_i2s_mic_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_audio' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_audio' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_audio': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/mic_i2s/mic_i2s.bd] -lib_map_path [list {modelsim=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/mic_i2s/mic_i2s.bd] -top
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated mic_i2s_i2s_transceiver_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mic_i2s_i2s_transceiver_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated mic_i2s_pwm_decode_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'l'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mic_i2s_pwm_decode_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'resetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_audio' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_audio' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_audio': Added interface parameter 'ASSOCIATED_RESET' with value 'resetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated mic_i2s_mic_reset_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'resetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'mic_i2s_mic_reset_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\mic_i2s\mic_i2s.bd> 
VHDL Output written to : v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v
VHDL Output written to : v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/sim/mic_i2s.v
VHDL Output written to : v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v
add_files -norecurse v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v
update_compile_order -fileset sources_1
set_property top mic_i2s_wrapper [current_fileset]
generate_target all [get_files  V:/srcs/sources/bd/mic_i2s/mic_i2s.bd]
INFO: [BD 41-1662] The design 'mic_i2s.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v
VHDL Output written to : v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/sim/mic_i2s.v
VHDL Output written to : v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_transceiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_decode_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mic_reset_0 .
Exporting to file v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hw_handoff/mic_i2s.hwh
Generated Hardware Definition File v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.hwdef
catch { config_ip_cache -export [get_ips -all mic_i2s_i2s_transceiver_0_0] }
catch { config_ip_cache -export [get_ips -all mic_i2s_pwm_decode_0_0] }
catch { config_ip_cache -export [get_ips -all mic_i2s_mic_reset_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/mic_i2s/mic_i2s.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/mic_i2s/mic_i2s.bd]
launch_runs mic_i2s_i2s_transceiver_0_0_synth_1 mic_i2s_pwm_decode_0_0_synth_1 mic_i2s_mic_reset_0_0_synth_1 -jobs 8
[Sun Dec 19 08:33:32 2021] Launched mic_i2s_i2s_transceiver_0_0_synth_1, mic_i2s_pwm_decode_0_0_synth_1, mic_i2s_mic_reset_0_0_synth_1...
Run output will be captured here:
mic_i2s_i2s_transceiver_0_0_synth_1: V:/synth/zxnexys_mic/zxnexys_mic.runs/mic_i2s_i2s_transceiver_0_0_synth_1/runme.log
mic_i2s_pwm_decode_0_0_synth_1: V:/synth/zxnexys_mic/zxnexys_mic.runs/mic_i2s_pwm_decode_0_0_synth_1/runme.log
mic_i2s_mic_reset_0_0_synth_1: V:/synth/zxnexys_mic/zxnexys_mic.runs/mic_i2s_mic_reset_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1909.863 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/mic_i2s/mic_i2s.bd] -directory V:/synth/zxnexys_mic/zxnexys_mic.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys_mic/zxnexys_mic.ip_user_files -ipstatic_source_dir V:/synth/zxnexys_mic/zxnexys_mic.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys_mic/zxnexys_mic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
ipx::open_ipxact_file V:/ip/zxnexys_mic/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'mic_i2s' - hence not re-generating.
WARNING: [IP_Flow 19-4963] mic_i2s_i2s_transceiver_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnexys_mic/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/mic_i2s_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/mic_i2s_util_vector_logic_0_0/mic_i2s_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/mic_i2s.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/mic_i2s_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/mic_i2s_pwm_decode_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/pwm_decode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxnexys_mic/src/mic_i2s_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/nexys/pwm_decode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/digikey/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/nexys/mic_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/src/mic_i2s_mic_reset_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/src/mic_reset.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/src/mic_reset.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_mic/src/mic_i2s_util_vector_logic_0_0/mic_i2s_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_mic/src/pwm_decode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_mic/src/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxnexys_mic/src/mic_i2s_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/sim/mic_i2s_pwm_decode_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/sim/mic_i2s_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/sim/mic_i2s_mic_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/nexys/pwm_decode.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/digikey/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/nexys/mic_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/sim/mic_i2s.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/sim/mic_i2s_i2s_transceiver_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/sim/mic_i2s_pwm_decode_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/sim/mic_i2s_mic_reset_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/src/mic_reset.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/sim/mic_i2s.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxnexys_mic/src/mic_reset.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] mic_i2s_i2s_transceiver_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'mic_i2s' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxnexys_mic/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/sim/mic_i2s_pwm_decode_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/sim/mic_i2s_i2s_transceiver_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/sim/mic_i2s_mic_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/sim/mic_i2s.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxnexys_mic/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'm_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'm_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxpi_accel/zxpi_accel.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxpi_accel/zxpi_accel.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxpi_accel/zxpi_accel.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 08:36:20 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxpi_accel/zxpi_accel.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxpi_accel/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxpi_accel/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxpi_accel/src/pi_accel.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pi_accel/pi_accel.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxpi_accel/src/pi_accel.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pi_accel/pi_accel.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxpi_accel/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'spi_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'spi_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxram/zxram.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxram/zxram.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxram/zxram.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_xbar_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_ram_write_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_ram_read_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_ram_b_read_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_blk_mem_gen_0_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_blk_mem_gen_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_ram_a_read_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_bram_read_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_bram_write_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'ram_bram_write_0_1_synth_1' not found
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_xbar_0/ram_xbar_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_xbar_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_ram_read_0_0/ram_ram_read_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_ram_read_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_blk_mem_gen_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_bram_write_0_0/ram_bram_write_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_bram_write_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_bram_write_0_1/ram_bram_write_0_1.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_bram_write_0_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_ram_a_read_0_0/ram_ram_a_read_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_ram_a_read_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_blk_mem_gen_0_1' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_ram_b_read_0_0/ram_ram_b_read_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_ram_b_read_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_ram_write_0_0/ram_ram_write_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_ram_write_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_bram_read_0_0/ram_bram_read_0_0.xci' could not be found in the subdesign 'V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd', but fileset 'ram_bram_read_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files V:/synth/zxram/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v] -no_script -reset -force -quiet
remove_files  {V:/synth/zxram/zxram.srcs/sources_1/bd/ram/ram.bd V:/synth/zxram/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v}
update_compile_order -fileset sources_1
add_files -norecurse V:/srcs/sources/bd/ram/ram.bd
INFO: [BD 41-2613] The output directory v:/zxram.gen/sources_1/bd/ram for ram cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_write_0_0/ram_ram_write_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/tmp_edit_project.gen/sources_1/ip/ram_blk_mem_gen_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/tmp_edit_project.gen/sources_1/ip/ram_blk_mem_gen_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_xbar_0/ram_xbar_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/tmp_edit_project.gen/sources_1/ip/ram_xbar_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_1_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_2_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_3_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_axi_interconnect_0_0/ram_axi_interconnect_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_axi_interconnect_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_a_read_0_0/ram_ram_a_read_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_b_read_0_0/ram_ram_b_read_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_read_0_0/ram_ram_read_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_bram_read_0_0/ram_bram_read_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_bram_write_0_0/ram_bram_write_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_bram_write_0_1/ram_bram_write_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_reset_0_0/ram_ram_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_input_0_0/ram_ram_input_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/ram/ip/ram_ram_output_0_0/ram_ram_output_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram0' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram0' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram1' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram1' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram0'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5151] The Range '20:3' is present in all ports of the interface 'specnext_expansion_bus'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'memory_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'memory_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_ui' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_ui' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_ui' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_ui' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_memory' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_memory' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_ui' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_ui' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn_memory'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_ui': Added interface parameter 'ASSOCIATED_RESET' with value 'reset_ui'.
INFO: [IP_Flow 19-4728] Bus Interface 'memory_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset_ui': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn_ui': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn_memory': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_memory' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_ui' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_di on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wait_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_addr on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_di on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_rd_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_do on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wait_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_a:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_a:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5151] The Range '20:0' is present in all ports of the interface 'ram_a_reg'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '20:0' is present in all ports of the interface 'ram_b'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '20:0' is present in all ports of the interface 'ram_b_reg'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_di" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "wait_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_addr" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_di" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_rd_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_do" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "wait_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_memory' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_addr on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_req on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_rd_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_do on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_addr on bus interface abstraction ram_port_b_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_req on bus interface abstraction ram_port_b_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_b:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_b:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_addr" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_req" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_rd_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_do" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_addr" of the bus abstraction "specnext.com:specnext:ram_port_b_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_req" of the bus abstraction "specnext.com:specnext:ram_port_b_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral_n' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
add_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2008.746 ; gain = 55.727
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/ram/ram.bd] -lib_map_path [list {modelsim=V:/synth/zxram/zxram.cache/compile_simlib/modelsim} {questa=V:/synth/zxram/zxram.cache/compile_simlib/questa} {riviera=V:/synth/zxram/zxram.cache/compile_simlib/riviera} {activehdl=V:/synth/zxram/zxram.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/ram/ram.bd] -top
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_write_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'AWVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_write_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_a_read_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'ARVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_a_read_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_b_read_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'ARVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_b_read_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_read_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'ARVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_read_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram0' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram0' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram1' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram1' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram0'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_bram_read_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'bram0_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_bram_read_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5151] The Range '20:3' is present in all ports of the interface 'specnext_expansion_bus'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_bram_write_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'bram_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_bram_write_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram' of definition 'xilinx.com:interface:bram:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram' of definition 'xilinx.com:interface:bram:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5151] The Range '20:3' is present in all ports of the interface 'specnext_expansion_bus'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_BUSIF' with value 'bram'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_bram_write_0_1 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'bram_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_bram_write_0_1'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'memory_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'memory_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_ui' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_ui' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_ui' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_ui' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_memory' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn_memory' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_ui' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_ui' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_memory': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn_memory'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_ui': Added interface parameter 'ASSOCIATED_RESET' with value 'reset_ui'.
INFO: [IP_Flow 19-4728] Bus Interface 'memory_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset_ui': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn_ui': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn_memory': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_memory' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_ui' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_reset_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'memory_aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_reset_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_di on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wait_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_addr on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_di on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_rd_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_do on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port wait_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_a:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_a:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_memory' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5151] The Range '20:0' is present in all ports of the interface 'ram_a_reg'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '20:0' is present in all ports of the interface 'ram_b'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-5151] The Range '20:0' is present in all ports of the interface 'ram_b_reg'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_di" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "wait_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_addr" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_di" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_rd_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_do" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "wait_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_memory' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_input_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'ram_a_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_input_0_0'. These changes may impact your design.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_addr on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_req on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_rd_n on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_do on bus interface abstraction ram_port_a_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_a' of definition 'specnext.com:specnext:ram_port_a:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_addr on bus interface abstraction ram_port_b_rtl for interface type slave.
WARNING: [IP_Flow 19-5464] No port map found for required logical port ram_req on bus interface abstraction ram_port_b_rtl for interface type slave.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_b:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ram_port_b' of definition 'specnext.com:specnext:ram_port_b:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral_n' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_addr" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_req" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_rd_n" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_a': A port map to the required logical port "ram_do" of the bus abstraction "specnext.com:specnext:ram_port_a_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_addr" of the bus abstraction "specnext.com:specnext:ram_port_b_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'ram_port_b': A port map to the required logical port "ram_req" of the bus abstraction "specnext.com:specnext:ram_port_b_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral_n' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated ram_ram_output_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'data_a_i'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'ram_ram_output_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\ram\ram.bd> 
VHDL Output written to : v:/zxram.gen/sources_1/bd/ram/synth/ram.v
VHDL Output written to : v:/zxram.gen/sources_1/bd/ram/sim/ram.v
VHDL Output written to : v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v
make_wrapper: Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2049.301 ; gain = 32.910
add_files -norecurse v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v
update_compile_order -fileset sources_1
set_property top ram_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/ram/ram.bd]
INFO: [BD 41-1662] The design 'ram.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxram.gen/sources_1/bd/ram/synth/ram.v
VHDL Output written to : v:/zxram.gen/sources_1/bd/ram/sim/ram.v
VHDL Output written to : v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_a_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_b_read_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_b_read_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_a_read_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_read_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_write_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_write_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ram_output_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s02_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s03_couplers/auto_cc .
Exporting to file v:/zxram.gen/sources_1/bd/ram/hw_handoff/ram.hwh
Generated Hardware Definition File v:/zxram.gen/sources_1/bd/ram/synth/ram.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2049.953 ; gain = 0.652
catch { config_ip_cache -export [get_ips -all ram_ram_write_0_0] }
catch { config_ip_cache -export [get_ips -all ram_blk_mem_gen_0_0] }
catch { config_ip_cache -export [get_ips -all ram_blk_mem_gen_0_1] }
catch { config_ip_cache -export [get_ips -all ram_xbar_0] }
catch { config_ip_cache -export [get_ips -all ram_ram_a_read_0_0] }
catch { config_ip_cache -export [get_ips -all ram_ram_b_read_0_0] }
catch { config_ip_cache -export [get_ips -all ram_ram_read_0_0] }
catch { config_ip_cache -export [get_ips -all ram_bram_read_0_0] }
catch { config_ip_cache -export [get_ips -all ram_bram_write_0_0] }
catch { config_ip_cache -export [get_ips -all ram_bram_write_0_1] }
catch { config_ip_cache -export [get_ips -all ram_ram_reset_0_0] }
catch { config_ip_cache -export [get_ips -all ram_ram_input_0_0] }
catch { config_ip_cache -export [get_ips -all ram_ram_output_0_0] }
catch { config_ip_cache -export [get_ips -all ram_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all ram_auto_cc_1] }
catch { config_ip_cache -export [get_ips -all ram_auto_cc_2] }
catch { config_ip_cache -export [get_ips -all ram_auto_cc_3] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/ram/ram.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/ram/ram.bd]
create_ip_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2049.953 ; gain = 0.000
launch_runs ram_ram_write_0_0_synth_1 ram_blk_mem_gen_0_0_synth_1 ram_blk_mem_gen_0_1_synth_1 ram_xbar_0_synth_1 ram_ram_a_read_0_0_synth_1 ram_ram_b_read_0_0_synth_1 ram_ram_read_0_0_synth_1 ram_bram_read_0_0_synth_1 ram_bram_write_0_0_synth_1 ram_bram_write_0_1_synth_1 ram_ram_reset_0_0_synth_1 ram_ram_input_0_0_synth_1 ram_ram_output_0_0_synth_1 ram_auto_cc_0_synth_1 ram_auto_cc_1_synth_1 ram_auto_cc_2_synth_1 ram_auto_cc_3_synth_1 -jobs 8
[Sun Dec 19 08:49:04 2021] Launched ram_ram_write_0_0_synth_1, ram_blk_mem_gen_0_0_synth_1, ram_blk_mem_gen_0_1_synth_1, ram_xbar_0_synth_1, ram_ram_a_read_0_0_synth_1, ram_ram_b_read_0_0_synth_1, ram_ram_read_0_0_synth_1, ram_bram_read_0_0_synth_1, ram_bram_write_0_0_synth_1, ram_bram_write_0_1_synth_1, ram_ram_reset_0_0_synth_1, ram_ram_input_0_0_synth_1, ram_ram_output_0_0_synth_1, ram_auto_cc_0_synth_1, ram_auto_cc_1_synth_1, ram_auto_cc_2_synth_1, ram_auto_cc_3_synth_1...
Run output will be captured here:
ram_ram_write_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_write_0_0_synth_1/runme.log
ram_blk_mem_gen_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_blk_mem_gen_0_0_synth_1/runme.log
ram_blk_mem_gen_0_1_synth_1: V:/synth/zxram/zxram.runs/ram_blk_mem_gen_0_1_synth_1/runme.log
ram_xbar_0_synth_1: V:/synth/zxram/zxram.runs/ram_xbar_0_synth_1/runme.log
ram_ram_a_read_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_a_read_0_0_synth_1/runme.log
ram_ram_b_read_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_b_read_0_0_synth_1/runme.log
ram_ram_read_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_read_0_0_synth_1/runme.log
ram_bram_read_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_bram_read_0_0_synth_1/runme.log
ram_bram_write_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_bram_write_0_0_synth_1/runme.log
ram_bram_write_0_1_synth_1: V:/synth/zxram/zxram.runs/ram_bram_write_0_1_synth_1/runme.log
ram_ram_reset_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_reset_0_0_synth_1/runme.log
ram_ram_input_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_input_0_0_synth_1/runme.log
ram_ram_output_0_0_synth_1: V:/synth/zxram/zxram.runs/ram_ram_output_0_0_synth_1/runme.log
ram_auto_cc_0_synth_1: V:/synth/zxram/zxram.runs/ram_auto_cc_0_synth_1/runme.log
ram_auto_cc_1_synth_1: V:/synth/zxram/zxram.runs/ram_auto_cc_1_synth_1/runme.log
ram_auto_cc_2_synth_1: V:/synth/zxram/zxram.runs/ram_auto_cc_2_synth_1/runme.log
ram_auto_cc_3_synth_1: V:/synth/zxram/zxram.runs/ram_auto_cc_3_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 2079.027 ; gain = 29.074
export_simulation -of_objects [get_files V:/srcs/sources/bd/ram/ram.bd] -directory V:/synth/zxram/zxram.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxram/zxram.ip_user_files -ipstatic_source_dir V:/synth/zxram/zxram.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxram/zxram.cache/compile_simlib/modelsim} {questa=V:/synth/zxram/zxram.cache/compile_simlib/questa} {riviera=V:/synth/zxram/zxram.cache/compile_simlib/riviera} {activehdl=V:/synth/zxram/zxram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 09:01:05 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxram/zxram.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxram/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'ram' - hence not re-generating.
WARNING: [IP_Flow 19-4963] ram_ram_write_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [IP_Flow 19-4696] The IP Integrator Application Core IP source files for 'ram_axi_interconnect_0_0' of 'xilinx.com:ip:axi_interconnect:2.1' were included as packaged IP sources.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxram/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_xbar_0/ram_xbar_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_auto_cc_3/ram_auto_cc_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_auto_cc_2/ram_auto_cc_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_auto_cc_1/ram_auto_cc_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_auto_cc_0/ram_auto_cc_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/bram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/bram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_bram_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_bram_write_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_bram_write_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_input.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_output.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_a_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_b_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_input_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_output_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_ram_write_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxram/src/ram_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_xbar_0/ram_xbar_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/ram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/ram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/bram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/bram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/ram_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/ram_input.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/ram/ram_output.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/synth/ram.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ram_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_xbar_0/ram_xbar_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_auto_cc_3/ram_auto_cc_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_auto_cc_2/ram_auto_cc_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_auto_cc_1/ram_auto_cc_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_auto_cc_0/ram_auto_cc_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/bram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/bram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_input.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_output.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxram/src/ram_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/sim/ram_ram_write_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/sim/ram_ram_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/sim/ram_ram_b_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/sim/ram_ram_a_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/sim/ram_bram_read_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/sim/ram_bram_write_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/sim/ram_bram_write_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/sim/ram_ram_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/sim/ram_ram_input_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/sim/ram_ram_output_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_xbar_0/ram_xbar_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/ram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/ram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/bram_read.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/bram_write.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/ram_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/ram_input.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/ram/ram_output.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/sim/ram.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_write_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_a_read_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_b_read_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_read_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_bram_read_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_bram_write_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_bram_write_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_reset_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_input_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram_ram_output_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxram/sim/ram.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/ip/zxram/src/ram_auto_cc_3/ram_auto_cc_3.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/ip/zxram/src/ram_auto_cc_2/ram_auto_cc_2.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/ip/zxram/src/ram_auto_cc_1/ram_auto_cc_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/ip/zxram/src/ram_auto_cc_0/ram_auto_cc_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
INFO: [Common 17-14] Message 'IP_Flow 19-3898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] ram_ram_write_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'ram' - hence not re-generating.
INFO: [IP_Flow 19-4696] The IP Integrator Application Core IP source files for 'ram_axi_interconnect_0_0' of 'xilinx.com:ip:axi_interconnect:2.1' were included as packaged IP sources.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxram/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_xbar_0/ram_xbar_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/synth/ram.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ram_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/sim/ram_ram_write_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/sim/ram_ram_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/sim/ram_ram_b_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/sim/ram_ram_a_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/sim/ram_bram_read_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/sim/ram_bram_write_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/sim/ram_bram_write_0_1.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/sim/ram_ram_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/sim/ram_ram_input_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/sim/ram_ram_output_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_xbar_0/ram_xbar_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_1/ram_blk_mem_gen_0_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_blk_mem_gen_0_0/ram_blk_mem_gen_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/sim/ram.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxram/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_0/ram_auto_cc_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_1/ram_auto_cc_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_2/ram_auto_cc_2.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxram/zxram.srcs/sources_1/bd/ram/ip/ram_auto_cc_3/ram_auto_cc_3.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
INFO: [IP_Flow 19-3164] Bus Interface 'axi_mig': References existing address space 'axi_mig'.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_memory' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxreset/zxreset.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxreset/zxreset.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxreset/zxreset.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 09:05:46 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxreset/zxreset.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxreset/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxreset/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxreset/src/sysreset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/reset/sysreset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxreset/src/sysreset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/reset/sysreset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxreset/component.xml' ignored by IP packager.
set_property core_revision 7 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_ui' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxrtc/zxrtc.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxrtc/zxrtc.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxrtc/zxrtc.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/rtcc.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files V:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/rtcc.bd] -no_script -reset -force -quiet
remove_files  {V:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v V:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/rtcc.bd}
add_files -norecurse V:/srcs/sources/bd/rtcc/rtcc.bd
INFO: [BD 41-2613] The output directory v:/zxrtc.gen/sources_1/bd/rtcc for rtcc cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_rtc_reset_0_0/rtcc_rtc_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_rtc_0_0/rtcc_rtc_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_registers_0_0/rtcc_registers_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_axi_controller_0_0/rtcc_axi_controller_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-3152] Bus Interface 'clk_peripheral': ASSOCIATED_BUSIF bus 'interface_aximm' does not exist.
WARNING: [IP_Flow 19-3157] Bus Interface 'reset_n': Bus parameter POLARITY is ACTIVE_LOW but port 'reset_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EMPTY on bus interface abstraction fifo_read_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port ALMOST_EMPTY on bus interface abstraction fifo_read_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-1965] Bus Interface 'fifo_read': A port map to the required logical port "EMPTY" of the bus abstraction "xilinx.com:interface:fifo_read_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'fifo_read': A port map to the required logical port "ALMOST_EMPTY" of the bus abstraction "xilinx.com:interface:fifo_read_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5463] No port map found for required logical port ALMOST_EMPTY on bus interface abstraction fifo_read_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-1965] Bus Interface 'fifo_read': A port map to the required logical port "ALMOST_EMPTY" of the bus abstraction "xilinx.com:interface:fifo_read_rtl:1.0" is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/rtcc/rtcc.bd] -lib_map_path [list {modelsim=V:/synth/zxrtc/zxrtc.cache/compile_simlib/modelsim} {questa=V:/synth/zxrtc/zxrtc.cache/compile_simlib/questa} {riviera=V:/synth/zxrtc/zxrtc.cache/compile_simlib/riviera} {activehdl=V:/synth/zxrtc/zxrtc.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/rtcc/rtcc.bd] -top
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-3152] Bus Interface 'clk_peripheral': ASSOCIATED_BUSIF bus 'interface_aximm' does not exist.
WARNING: [IP_Flow 19-3157] Bus Interface 'reset_n': Bus parameter POLARITY is ACTIVE_LOW but port 'reset_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated rtcc_rtc_reset_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset_n'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'rtcc_rtc_reset_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated rtcc_rtc_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'rtcc_rtc_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5463] No port map found for required logical port EMPTY on bus interface abstraction fifo_read_rtl for interface type master.
WARNING: [IP_Flow 19-5463] No port map found for required logical port ALMOST_EMPTY on bus interface abstraction fifo_read_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-1965] Bus Interface 'fifo_read': A port map to the required logical port "EMPTY" of the bus abstraction "xilinx.com:interface:fifo_read_rtl:1.0" is missing.
WARNING: [IP_Flow 19-1965] Bus Interface 'fifo_read': A port map to the required logical port "ALMOST_EMPTY" of the bus abstraction "xilinx.com:interface:fifo_read_rtl:1.0" is missing.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated rtcc_registers_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'rd_data_o'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'rtcc_registers_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_write' of definition 'xilinx.com:interface:fifo_write:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5463] No port map found for required logical port ALMOST_EMPTY on bus interface abstraction fifo_read_rtl for interface type master.
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'fifo_read' of definition 'xilinx.com:interface:fifo_read:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-1965] Bus Interface 'fifo_read': A port map to the required logical port "ALMOST_EMPTY" of the bus abstraction "xilinx.com:interface:fifo_read_rtl:1.0" is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated rtcc_axi_controller_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'AWVALID'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'rtcc_axi_controller_0_0'. These changes may impact your design.
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Wrote  : <V:\srcs\sources\bd\rtcc\rtcc.bd> 
VHDL Output written to : v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v
VHDL Output written to : v:/zxrtc.gen/sources_1/bd/rtcc/sim/rtcc.v
VHDL Output written to : v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v
add_files -norecurse v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v
update_compile_order -fileset sources_1
set_property top rtcc_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/rtcc/rtcc.bd]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
INFO: [BD 41-1662] The design 'rtcc.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v
VHDL Output written to : v:/zxrtc.gen/sources_1/bd/rtcc/sim/rtcc.v
VHDL Output written to : v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block rtc_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rtc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block registers_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_1 .
Exporting to file v:/zxrtc.gen/sources_1/bd/rtcc/hw_handoff/rtcc.hwh
Generated Hardware Definition File v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.hwdef
catch { config_ip_cache -export [get_ips -all rtcc_rtc_reset_0_0] }
catch { config_ip_cache -export [get_ips -all rtcc_rtc_0_0] }
catch { config_ip_cache -export [get_ips -all rtcc_registers_0_0] }
catch { config_ip_cache -export [get_ips -all rtcc_axi_controller_0_0] }
catch { config_ip_cache -export [get_ips -all rtcc_axi_iic_0_0] }
catch { config_ip_cache -export [get_ips -all rtcc_fifo_generator_0_0] }
catch { config_ip_cache -export [get_ips -all rtcc_fifo_generator_0_1] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/rtcc/rtcc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/rtcc/rtcc.bd]
launch_runs rtcc_rtc_reset_0_0_synth_1 rtcc_rtc_0_0_synth_1 rtcc_registers_0_0_synth_1 rtcc_axi_controller_0_0_synth_1 rtcc_axi_iic_0_0_synth_1 rtcc_fifo_generator_0_0_synth_1 rtcc_fifo_generator_0_1_synth_1 -jobs 8
[Sun Dec 19 09:12:35 2021] Launched rtcc_rtc_reset_0_0_synth_1, rtcc_rtc_0_0_synth_1, rtcc_registers_0_0_synth_1, rtcc_axi_controller_0_0_synth_1, rtcc_axi_iic_0_0_synth_1, rtcc_fifo_generator_0_0_synth_1, rtcc_fifo_generator_0_1_synth_1...
Run output will be captured here:
rtcc_rtc_reset_0_0_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_rtc_reset_0_0_synth_1/runme.log
rtcc_rtc_0_0_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_rtc_0_0_synth_1/runme.log
rtcc_registers_0_0_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_registers_0_0_synth_1/runme.log
rtcc_axi_controller_0_0_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_axi_controller_0_0_synth_1/runme.log
rtcc_axi_iic_0_0_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_axi_iic_0_0_synth_1/runme.log
rtcc_fifo_generator_0_0_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_fifo_generator_0_0_synth_1/runme.log
rtcc_fifo_generator_0_1_synth_1: V:/synth/zxrtc/zxrtc.runs/rtcc_fifo_generator_0_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2145.676 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/rtcc/rtcc.bd] -directory V:/synth/zxrtc/zxrtc.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxrtc/zxrtc.ip_user_files -ipstatic_source_dir V:/synth/zxrtc/zxrtc.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxrtc/zxrtc.cache/compile_simlib/modelsim} {questa=V:/synth/zxrtc/zxrtc.cache/compile_simlib/questa} {riviera=V:/synth/zxrtc/zxrtc.cache/compile_simlib/riviera} {activehdl=V:/synth/zxrtc/zxrtc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 09:18:06 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxrtc/zxrtc.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxrtc/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'rtcc' - hence not re-generating.
WARNING: [IP_Flow 19-4963] rtcc_rtc_reset_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxrtc/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_rtc_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_registers_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_axi_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtc_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/registers.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/axi_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxrtc/src/rtcc_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/rtc/rtc_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/MISTer/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/rtc/registers.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/rtc/axi_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/sim/rtcc_rtc_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/sim/rtcc_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/sim/rtcc_registers_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/sim/rtcc_axi_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/rtc_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/registers.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/axi_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/sim/rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxrtc/src/rtcc_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/sim/rtcc_rtc_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/sim/rtcc_rtc_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/sim/rtcc_registers_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/sim/rtcc_axi_controller_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/rtc/rtc_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/MISTer/rtc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/rtc/registers.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/rtc/axi_controller.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/sim/rtcc.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/ip/zxrtc/src/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_CDC,XPM_MEMORY' to ''
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] rtcc_rtc_reset_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'rtcc' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxrtc/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/sim/rtcc_rtc_reset_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/sim/rtcc_rtc_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/sim/rtcc_registers_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/sim/rtcc_axi_controller_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_0/rtcc_fifo_generator_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_fifo_generator_0_1/rtcc_fifo_generator_0_1.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/sim/rtcc.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxrtc/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_implementation (Implementation)': File 'v:/synth/zxrtc/zxrtc.srcs/sources_1/bd/rtcc/ip/rtcc_axi_iic_0_0/rtcc_axi_iic_0_0.xci' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxsdcard/zxsdcard.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxsdcard/zxsdcard.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxsdcard/zxsdcard.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 09:20:06 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxsdcard/zxsdcard.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxsdcard/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxsdcard/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxsdcard/src/sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/sdcard/sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxsdcard/src/sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/sdcard/sdcard.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxsdcard/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxvga/zxvga.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxvga/zxvga.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxvga/zxvga.ip_user_files'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/synth/zxvga/zxvga.srcs/sources_1/bd/vga/vga.bd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/synth/zxvga/zxvga.srcs/sources_1/bd/vga/vga.bd] -no_script -reset -force -quiet
remove_files  V:/synth/zxvga/zxvga.srcs/sources_1/bd/vga/vga.bd
export_ip_user_files -of_objects  [get_files V:/synth/zxvga/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/synth/zxvga/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v
update_compile_order -fileset sources_1
add_files -norecurse V:/srcs/sources/bd/vga/vga.bd
INFO: [BD 41-2613] The output directory v:/zxvga.gen/sources_1/bd/vga for vga cannot be found.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/vga/ip/vga_front_porch_0_0/vga_front_porch_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/vga/ip/vga_scan_convert_0_0/vga_scan_convert_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/vga/ip/vga_s_fix_0_0/vga_s_fix_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/vga/ip/vga_s_fix_1_0/vga_s_fix_1_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/vga/ip/vga_scandoubler_0_0/vga_scandoubler_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'specnext_video'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/vga/vga.bd] -lib_map_path [list {modelsim=V:/synth/zxvga/zxvga.cache/compile_simlib/modelsim} {questa=V:/synth/zxvga/zxvga.cache/compile_simlib/questa} {riviera=V:/synth/zxvga/zxvga.cache/compile_simlib/riviera} {activehdl=V:/synth/zxvga/zxvga.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/vga/vga.bd] -top
INFO: [IP_Flow 19-5151] The Range '2:0' is present in all ports of the interface 'specnext_video'. It is assumed that this is meant to declare an array of interface. If this is not the desired behaviour, switch of this feature by disabling the parameter 'ips.enableInterfaceArrayInference'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated vga_front_porch_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'machine_timing'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'vga_front_porch_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated vga_scan_convert_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'hA'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'vga_scan_convert_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated vga_s_fix_0_0 to use current project options
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated vga_s_fix_1_0 to use current project options
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-3420] Updated vga_scandoubler_0_0 to use current project options
WARNING: [IP_Flow 19-4707] Upgraded port order differs after port 'video_15'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'vga_scandoubler_0_0'. These changes may impact your design.
Wrote  : <V:\srcs\sources\bd\vga\vga.bd> 
VHDL Output written to : v:/zxvga.gen/sources_1/bd/vga/synth/vga.v
VHDL Output written to : v:/zxvga.gen/sources_1/bd/vga/sim/vga.v
VHDL Output written to : v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v
add_files -norecurse v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v
update_compile_order -fileset sources_1
set_property top vga_wrapper [current_fileset]
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/vga/vga.bd]
INFO: [BD 41-1662] The design 'vga.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : v:/zxvga.gen/sources_1/bd/vga/synth/vga.v
VHDL Output written to : v:/zxvga.gen/sources_1/bd/vga/sim/vga.v
VHDL Output written to : v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block front_porch_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scan_convert_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s_fix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block s_fix_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scandoubler_0 .
Exporting to file v:/zxvga.gen/sources_1/bd/vga/hw_handoff/vga.hwh
Generated Hardware Definition File v:/zxvga.gen/sources_1/bd/vga/synth/vga.hwdef
catch { config_ip_cache -export [get_ips -all vga_front_porch_0_0] }
catch { config_ip_cache -export [get_ips -all vga_scan_convert_0_0] }
catch { config_ip_cache -export [get_ips -all vga_s_fix_0_0] }
catch { config_ip_cache -export [get_ips -all vga_s_fix_1_0] }
catch { config_ip_cache -export [get_ips -all vga_scandoubler_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/vga/vga.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/vga/vga.bd]
launch_runs vga_front_porch_0_0_synth_1 vga_scan_convert_0_0_synth_1 vga_s_fix_0_0_synth_1 vga_s_fix_1_0_synth_1 vga_scandoubler_0_0_synth_1 -jobs 8
[Sun Dec 19 09:24:52 2021] Launched vga_front_porch_0_0_synth_1, vga_scan_convert_0_0_synth_1, vga_s_fix_0_0_synth_1, vga_s_fix_1_0_synth_1, vga_scandoubler_0_0_synth_1...
Run output will be captured here:
vga_front_porch_0_0_synth_1: V:/synth/zxvga/zxvga.runs/vga_front_porch_0_0_synth_1/runme.log
vga_scan_convert_0_0_synth_1: V:/synth/zxvga/zxvga.runs/vga_scan_convert_0_0_synth_1/runme.log
vga_s_fix_0_0_synth_1: V:/synth/zxvga/zxvga.runs/vga_s_fix_0_0_synth_1/runme.log
vga_s_fix_1_0_synth_1: V:/synth/zxvga/zxvga.runs/vga_s_fix_1_0_synth_1/runme.log
vga_scandoubler_0_0_synth_1: V:/synth/zxvga/zxvga.runs/vga_scandoubler_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2197.008 ; gain = 0.000
export_simulation -of_objects [get_files V:/srcs/sources/bd/vga/vga.bd] -directory V:/synth/zxvga/zxvga.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxvga/zxvga.ip_user_files -ipstatic_source_dir V:/synth/zxvga/zxvga.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxvga/zxvga.cache/compile_simlib/modelsim} {questa=V:/synth/zxvga/zxvga.cache/compile_simlib/questa} {riviera=V:/synth/zxvga/zxvga.cache/compile_simlib/riviera} {activehdl=V:/synth/zxvga/zxvga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 19 09:26:47 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxvga/zxvga.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxvga/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'vga' - hence not re-generating.
WARNING: [IP_Flow 19-4963] vga_front_porch_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxvga/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/front_porch.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/scandoubler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_front_porch_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_s_fix_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_s_fix_1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_scan_convert_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_scandoubler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/video_cleaner.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/scan_convert.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxvga/src/vga_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/video/scandoubler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/video/front_porch.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/ram/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/ZXNext/vga/scan_convert.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/MISTer/video_cleaner.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/synth/vga.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxvga/src/front_porch.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxvga/src/scandoubler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxvga/src/video_cleaner.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxvga/src/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxvga/src/scan_convert.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxvga/src/vga_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/sim/vga_scandoubler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/sim/vga_front_porch_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/sim/vga_scan_convert_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/sim/vga_s_fix_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/sim/vga_s_fix_1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/video/scandoubler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/video/front_porch.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/ram/dpram2.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/ZXNext/vga/scan_convert.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/MISTer/video_cleaner.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/sim/vga.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxvga/sim/vga_front_porch_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxvga/sim/vga_scan_convert_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxvga/sim/vga_s_fix_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxvga/sim/vga_s_fix_1_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxvga/sim/vga_scandoubler_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxvga/sim/vga.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] vga_front_porch_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'vga' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/ZXNext/ZXNext.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxvga/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/synth/vga.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/sim/vga_scandoubler_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/sim/vga_front_porch_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/sim/vga_scan_convert_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/sim/vga_s_fix_0_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/sim/vga_s_fix_1_0.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/sim/vga.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/synth/zxvga/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_video' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project zxnexys V:/synth/zxnexys -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.0 [current_project]
set_property  ip_repo_paths  V:/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
create_bd_design -dir {V:/srcs/sources/bd/zxnexys} "zxnexys"
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
create_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2300.309 ; gain = 28.004
update_compile_order -fileset sources_1
make_wrapper -files [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -top
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
Wrote  : <V:/srcs/sources/bd/zxnexys/zxnexys/ui/bd_ddd9ecbd.ui> 
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/hdl/zxnexys_wrapper.v
add_files -norecurse V:/srcs/sources/bd/zxnexys/zxnexys/hdl/zxnexys_wrapper.v
set_property top zxnexys_wrapper [current_fileset]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "zxnexys" 
INFO: [BoardInterface 100-3] current_bd_design zxnexys
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /clk_wiz_0]
INFO: [BoardInterface 100-12] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-110] create_bd_port -dir I sys_clock -type clk
INFO: [BoardInterface 100-105] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardInterface 100-106] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardInterface 100-111] connect_bd_net /sys_clock /clk_wiz_0/clk_in1
INFO: [BoardInterface 100-114] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
endgroup
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT4_USED {true} CONFIG.CLKOUT5_USED {true} CONFIG.CLKOUT6_USED {true} CONFIG.CLKOUT7_USED {true} CONFIG.CLK_OUT1_PORT {clk_200} CONFIG.CLK_OUT2_PORT {clk_140} CONFIG.CLK_OUT3_PORT {clk_28_n} CONFIG.CLK_OUT4_PORT {clk_28} CONFIG.CLK_OUT5_PORT {clk_22m58} CONFIG.CLK_OUT6_PORT {clk_14} CONFIG.CLK_OUT7_PORT {clk_7} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {140.000} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {28.000} CONFIG.CLKOUT3_REQUESTED_PHASE {180.000} CONFIG.CLKOUT3_REQUESTED_DUTY_CYCLE {50.000} CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {28.000} CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {22.58065} CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {14.000} CONFIG.CLKOUT7_REQUESTED_OUT_FREQ {7.000} CONFIG.CLKOUT2_DRIVES {No_buffer} CONFIG.CLKOUT3_DRIVES {No_buffer} CONFIG.CLKOUT4_DRIVES {No_buffer} CONFIG.CLKOUT5_DRIVES {No_buffer} CONFIG.CLKOUT6_DRIVES {No_buffer} CONFIG.CLKOUT7_DRIVES {No_buffer} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKFBOUT_MULT_F {7.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.500} CONFIG.MMCM_CLKOUT1_DIVIDE {5} CONFIG.MMCM_CLKOUT2_DIVIDE {25} CONFIG.MMCM_CLKOUT2_PHASE {180.000} CONFIG.MMCM_CLKOUT3_DIVIDE {25} CONFIG.MMCM_CLKOUT4_DIVIDE {31} CONFIG.MMCM_CLKOUT5_DIVIDE {50} CONFIG.MMCM_CLKOUT6_DIVIDE {100} CONFIG.NUM_OUT_CLKS {7} CONFIG.CLKOUT1_JITTER {130.488} CONFIG.CLKOUT1_PHASE_ERROR {122.577} CONFIG.CLKOUT2_JITTER {139.537} CONFIG.CLKOUT2_PHASE_ERROR {122.577} CONFIG.CLKOUT3_JITTER {193.383} CONFIG.CLKOUT3_PHASE_ERROR {122.577} CONFIG.CLKOUT4_JITTER {193.383} CONFIG.CLKOUT4_PHASE_ERROR {122.577} CONFIG.CLKOUT5_JITTER {201.826} CONFIG.CLKOUT5_PHASE_ERROR {122.577} CONFIG.CLKOUT6_JITTER {221.798} CONFIG.CLKOUT6_PHASE_ERROR {122.577} CONFIG.CLKOUT7_JITTER {253.969} CONFIG.CLKOUT7_PHASE_ERROR {122.577}] [get_bd_cells clk_wiz_0]
endgroup
set_property location {0.5 -199 97} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxclock:1.3 zxclock_0
endgroup
set_property location {2.5 259 79} [get_bd_cells zxclock_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_200] [get_bd_pins zxclock_0/clk_200]
connect_bd_net [get_bd_pins clk_wiz_0/clk_140] [get_bd_pins zxclock_0/clk_140]
connect_bd_net [get_bd_pins clk_wiz_0/clk_28_n] [get_bd_pins zxclock_0/clk_28_n]
connect_bd_net [get_bd_pins clk_wiz_0/clk_28] [get_bd_pins zxclock_0/clk_28]
connect_bd_net [get_bd_pins clk_wiz_0/clk_22m58] [get_bd_pins zxclock_0/clk_22m58]
connect_bd_net [get_bd_pins clk_wiz_0/clk_14] [get_bd_pins zxclock_0/clk_14]
connect_bd_net [get_bd_pins clk_wiz_0/clk_7] [get_bd_pins zxclock_0/clk_7]
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxreset:1.3 zxreset_0
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins zxreset_0/clk_locked]
startgroup
create_bd_port -dir I -type rst CPU_RESETN
connect_bd_net [get_bd_pins /zxreset_0/cpu_resetn] [get_bd_ports CPU_RESETN]
endgroup
connect_bd_net [get_bd_pins zxclock_0/clk_peripheral] [get_bd_pins zxreset_0/clk_peripheral]
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/zxreset_0/clk_ui

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxnext:3.01.11 zxnext_0
endgroup
connect_bd_intf_net [get_bd_intf_pins zxclock_0/mb_clock] [get_bd_intf_pins zxnext_0/mb_clock]
connect_bd_intf_net [get_bd_intf_pins zxreset_0/mb_reset] [get_bd_intf_pins zxnext_0/mb_reset]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxaudio:1.3 zxaudio_0
endgroup
set_property location {4.5 1149 209} [get_bd_cells zxaudio_0]
connect_bd_intf_net [get_bd_intf_pins zxnext_0/audio] [get_bd_intf_pins zxaudio_0/audio]
connect_bd_intf_net [get_bd_intf_pins zxnext_0/tape] [get_bd_intf_pins zxaudio_0/tape]
connect_bd_net [get_bd_pins zxaudio_0/clk_audio] [get_bd_pins zxclock_0/clk_audio]
connect_bd_net [get_bd_pins zxaudio_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_net [get_bd_pins zxaudio_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
startgroup
create_bd_port -dir O AUD_PWM
connect_bd_net [get_bd_pins /zxaudio_0/tape_pwm] [get_bd_ports AUD_PWM]
endgroup
startgroup
create_bd_port -dir O AUD_SD
connect_bd_net [get_bd_pins /zxaudio_0/tape_sd] [get_bd_ports AUD_SD]
endgroup
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:pmod_i2s2:1.1 pmod_i2s2_0
endgroup
connect_bd_net [get_bd_pins pmod_i2s2_0/linein_sdin] [get_bd_pins zxaudio_0/linein_sdin]
set_property location {5.5 1426 140} [get_bd_cells pmod_i2s2_0]
connect_bd_net [get_bd_pins zxaudio_0/linein_lrck] [get_bd_pins pmod_i2s2_0/linein_lrck]
connect_bd_net [get_bd_pins zxaudio_0/linein_mclk] [get_bd_pins pmod_i2s2_0/linein_mclk]
connect_bd_net [get_bd_pins zxaudio_0/linein_mclk] [get_bd_pins pmod_i2s2_0/linein_sclk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins zxaudio_0/linein_mclk] [get_bd_pins pmod_i2s2_0/linein_sclk]'
connect_bd_net [get_bd_pins zxaudio_0/linein_sclk] [get_bd_pins pmod_i2s2_0/linein_sclk]
connect_bd_net [get_bd_pins zxaudio_0/lineout_lrck] [get_bd_pins pmod_i2s2_0/lineout_lrck]
connect_bd_net [get_bd_pins zxaudio_0/lineout_mclk] [get_bd_pins pmod_i2s2_0/lineout_mclk]
connect_bd_net [get_bd_pins zxaudio_0/lineout_sclk] [get_bd_pins pmod_i2s2_0/lineout_sclk]
connect_bd_net [get_bd_pins zxaudio_0/lineout_sdout] [get_bd_pins pmod_i2s2_0/lineout_sdout]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 JB
connect_bd_intf_net [get_bd_intf_pins pmod_i2s2_0/pmod_i2s2] [get_bd_intf_ports JB]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxesp32:1.3 zxesp32_0
create_bd_cell -type ip -vlnv specnext.com:specnext:pmod_esp32:1.1 pmod_esp32_0
endgroup
connect_bd_net [get_bd_pins pmod_esp32_0/uart_rx] [get_bd_pins zxesp32_0/uart_rx_o]
connect_bd_net [get_bd_pins zxesp32_0/uart_tx_o] [get_bd_pins pmod_esp32_0/uart_tx]
connect_bd_intf_net [get_bd_intf_pins zxesp32_0/gpio0] [get_bd_intf_pins pmod_esp32_0/gpio0]
connect_bd_intf_net [get_bd_intf_pins zxesp32_0/gpio1] [get_bd_intf_pins pmod_esp32_0/gpio1]
connect_bd_intf_net [get_bd_intf_pins zxesp32_0/gpio2] [get_bd_intf_pins pmod_esp32_0/gpio2]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 JA
connect_bd_intf_net [get_bd_intf_pins pmod_esp32_0/pmod_esp32] [get_bd_intf_ports JA]
endgroup
connect_bd_net [get_bd_pins zxesp32_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
connect_bd_net [get_bd_pins zxesp32_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_intf_net [get_bd_intf_pins zxesp32_0/esp32] [get_bd_intf_pins zxnext_0/esp32]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxjoystick:2.3 zxjoystick_0
endgroup
connect_bd_net [get_bd_pins zxjoystick_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
connect_bd_intf_net [get_bd_intf_pins zxjoystick_0/joystick] [get_bd_intf_pins zxnext_0/joystick]
startgroup
create_bd_port -dir I BTNC
connect_bd_net [get_bd_pins /zxjoystick_0/btnc] [get_bd_ports BTNC]
endgroup
startgroup
create_bd_port -dir I BTND
connect_bd_net [get_bd_pins /zxjoystick_0/btnd] [get_bd_ports BTND]
endgroup
startgroup
create_bd_port -dir I BTNL
connect_bd_net [get_bd_pins /zxjoystick_0/btnl] [get_bd_ports BTNL]
endgroup
startgroup
create_bd_port -dir I BTNR
connect_bd_net [get_bd_pins /zxjoystick_0/btnr] [get_bd_ports BTNR]
endgroup
startgroup
create_bd_port -dir I BTNU
connect_bd_net [get_bd_pins /zxjoystick_0/btnu] [get_bd_ports BTNU]
endgroup
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:pmod_ps2_jstk2:1.3 pmod_ps2_jstk2_0
endgroup
connect_bd_net [get_bd_pins zxjoystick_0/jstk_clk] [get_bd_pins pmod_ps2_jstk2_0/jstk_clk]
connect_bd_net [get_bd_pins zxjoystick_0/jstk_mosi] [get_bd_pins pmod_ps2_jstk2_0/jstk_mosi]
connect_bd_net [get_bd_pins zxjoystick_0/jstk_sel] [get_bd_pins pmod_ps2_jstk2_0/jstk_sel]
connect_bd_net [get_bd_pins zxjoystick_0/jstk_miso] [get_bd_pins pmod_ps2_jstk2_0/jstk_miso]
connect_bd_net [get_bd_pins zxjoystick_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 JXADC
connect_bd_intf_net [get_bd_intf_pins pmod_ps2_jstk2_0/pmod_ps2_jstk2] [get_bd_intf_ports JXADC]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxkeyboard:2.3 zxkeyboard_0
endgroup
connect_bd_net [get_bd_pins zxkeyboard_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_net [get_bd_pins zxkeyboard_0/clk_peripheral_n] [get_bd_pins zxclock_0/clk_peripheral_n]
connect_bd_net [get_bd_pins zxkeyboard_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
connect_bd_intf_net [get_bd_intf_pins zxkeyboard_0/keyboard] [get_bd_intf_pins zxnext_0/keyboard]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 PS2_CLK
connect_bd_intf_net [get_bd_intf_pins zxkeyboard_0/ps2_clk] [get_bd_intf_ports PS2_CLK]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 PS2_DATA
connect_bd_intf_net [get_bd_intf_pins zxkeyboard_0/ps2_data] [get_bd_intf_ports PS2_DATA]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxnexys_ledsegment:1.3 zxnexys_ledsegment_0
endgroup
connect_bd_net [get_bd_pins zxnexys_ledsegment_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
connect_bd_net [get_bd_pins zxnexys_ledsegment_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_intf_net [get_bd_intf_pins zxnexys_ledsegment_0/mb_monitor] [get_bd_intf_pins zxnext_0/mb_monitor]
startgroup
create_bd_port -dir O -from 7 -to 0 AN
connect_bd_net [get_bd_pins /zxnexys_ledsegment_0/an] [get_bd_ports AN]
endgroup
startgroup
create_bd_port -dir O -from 7 -to 0 CA
connect_bd_net [get_bd_pins /zxnexys_ledsegment_0/ca] [get_bd_ports CA]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxmouse:1.3 zxmouse_0
endgroup
connect_bd_net [get_bd_pins zxmouse_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
connect_bd_net [get_bd_pins zxmouse_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_intf_net [get_bd_intf_pins zxmouse_0/mouse] [get_bd_intf_pins zxnext_0/mouse]
connect_bd_intf_net [get_bd_intf_pins zxmouse_0/ps2_clk] [get_bd_intf_pins pmod_ps2_jstk2_0/ps2_clk]
connect_bd_intf_net [get_bd_intf_pins zxmouse_0/ps2_data] [get_bd_intf_pins pmod_ps2_jstk2_0/ps2_data]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxpi_accel:1.0 zxpi_accel_0
endgroup
set_property location {2 311 334} [get_bd_cells zxpi_accel_0]
connect_bd_intf_net [get_bd_intf_pins zxpi_accel_0/pi_accel] [get_bd_intf_pins zxnext_0/pi_accel]
startgroup
create_bd_port -dir I UART_TXD_IN
connect_bd_net [get_bd_pins /zxpi_accel_0/uart_tx] [get_bd_ports UART_TXD_IN]
endgroup
startgroup
create_bd_port -dir O UART_RXD_OUT
connect_bd_net [get_bd_pins /zxpi_accel_0/uart_rx] [get_bd_ports UART_RXD_OUT]
endgroup
startgroup
create_bd_port -dir O UART_CTS
connect_bd_net [get_bd_pins /zxpi_accel_0/uart_cts] [get_bd_ports UART_CTS]
endgroup
startgroup
create_bd_port -dir I UART_RTS
connect_bd_net [get_bd_pins /zxpi_accel_0/uart_rts] [get_bd_ports UART_RTS]
endgroup
add_files -fileset constrs_1 -norecurse {V:/srcs/constraints/imports/digilent-xdc/Nexys-A7-100T-Custom.xdc V:/srcs/constraints/new/clock_domains.xdc V:/srcs/constraints/new/timings.xdc}
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxnexys_led_sw:1.0 zxnexys_led_sw_0
endgroup
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxnexys_mic:1.0 zxnexys_mic_0
endgroup
connect_bd_net [get_bd_pins zxnexys_mic_0/reset] [get_bd_pins zxnexys_led_sw_0/reset]
startgroup
create_bd_port -dir I M_DATA
connect_bd_net [get_bd_pins /zxnexys_mic_0/m_data] [get_bd_ports M_DATA]
endgroup
startgroup
create_bd_port -dir O -type clk M_CLK
connect_bd_net [get_bd_pins /zxnexys_mic_0/m_clk] [get_bd_ports M_CLK]
endgroup
startgroup
create_bd_port -dir O M_LRSEL
connect_bd_net [get_bd_pins /zxnexys_mic_0/m_lrsel] [get_bd_ports M_LRSEL]
endgroup
startgroup
create_bd_port -dir I -from 15 -to 0 SW
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/sw] [get_bd_ports SW]
endgroup
startgroup
create_bd_port -dir O -from 15 -to 0 LED
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led] [get_bd_ports LED]
endgroup
startgroup
connect_bd_net [get_bd_pins zxnexys_led_sw_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins zxnexys_led_sw_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_net [get_bd_pins zxnexys_led_sw_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_net [get_bd_pins zxnexys_mic_0/clk_audio] [get_bd_pins zxclock_0/clk_audio]
connect_bd_net [get_bd_pins zxnexys_led_sw_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
set_property location {1.5 251 56} [get_bd_cells zxpi_accel_0]
connect_bd_intf_net [get_bd_intf_pins zxpi_accel_0/i2c] [get_bd_intf_pins zxnexys_led_sw_0/i2c]
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_dout] [get_bd_pins zxpi_accel_0/i2s_sclk]
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_sclk] [get_bd_pins zxpi_accel_0/i2s_wclk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_sclk] [get_bd_pins zxpi_accel_0/i2s_wclk]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_dout] [get_bd_pins zxpi_accel_0/i2s_sclk]'
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_dout] [get_bd_pins zxpi_accel_0/i2s_dout]
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_sclk] [get_bd_pins zxpi_accel_0/i2s_sclk]
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_sclk] [get_bd_pins zxpi_accel_0/i2s_wclk]
connect_bd_net [get_bd_pins zxpi_accel_0/i2s_din] [get_bd_pins zxnexys_mic_0/i2s_din]
regenerate_bd_layout
startgroup
create_bd_port -dir O LED16_R
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led16_b] [get_bd_ports LED16_R]
endgroup
startgroup
create_bd_port -dir O LED16_G
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led16_g] [get_bd_ports LED16_G]
endgroup
delete_bd_objs [get_bd_nets zxnexys_led_sw_0_led16_b] [get_bd_ports LED16_R]
startgroup
create_bd_port -dir O LED16_B
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led16_b] [get_bd_ports LED16_B]
endgroup
startgroup
create_bd_port -dir O LED16_R
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led16_r] [get_bd_ports LED16_R]
endgroup
startgroup
create_bd_port -dir O LED17_B
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led17_b] [get_bd_ports LED17_B]
endgroup
startgroup
create_bd_port -dir O LED17_G
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led17_g] [get_bd_ports LED17_G]
endgroup
startgroup
create_bd_port -dir O LED17_R
connect_bd_net [get_bd_pins /zxnexys_led_sw_0/led17_r] [get_bd_ports LED17_R]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxram:2.3 zxram_0
endgroup
set_property location {3 718 203} [get_bd_cells zxram_0]
connect_bd_net [get_bd_pins zxram_0/clk_memory] [get_bd_pins zxclock_0/clk_memory]
connect_bd_net [get_bd_pins zxram_0/clk_peripheral_n] [get_bd_pins zxclock_0/clk_peripheral_n]
connect_bd_net [get_bd_pins zxram_0/memory_aresetn] [get_bd_pins zxreset_0/memory_aresetn]
connect_bd_intf_net [get_bd_intf_pins zxram_0/ram_port_a] [get_bd_intf_pins zxnext_0/ram_port_a]
connect_bd_intf_net [get_bd_intf_pins zxram_0/ram_port_n] [get_bd_intf_pins zxnext_0/ram_port_b]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "zxnexys" 
INFO: [BoardInterface 100-3] current_bd_design zxnexys
INFO: [BoardInterface 100-119] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [BoardInterface 100-121] create_bd_port -dir I sys_clk_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /sys_clk_i /mig_7series_0/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2851.918 ; gain = 55.148
endgroup
set_property location {3 1031 206} [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_nets sys_clk_i_1] [get_bd_ports sys_clk_i]
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
mig_a.prj
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr2_sdram} -objects [get_bd_cells mig_7series_0]
ddr2_sdram
connect_bd_intf_net [get_bd_intf_pins mig_7series_0/S_AXI] [get_bd_intf_pins zxram_0/axi_mig]
connect_bd_net [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins zxreset_0/memory_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/aresetn] [get_bd_pins zxreset_0/memory_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins zxram_0/clk_ui]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins zxram_0/reset_ui]
set_property location {1.5 408 627} [get_bd_cells mig_7series_0]
connect_bd_net [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins zxreset_0/ui_clk_locked]
connect_bd_net [get_bd_pins mig_7series_0/init_calib_complete] [get_bd_pins zxreset_0/memory_calibrated]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins zxreset_0/clk_ui]
connect_bd_net [get_bd_pins zxclock_0/clk_system] [get_bd_pins mig_7series_0/sys_clk_i]
regenerate_bd_layout
assign_bd_address
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/zxram_0/axi_mig' at <0x0000_0000 [ 128M ]>.
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /zxreset_0/clk_ui have been updated from connected ip, but BD cell '/zxreset_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </zxreset_0> to completely resolve these warnings.
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:pmod_rtcc:1.1 pmod_rtcc_0
create_bd_cell -type ip -vlnv specnext.com:specnext:zxrtc:1.3 zxrtc_0
endgroup
connect_bd_net [get_bd_pins zxrtc_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_net [get_bd_pins zxrtc_0/reset] [get_bd_pins zxreset_0/peripheral_reset]
connect_bd_intf_net [get_bd_intf_pins zxrtc_0/iic_rtcc] [get_bd_intf_pins pmod_rtcc_0/iic_rtcc]
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 JC
connect_bd_intf_net [get_bd_intf_pins pmod_rtcc_0/pmod_rtcc] [get_bd_intf_ports JC]
endgroup
connect_bd_intf_net [get_bd_intf_pins zxrtc_0/rtc] [get_bd_intf_pins zxnext_0/rtc]
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxsdcard:1.3 zxsdcard_0
endgroup
set_property location {1 136 205} [get_bd_cells zxsdcard_0]
copy_bd_objs /  [get_bd_cells {zxsdcard_0}]
set_property location {1.5 424 232} [get_bd_cells zxsdcard_1]
set_property -dict [list CONFIG.Terminated {false}] [get_bd_cells zxsdcard_0]
set_property -dict [list CONFIG.MicroSD {false}] [get_bd_cells zxsdcard_1]
connect_bd_intf_net [get_bd_intf_pins zxsdcard_0/sdcard_out] [get_bd_intf_pins zxsdcard_1/sdcard_in]
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:pmod_xsd:1.1 pmod_xsd_0
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 JD
connect_bd_intf_net [get_bd_intf_pins pmod_xsd_0/pmod_xsd] [get_bd_intf_ports JD]
endgroup
set_property location {4 822 247} [get_bd_cells pmod_xsd_0]
connect_bd_net [get_bd_pins zxsdcard_1/sd_sck] [get_bd_pins pmod_xsd_0/sd_sck]
connect_bd_net [get_bd_pins zxsdcard_1/sd_cmd] [get_bd_pins pmod_xsd_0/sd_cmd]
connect_bd_net [get_bd_pins zxsdcard_1/sd_dat1] [get_bd_pins pmod_xsd_0/sd_dat1]
connect_bd_net [get_bd_pins zxsdcard_1/sd_dat2] [get_bd_pins pmod_xsd_0/sd_dat2]
connect_bd_net [get_bd_pins zxsdcard_1/sd_dat3] [get_bd_pins pmod_xsd_0/sd_dat3]
connect_bd_net [get_bd_pins pmod_xsd_0/sd_cd] [get_bd_pins zxsdcard_1/sd_cd]
connect_bd_net [get_bd_pins pmod_xsd_0/sd_dat0] [get_bd_pins zxsdcard_1/sd_dat0]
startgroup
set_property -dict [list CONFIG.MicroSD {false}] [get_bd_cells pmod_xsd_0]
endgroup
connect_bd_net [get_bd_pins pmod_xsd_0/sd_wp] [get_bd_pins zxsdcard_1/sd_wp]
connect_bd_net [get_bd_pins zxsdcard_1/clk_peripheral] [get_bd_pins zxsdcard_0/clk_peripheral]
connect_bd_net [get_bd_pins zxsdcard_1/reset] [get_bd_pins zxsdcard_0/reset]
connect_bd_net [get_bd_pins zxclock_0/clk_peripheral] [get_bd_pins zxsdcard_1/clk_peripheral]
connect_bd_net [get_bd_pins zxreset_0/peripheral_reset] [get_bd_pins zxsdcard_1/reset]
startgroup
create_bd_port -dir I SD_CD
connect_bd_net [get_bd_pins /zxsdcard_0/sd_cd] [get_bd_ports SD_CD]
endgroup
startgroup
create_bd_port -dir I SD_DAT0
connect_bd_net [get_bd_pins /zxsdcard_0/sd_dat0] [get_bd_ports SD_DAT0]
endgroup
startgroup
create_bd_port -dir O SD_RESET
connect_bd_net [get_bd_pins /zxsdcard_0/sd_reset_n] [get_bd_ports SD_RESET]
endgroup
startgroup
create_bd_port -dir O SD_SCK
connect_bd_net [get_bd_pins /zxsdcard_0/sd_sck] [get_bd_ports SD_SCK]
endgroup
startgroup
create_bd_port -dir O SD_CMD
connect_bd_net [get_bd_pins /zxsdcard_0/sd_cmd] [get_bd_ports SD_CMD]
endgroup
startgroup
create_bd_port -dir O SD_DAT1
connect_bd_net [get_bd_pins /zxsdcard_0/sd_dat1] [get_bd_ports SD_DAT1]
endgroup
startgroup
create_bd_port -dir O SD_DAT2
connect_bd_net [get_bd_pins /zxsdcard_0/sd_dat2] [get_bd_ports SD_DAT2]
endgroup
startgroup
create_bd_port -dir O SD_DAT3
connect_bd_net [get_bd_pins /zxsdcard_0/sd_dat3] [get_bd_ports SD_DAT3]
endgroup
regenerate_bd_layout
connect_bd_intf_net [get_bd_intf_pins zxsdcard_0/sdcard_enable] [get_bd_intf_pins zxnext_0/sd0_enable]
connect_bd_intf_net [get_bd_intf_pins zxsdcard_0/sdcard_in] [get_bd_intf_pins zxnext_0/sdcard]
regenerate_bd_layout
set_property location {6 1924 409} [get_bd_cells zxsdcard_1]
connect_bd_intf_net [get_bd_intf_pins zxsdcard_1/sdcard_enable] [get_bd_intf_pins zxnext_0/sd1_enable]
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /zxreset_0/clk_ui have been updated from connected ip, but BD cell '/zxreset_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </zxreset_0> to completely resolve these warnings.
startgroup
create_bd_cell -type ip -vlnv specnext.com:specnext:zxvga:1.3 zxvga_0
endgroup
connect_bd_net [get_bd_pins zxvga_0/clk_video] [get_bd_pins zxclock_0/clk_video]
connect_bd_net [get_bd_pins zxvga_0/clk_peripheral] [get_bd_pins zxclock_0/clk_peripheral]
connect_bd_intf_net [get_bd_intf_pins zxvga_0/video] [get_bd_intf_pins zxnext_0/video]
regenerate_bd_layout
delete_bd_objs [get_bd_nets zxnexys_mic_0_i2s_sclk]
set_property location {6.5 2440 1717} [get_bd_cells zxpi_accel_0]
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_sclk] [get_bd_pins zxpi_accel_0/i2s_sclk]
connect_bd_net [get_bd_pins zxnexys_mic_0/i2s_wclk] [get_bd_pins zxpi_accel_0/i2s_wclk]
regenerate_bd_layout
set_property location {6 1855 1149} [get_bd_cells zxvga_0]
startgroup
create_bd_port -dir O -from 3 -to 0 VGA_B
connect_bd_net [get_bd_pins /zxvga_0/vga_b] [get_bd_ports VGA_B]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 VGA_G
connect_bd_net [get_bd_pins /zxvga_0/vga_g] [get_bd_ports VGA_G]
endgroup
startgroup
create_bd_port -dir O VGA_HS
connect_bd_net [get_bd_pins /zxvga_0/vga_hs] [get_bd_ports VGA_HS]
endgroup
startgroup
create_bd_port -dir O -from 3 -to 0 VGA_R
connect_bd_net [get_bd_pins /zxvga_0/vga_r] [get_bd_ports VGA_R]
endgroup
startgroup
create_bd_port -dir O VGA_VS
connect_bd_net [get_bd_pins /zxvga_0/vga_vs] [get_bd_ports VGA_VS]
endgroup
regenerate_bd_layout
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /zxreset_0/clk_ui have been updated from connected ip, but BD cell '/zxreset_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </zxreset_0> to completely resolve these warnings.
save_bd_design
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
Wrote  : <V:/srcs/sources/bd/zxnexys/zxnexys/ui/bd_ddd9ecbd.ui> 
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [BD 41-1662] The design 'zxnexys.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/hdl/zxnexys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxclock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxreset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnext_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxaudio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxesp32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_esp32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxjoystick_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_ps2_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxkeyboard_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_ledsegment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxmouse_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxpi_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_led_sw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_mic_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_rtcc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxrtc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxsdcard_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxsdcard_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_xsd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxvga_0 .
Exporting to file V:/srcs/sources/bd/zxnexys/zxnexys/hw_handoff/zxnexys.hwh
Generated Hardware Definition File V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.hwdef
generate_target: Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 3596.320 ; gain = 363.547
catch { config_ip_cache -export [get_ips -all zxnexys_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxclock_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxreset_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxnext_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxaudio_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_i2s2_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxesp32_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_esp32_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxjoystick_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_ps2_jstk2_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxkeyboard_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxnexys_ledsegment_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxmouse_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxpi_accel_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxnexys_led_sw_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxnexys_mic_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxram_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_mig_7series_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_rtcc_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxrtc_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxsdcard_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxsdcard_0_1] }
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_xsd_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_zxvga_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
create_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3624.816 ; gain = 28.496
launch_runs zxnexys_clk_wiz_0_0_synth_1 zxnexys_zxclock_0_0_synth_1 zxnexys_zxreset_0_0_synth_1 zxnexys_zxnext_0_0_synth_1 zxnexys_zxaudio_0_0_synth_1 zxnexys_pmod_i2s2_0_0_synth_1 zxnexys_zxesp32_0_0_synth_1 zxnexys_pmod_esp32_0_0_synth_1 zxnexys_zxjoystick_0_0_synth_1 zxnexys_pmod_ps2_jstk2_0_0_synth_1 zxnexys_zxkeyboard_0_0_synth_1 zxnexys_zxnexys_ledsegment_0_0_synth_1 zxnexys_zxmouse_0_0_synth_1 zxnexys_zxpi_accel_0_0_synth_1 zxnexys_zxnexys_led_sw_0_0_synth_1 zxnexys_zxnexys_mic_0_0_synth_1 zxnexys_zxram_0_0_synth_1 zxnexys_mig_7series_0_0_synth_1 zxnexys_pmod_rtcc_0_0_synth_1 zxnexys_zxrtc_0_0_synth_1 zxnexys_zxsdcard_0_0_synth_1 zxnexys_zxsdcard_0_1_synth_1 zxnexys_pmod_xsd_0_0_synth_1 zxnexys_zxvga_0_0_synth_1 -jobs 8
[Sun Dec 19 10:17:15 2021] Launched zxnexys_clk_wiz_0_0_synth_1, zxnexys_zxclock_0_0_synth_1, zxnexys_zxreset_0_0_synth_1, zxnexys_zxnext_0_0_synth_1, zxnexys_zxaudio_0_0_synth_1, zxnexys_pmod_i2s2_0_0_synth_1, zxnexys_zxesp32_0_0_synth_1, zxnexys_pmod_esp32_0_0_synth_1, zxnexys_zxjoystick_0_0_synth_1, zxnexys_pmod_ps2_jstk2_0_0_synth_1, zxnexys_zxkeyboard_0_0_synth_1, zxnexys_zxnexys_ledsegment_0_0_synth_1, zxnexys_zxmouse_0_0_synth_1, zxnexys_zxpi_accel_0_0_synth_1, zxnexys_zxnexys_led_sw_0_0_synth_1, zxnexys_zxnexys_mic_0_0_synth_1, zxnexys_zxram_0_0_synth_1, zxnexys_mig_7series_0_0_synth_1, zxnexys_pmod_rtcc_0_0_synth_1, zxnexys_zxrtc_0_0_synth_1, zxnexys_zxsdcard_0_0_synth_1, zxnexys_zxsdcard_0_1_synth_1, zxnexys_pmod_xsd_0_0_synth_1, zxnexys_zxvga_0_0_synth_1...
Run output will be captured here:
zxnexys_clk_wiz_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_clk_wiz_0_0_synth_1/runme.log
zxnexys_zxclock_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxclock_0_0_synth_1/runme.log
zxnexys_zxreset_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxreset_0_0_synth_1/runme.log
zxnexys_zxnext_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxnext_0_0_synth_1/runme.log
zxnexys_zxaudio_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxaudio_0_0_synth_1/runme.log
zxnexys_pmod_i2s2_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_pmod_i2s2_0_0_synth_1/runme.log
zxnexys_zxesp32_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxesp32_0_0_synth_1/runme.log
zxnexys_pmod_esp32_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_pmod_esp32_0_0_synth_1/runme.log
zxnexys_zxjoystick_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxjoystick_0_0_synth_1/runme.log
zxnexys_pmod_ps2_jstk2_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_pmod_ps2_jstk2_0_0_synth_1/runme.log
zxnexys_zxkeyboard_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxkeyboard_0_0_synth_1/runme.log
zxnexys_zxnexys_ledsegment_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxnexys_ledsegment_0_0_synth_1/runme.log
zxnexys_zxmouse_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxmouse_0_0_synth_1/runme.log
zxnexys_zxpi_accel_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxpi_accel_0_0_synth_1/runme.log
zxnexys_zxnexys_led_sw_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxnexys_led_sw_0_0_synth_1/runme.log
zxnexys_zxnexys_mic_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxnexys_mic_0_0_synth_1/runme.log
zxnexys_zxram_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxram_0_0_synth_1/runme.log
zxnexys_mig_7series_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_mig_7series_0_0_synth_1/runme.log
zxnexys_pmod_rtcc_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_pmod_rtcc_0_0_synth_1/runme.log
zxnexys_zxrtc_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxrtc_0_0_synth_1/runme.log
zxnexys_zxsdcard_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxsdcard_0_0_synth_1/runme.log
zxnexys_zxsdcard_0_1_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxsdcard_0_1_synth_1/runme.log
zxnexys_pmod_xsd_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_pmod_xsd_0_0_synth_1/runme.log
zxnexys_zxvga_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxvga_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 3654.730 ; gain = 29.914
export_simulation -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -directory V:/synth/zxnexys/zxnexys.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys/zxnexys.ip_user_files -ipstatic_source_dir V:/synth/zxnexys/zxnexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys/zxnexys.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys/zxnexys.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys/zxnexys.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys/zxnexys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 19 10:30:49 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/synth_1/runme.log
[Sun Dec 19 10:30:49 2021] Launched impl_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/impl_1/runme.log
close_project
open_project V:/synth/zxjoystick/zxjoystick.xpr
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_SPI_Master_0_0/joystick_SPI_Master_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_btn_jstk_0_0/joystick_btn_jstk_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_pmod_jstk2_0_0/joystick_pmod_jstk2_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
update_compile_order -fileset sources_1
update_module_reference joystick_pmod_jstk2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk_peripheral' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk_peripheral': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Reading block design file <V:/srcs/sources/bd/joystick/joystick.bd>...
Adding component instance block -- xilinx.com:module_ref:SPI_Master:1.0 - SPI_Master_0
Adding component instance block -- xilinx.com:module_ref:btn_jstk:1.0 - btn_jstk_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:pmod_jstk2:1.0 - pmod_jstk2_0
Successfully read diagram <joystick> from block design file <V:/srcs/sources/bd/joystick/joystick.bd>
Upgrading 'V:/srcs/sources/bd/joystick/joystick.bd'
INFO: [IP_Flow 19-3420] Updated joystick_pmod_jstk2_0_0 to use current project options
Wrote  : <V:\srcs\sources\bd\joystick\joystick.bd> 
Wrote  : <V:/srcs/sources/bd/joystick/ui/bd_59cd403c.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3696.828 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 3696.828 ; gain = 0.000
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  V:/srcs/sources/bd/joystick/joystick.bd]
INFO: [BD 41-1662] The design 'joystick.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <V:\srcs\sources\bd\joystick\joystick.bd> 
Wrote  : <V:/srcs/sources/bd/joystick/ui/bd_59cd403c.ui> 
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_jstk2_0 .
Exporting to file v:/zxjoystick.gen/sources_1/bd/joystick/hw_handoff/joystick.hwh
Generated Hardware Definition File v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.hwdef
catch { config_ip_cache -export [get_ips -all joystick_pmod_jstk2_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/joystick/joystick.bd]
launch_runs joystick_pmod_jstk2_0_0_synth_1 -jobs 8
[Sun Dec 19 12:01:26 2021] Launched joystick_pmod_jstk2_0_0_synth_1...
Run output will be captured here: V:/synth/zxjoystick/zxjoystick.runs/joystick_pmod_jstk2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -directory V:/synth/zxjoystick/zxjoystick.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxjoystick/zxjoystick.ip_user_files -ipstatic_source_dir V:/synth/zxjoystick/zxjoystick.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/modelsim} {questa=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/questa} {riviera=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/riviera} {activehdl=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file V:/synth/zxjoystick/zxjoystick.runs/synth_1/joystick_wrapper.dcp to V:/synth/zxjoystick/zxjoystick.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Sun Dec 19 12:18:37 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxjoystick/zxjoystick.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxjoystick/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'joystick' - hence not re-generating.
WARNING: [IP_Flow 19-4963] joystick_SPI_Master_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/nandland/nandland.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxjoystick/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/nandland/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/joystick/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/joystick/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/sim/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/sim/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/sim/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/nandland/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/joystick/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/joystick/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] joystick_SPI_Master_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'joystick' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/nandland/nandland.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxjoystick/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'jstk_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'jstk_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zxnexys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zxnexys_zxjoystick_0_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3696.828 ; gain = 0.000
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv specnext.com:specnext:zxjoystick:2.3 [get_ips  zxnexys_zxjoystick_0_0] -log ip_upgrade.log
Reading block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- specnext.com:specnext:zxclock:1.3 - zxclock_0
Adding component instance block -- specnext.com:specnext:zxreset:1.3 - zxreset_0
Adding component instance block -- specnext.com:specnext:zxnext:3.01.11 - zxnext_0
Adding component instance block -- specnext.com:specnext:zxaudio:1.3 - zxaudio_0
Adding component instance block -- specnext.com:specnext:pmod_i2s2:1.1 - pmod_i2s2_0
Adding component instance block -- specnext.com:specnext:zxesp32:1.3 - zxesp32_0
Adding component instance block -- specnext.com:specnext:pmod_esp32:1.1 - pmod_esp32_0
Adding component instance block -- specnext.com:specnext:zxjoystick:2.3 - zxjoystick_0
Adding component instance block -- specnext.com:specnext:pmod_ps2_jstk2:1.3 - pmod_ps2_jstk2_0
Adding component instance block -- specnext.com:specnext:zxkeyboard:2.3 - zxkeyboard_0
Adding component instance block -- specnext.com:specnext:zxnexys_ledsegment:1.3 - zxnexys_ledsegment_0
Adding component instance block -- specnext.com:specnext:zxmouse:1.3 - zxmouse_0
Adding component instance block -- specnext.com:specnext:zxpi_accel:1.0 - zxpi_accel_0
Adding component instance block -- specnext.com:specnext:zxnexys_led_sw:1.0 - zxnexys_led_sw_0
Adding component instance block -- specnext.com:specnext:zxnexys_mic:1.0 - zxnexys_mic_0
Adding component instance block -- specnext.com:specnext:zxram:2.3 - zxram_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- specnext.com:specnext:pmod_rtcc:1.1 - pmod_rtcc_0
Adding component instance block -- specnext.com:specnext:zxrtc:1.3 - zxrtc_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_1
Adding component instance block -- specnext.com:specnext:pmod_xsd:1.1 - pmod_xsd_0
Adding component instance block -- specnext.com:specnext:zxvga:1.3 - zxvga_0
Successfully read diagram <zxnexys> from block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>
Upgrading 'V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd'
INFO: [IP_Flow 19-3422] Upgraded zxnexys_zxjoystick_0_0 (zxjoystick_v2_3 2.3) from revision 9 to revision 10
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
Wrote  : <V:/srcs/sources/bd/zxnexys/zxnexys/ui/bd_ddd9ecbd.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'V:/synth/zxnexys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3777.152 ; gain = 80.324
export_ip_user_files -of_objects [get_ips zxnexys_zxjoystick_0_0] -no_script -sync -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file V:/synth/zxnexys/zxnexys.runs/synth_1/zxnexys_wrapper.dcp to V:/synth/zxnexys/zxnexys.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /zxreset_0/clk_ui have been updated from connected ip, but BD cell '/zxreset_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </zxreset_0> to completely resolve these warnings.
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/hdl/zxnexys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxjoystick_0 .
Exporting to file V:/srcs/sources/bd/zxnexys/zxnexys/hw_handoff/zxnexys.hwh
Generated Hardware Definition File V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.hwdef
[Sun Dec 19 12:29:07 2021] Launched zxnexys_zxjoystick_0_0_synth_1, synth_1...
Run output will be captured here:
zxnexys_zxjoystick_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxjoystick_0_0_synth_1/runme.log
synth_1: V:/synth/zxnexys/zxnexys.runs/synth_1/runme.log
[Sun Dec 19 12:29:07 2021] Launched impl_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3796.145 ; gain = 13.285
close_project
open_project V:/synth/zxjoystick/zxjoystick.xpr
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_SPI_Master_0_0/joystick_SPI_Master_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_btn_jstk_0_0/joystick_btn_jstk_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_pmod_jstk2_0_0/joystick_pmod_jstk2_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
update_compile_order -fileset sources_1
open_bd_design {V:/srcs/sources/bd/joystick/joystick.bd}
Reading block design file <V:/srcs/sources/bd/joystick/joystick.bd>...
Adding component instance block -- xilinx.com:module_ref:SPI_Master:1.0 - SPI_Master_0
Adding component instance block -- xilinx.com:module_ref:btn_jstk:1.0 - btn_jstk_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:pmod_jstk2:1.0 - pmod_jstk2_0
Successfully read diagram <joystick> from block design file <V:/srcs/sources/bd/joystick/joystick.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3855.977 ; gain = 0.000
ipx::open_ipxact_file V:/ip/zxjoystick/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'joystick' - hence not re-generating.
WARNING: [IP_Flow 19-4963] joystick_SPI_Master_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/nandland/nandland.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxjoystick/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxjoystick/src/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/nandland/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/joystick/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/joystick/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/sim/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxjoystick/src/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/sim/joystick_SPI_Master_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/sim/joystick_btn_jstk_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/sim/joystick_pmod_jstk2_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/nandland/SPI_Master.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/joystick/btn_jstk.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/joystick/pmod_jstk2.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-4963] joystick_SPI_Master_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'joystick' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/nandland/nandland.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxjoystick/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'jstk_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'jstk_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxaudio/zxaudio.xpr
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_i2s_transceiver_0_0/audio_i2s_transceiver_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_reset_0_0/audio_audio_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_0/audio_audio_scaler_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_1/audio_audio_scaler_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_0/audio_audio_mono_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_mic_0_0/audio_tape_mic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_ear_0_0/audio_tape_ear_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_1/audio_audio_mono_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_1/audio_sigma_delta_dac_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_psg_0_0/audio_audio_psg_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_0/audio_sigma_delta_dac_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3855.977 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {V:/srcs/sources/bd/audio/audio.bd}
Reading block design file <V:/srcs/sources/bd/audio/audio.bd>...
Adding component instance block -- xilinx.com:module_ref:i2s_transceiver:1.0 - i2s_transceiver_0
Adding component instance block -- xilinx.com:module_ref:audio_reset:1.0 - audio_reset_0
Adding component instance block -- xilinx.com:module_ref:audio_scaler:1.0 - audio_scaler_0
Adding component instance block -- xilinx.com:module_ref:audio_scaler:1.0 - audio_scaler_1
Adding component instance block -- xilinx.com:module_ref:audio_mono:1.0 - audio_mono_0
Adding component instance block -- xilinx.com:module_ref:tape_mic:1.0 - tape_mic_0
Adding component instance block -- xilinx.com:module_ref:tape_ear:1.0 - tape_ear_0
Adding component instance block -- xilinx.com:module_ref:audio_mono:1.0 - audio_mono_1
Adding component instance block -- xilinx.com:module_ref:sigma_delta_dac:1.0 - sigma_delta_dac_1
Adding component instance block -- xilinx.com:module_ref:audio_psg:1.0 - audio_psg_0
Adding component instance block -- xilinx.com:module_ref:sigma_delta_dac:1.0 - sigma_delta_dac_0
Successfully read diagram <audio> from block design file <V:/srcs/sources/bd/audio/audio.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3855.977 ; gain = 0.000
add_files -norecurse V:/srcs/sources/imports/MISTer/iir_filter.v
add_files -norecurse {V:/srcs/sources/new/audio/audio_filter_control.v V:/srcs/sources/new/audio/audio_sync.v}
update_compile_order -fileset sources_1
disconnect_bd_net /audio_scaler_0_dout [get_bd_pins audio_scaler_0/dout]
disconnect_bd_net /audio_scaler_1_dout [get_bd_pins audio_scaler_1/dout]
startgroup
create_bd_cell -type module -reference audio_sync audio_sync_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
create_bd_cell -type module -reference audio_filter_control audio_filter_control_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
create_bd_cell: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3855.977 ; gain = 0.000
create_bd_cell -type module -reference DC_blocker DC_blocker_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 3855.977 ; gain = 0.000
create_bd_cell -type module -reference IIR_filter IIR_filter_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff' has a dependency on the module local parameter or undefined parameter 'pcoeff_x'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff_y0' has a dependency on the module local parameter or undefined parameter 'pcoeff_y0'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff_y1' has a dependency on the module local parameter or undefined parameter 'pcoeff_y1'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff_y2' has a dependency on the module local parameter or undefined parameter 'pcoeff_y2'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_x (Coeff X)': Missing data type
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_y0 (Coeff Y0)': Missing data type
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_y1 (Coeff Y1)': Missing data type
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_y2 (Coeff Y2)': Missing data type
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 3855.977 ; gain = 0.000
endgroup
update_module_reference audio_audio_filter_control_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_audio_filter_control_0_0 to use current project options
WARNING: [BD 41-597] NET <audio_scaler_0_dout> has no source
WARNING: [BD 41-597] NET <audio_scaler_1_dout> has no source
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3855.977 ; gain = 0.000
copy_bd_objs /  [get_bd_cells {DC_blocker_0}]
copy_bd_objs /  [get_bd_cells {audio_sync_0}]
copy_bd_objs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3855.977 ; gain = 0.000
connect_bd_net [get_bd_pins audio_sync_0/din] [get_bd_pins audio_scaler_0/dout]
connect_bd_net [get_bd_pins audio_sync_1/din] [get_bd_pins audio_scaler_1/dout]
connect_bd_net [get_bd_ports clk_audio] [get_bd_pins audio_sync_0/clk]
connect_bd_net [get_bd_ports clk_audio] [get_bd_pins audio_sync_1/clk]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins audio_sync_0/dout] [get_bd_pins IIR_filter_0/input_l]
connect_bd_net [get_bd_pins audio_sync_1/dout] [get_bd_pins IIR_filter_0/input_r]
connect_bd_net [get_bd_pins IIR_filter_0/output_l] [get_bd_pins DC_blocker_0/din]
connect_bd_net [get_bd_pins IIR_filter_0/output_l] [get_bd_pins DC_blocker_1/din]
connect_bd_net [get_bd_pins DC_blocker_0/dout] [get_bd_pins i2s_transceiver_0/l_data_tx]
connect_bd_net [get_bd_pins DC_blocker_1/dout] [get_bd_pins audio_mono_0/right_in]
regenerate_bd_layout
connect_bd_net [get_bd_ports clk_audio] [get_bd_pins IIR_filter_0/clk]
connect_bd_net [get_bd_pins IIR_filter_0/reset] [get_bd_pins audio_reset_0/rst]
connect_bd_net [get_bd_ports clk_audio] [get_bd_pins audio_filter_control_0/clk]
connect_bd_net [get_bd_pins audio_filter_control_0/reset] [get_bd_pins audio_reset_0/rst]
regenerate_bd_layout
set_property location {2 450 455} [get_bd_cells audio_filter_control_0]
connect_bd_net [get_bd_pins audio_filter_control_0/cx] [get_bd_pins IIR_filter_0/cx]
connect_bd_net [get_bd_pins audio_filter_control_0/cx0] [get_bd_pins IIR_filter_0/cx0]
connect_bd_net [get_bd_pins audio_filter_control_0/cx1] [get_bd_pins IIR_filter_0/cx1]
connect_bd_net [get_bd_pins audio_filter_control_0/cx2] [get_bd_pins IIR_filter_0/cx2]
connect_bd_net [get_bd_pins audio_filter_control_0/cy0] [get_bd_pins IIR_filter_0/cy0]
connect_bd_net [get_bd_pins audio_filter_control_0/cy1] [get_bd_pins IIR_filter_0/cy1]
connect_bd_net [get_bd_pins audio_filter_control_0/cy2] [get_bd_pins IIR_filter_0/cy2]
connect_bd_net [get_bd_pins audio_filter_control_0/iir_ce] [get_bd_pins IIR_filter_0/ce]
connect_bd_net [get_bd_pins audio_filter_control_0/iir_sample_ce] [get_bd_pins IIR_filter_0/sample_ce]
disconnect_bd_net /IIR_filter_0_output_l [get_bd_pins DC_blocker_1/din]
startgroup
connect_bd_net [get_bd_pins IIR_filter_0/output_r] [get_bd_pins DC_blocker_1/din]
endgroup
connect_bd_net [get_bd_pins audio_filter_control_0/dc_ce] [get_bd_pins DC_blocker_1/ce]
connect_bd_net [get_bd_pins audio_filter_control_0/dc_sample_rate] [get_bd_pins DC_blocker_1/sample_rate]
connect_bd_net [get_bd_pins audio_filter_control_0/dc_mute] [get_bd_pins DC_blocker_1/mute]
connect_bd_net [get_bd_ports clk_audio] [get_bd_pins DC_blocker_1/clk]
connect_bd_net [get_bd_ports clk_audio] [get_bd_pins DC_blocker_0/clk]
connect_bd_net [get_bd_pins DC_blocker_0/ce] [get_bd_pins audio_filter_control_0/dc_ce]
connect_bd_net [get_bd_pins DC_blocker_0/mute] [get_bd_pins audio_filter_control_0/dc_mute]
connect_bd_net [get_bd_pins DC_blocker_0/sample_rate] [get_bd_pins audio_filter_control_0/dc_sample_rate]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.use_params {0}] [get_bd_cells IIR_filter_0]
endgroup
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  V:/srcs/sources/bd/audio/audio.bd]
INFO: [BD 41-1662] The design 'audio.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_filter_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC_blocker_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IIR_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC_blocker_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_sync_1 .
Exporting to file v:/zxaudio.gen/sources_1/bd/audio/hw_handoff/audio.hwh
Generated Hardware Definition File v:/zxaudio.gen/sources_1/bd/audio/synth/audio.hwdef
catch { config_ip_cache -export [get_ips -all audio_audio_filter_control_0_0] }
catch { config_ip_cache -export [get_ips -all audio_audio_sync_0_0] }
catch { config_ip_cache -export [get_ips -all audio_DC_blocker_0_0] }
catch { config_ip_cache -export [get_ips -all audio_IIR_filter_0_0] }
catch { config_ip_cache -export [get_ips -all audio_DC_blocker_0_1] }
catch { config_ip_cache -export [get_ips -all audio_audio_sync_0_1] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/audio/audio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/audio/audio.bd]
launch_runs audio_audio_filter_control_0_0_synth_1 audio_audio_sync_0_0_synth_1 audio_DC_blocker_0_0_synth_1 audio_IIR_filter_0_0_synth_1 audio_DC_blocker_0_1_synth_1 audio_audio_sync_0_1_synth_1 -jobs 8
[Sun Dec 19 13:32:03 2021] Launched audio_audio_filter_control_0_0_synth_1, audio_audio_sync_0_0_synth_1, audio_DC_blocker_0_0_synth_1, audio_IIR_filter_0_0_synth_1, audio_DC_blocker_0_1_synth_1, audio_audio_sync_0_1_synth_1...
Run output will be captured here:
audio_audio_filter_control_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_filter_control_0_0_synth_1/runme.log
audio_audio_sync_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_sync_0_0_synth_1/runme.log
audio_DC_blocker_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_DC_blocker_0_0_synth_1/runme.log
audio_IIR_filter_0_0_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_IIR_filter_0_0_synth_1/runme.log
audio_DC_blocker_0_1_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_DC_blocker_0_1_synth_1/runme.log
audio_audio_sync_0_1_synth_1: V:/synth/zxaudio/zxaudio.runs/audio_audio_sync_0_1_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3861.996 ; gain = 6.020
export_simulation -of_objects [get_files V:/srcs/sources/bd/audio/audio.bd] -directory V:/synth/zxaudio/zxaudio.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxaudio/zxaudio.ip_user_files -ipstatic_source_dir V:/synth/zxaudio/zxaudio.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxaudio/zxaudio.cache/compile_simlib/modelsim} {questa=V:/synth/zxaudio/zxaudio.cache/compile_simlib/questa} {riviera=V:/synth/zxaudio/zxaudio.cache/compile_simlib/riviera} {activehdl=V:/synth/zxaudio/zxaudio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1160] Copying file V:/synth/zxaudio/zxaudio.runs/synth_1/audio_wrapper.dcp to V:/ip/zxaudio/zxaudio.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 8
[Sun Dec 19 13:39:59 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxaudio/zxaudio.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxaudio/component.xml
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'audio' - hence not re-generating.
WARNING: [IP_Flow 19-4963] audio_i2s_transceiver_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxaudio/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/digikey/digikey.txt' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_xlconstant_0_0/audio_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_mono_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_mono_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_psg_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_scaler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_audio_scaler_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_sigma_delta_dac_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_sigma_delta_dac_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_tape_ear_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_tape_mic_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/zxaudio/src/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/tape/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/MISTer/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/imports/digikey/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/tape/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/audio/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_audio_filter_control_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_audio_sync_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_DC_blocker_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_IIR_filter_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_DC_blocker_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_audio_sync_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_filter_control.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_filter_control.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_xlconstant_0_0/audio_xlconstant_0_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/zxaudio/src/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/sim/audio_tape_mic_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/sim/audio_sigma_delta_dac_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/sim/audio_audio_reset_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/sim/audio_audio_mono_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/sim/audio_audio_scaler_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/sim/audio_audio_scaler_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/sim/audio_i2s_transceiver_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/sim/audio_sigma_delta_dac_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/sim/audio_tape_ear_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/sim/audio_audio_psg_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/sim/audio_audio_mono_0_1.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/tape/tape_mic.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/MISTer/sigma_delta_dac.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_reset.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_mono.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_scaler.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/imports/digikey/i2s_transceiver.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/tape/tape_ear.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/audio/audio_psg.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_i2s_transceiver_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_reset_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_scaler_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_scaler_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_mono_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_tape_mic_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_tape_ear_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_mono_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_sigma_delta_dac_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_psg_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_sigma_delta_dac_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_filter_control_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_sync_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_DC_blocker_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_IIR_filter_0_0.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_DC_blocker_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio_audio_sync_0_1.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_filter_control.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/sim/audio.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_filter_control.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/audio_sync.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'v:/ip/zxaudio/src/iir_filter.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-4963] audio_tape_mic_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:nexys-a7-100t:part0:1.0'
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'audio' - hence not re-generating.
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/zxaudio/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/MISTer/MISTer.txt' ignored by IP packager.
WARNING: [IP_Flow 19-5226] Project source file 'v:/srcs/sources/imports/digikey/digikey.txt' ignored by IP packager.
set_property core_revision 8 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zxnexys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zxnexys_zxaudio_0_0
zxnexys_zxjoystick_0_0

open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3889.406 ; gain = 15.438
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {zxnexys_zxjoystick_0_0 zxnexys_zxaudio_0_0}] -log ip_upgrade.log
Reading block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- specnext.com:specnext:zxclock:1.3 - zxclock_0
Adding component instance block -- specnext.com:specnext:zxreset:1.3 - zxreset_0
Adding component instance block -- specnext.com:specnext:zxnext:3.01.11 - zxnext_0
Adding component instance block -- specnext.com:specnext:zxaudio:1.3 - zxaudio_0
Adding component instance block -- specnext.com:specnext:pmod_i2s2:1.1 - pmod_i2s2_0
Adding component instance block -- specnext.com:specnext:zxesp32:1.3 - zxesp32_0
Adding component instance block -- specnext.com:specnext:pmod_esp32:1.1 - pmod_esp32_0
Adding component instance block -- specnext.com:specnext:pmod_ps2_jstk2:1.3 - pmod_ps2_jstk2_0
Adding component instance block -- specnext.com:specnext:zxkeyboard:2.3 - zxkeyboard_0
Adding component instance block -- specnext.com:specnext:zxnexys_ledsegment:1.3 - zxnexys_ledsegment_0
Adding component instance block -- specnext.com:specnext:zxmouse:1.3 - zxmouse_0
Adding component instance block -- specnext.com:specnext:zxpi_accel:1.0 - zxpi_accel_0
Adding component instance block -- specnext.com:specnext:zxnexys_led_sw:1.0 - zxnexys_led_sw_0
Adding component instance block -- specnext.com:specnext:zxnexys_mic:1.0 - zxnexys_mic_0
Adding component instance block -- specnext.com:specnext:zxram:2.3 - zxram_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- specnext.com:specnext:pmod_rtcc:1.1 - pmod_rtcc_0
Adding component instance block -- specnext.com:specnext:zxrtc:1.3 - zxrtc_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_1
Adding component instance block -- specnext.com:specnext:pmod_xsd:1.1 - pmod_xsd_0
Adding component instance block -- specnext.com:specnext:zxvga:1.3 - zxvga_0
Adding component instance block -- specnext.com:specnext:zxjoystick:2.3 - zxjoystick_0
Successfully read diagram <zxnexys> from block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>
Upgrading 'V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd'
INFO: [IP_Flow 19-3422] Upgraded zxnexys_zxaudio_0_0 (zxaudio_v1_3 1.3) from revision 7 to revision 8
INFO: [IP_Flow 19-3422] Upgraded zxnexys_zxjoystick_0_0 (zxjoystick_v2_3 2.3) from revision 10 to revision 11
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
Wrote  : <V:/srcs/sources/bd/zxnexys/zxnexys/ui/bd_ddd9ecbd.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'V:/synth/zxnexys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3962.133 ; gain = 69.957
export_ip_user_files -of_objects [get_ips {zxnexys_zxjoystick_0_0 zxnexys_zxaudio_0_0}] -no_script -sync -force -quiet
reset_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxnexys/zxnexys.runs/zxnexys_clk_wiz_0_0_synth_1

delete_ip_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 3967.961 ; gain = 0.000
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /zxreset_0/clk_ui have been updated from connected ip, but BD cell '/zxreset_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </zxreset_0> to completely resolve these warnings.
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/hdl/zxnexys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxclock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxreset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnext_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxaudio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxesp32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_esp32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_ps2_jstk2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxkeyboard_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_ledsegment_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxmouse_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxpi_accel_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_led_sw_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_mic_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_rtcc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxrtc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxsdcard_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxsdcard_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_xsd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxvga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxjoystick_0 .
Exporting to file V:/srcs/sources/bd/zxnexys/zxnexys/hw_handoff/zxnexys.hwh
Generated Hardware Definition File V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.hwdef
generate_target: Time (s): cpu = 00:01:53 ; elapsed = 00:02:17 . Memory (MB): peak = 4311.426 ; gain = 343.465
catch { config_ip_cache -export [get_ips -all zxnexys_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_clk_wiz_0_0, cache-ID = 14a9f45433411910; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxclock_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxclock_0_0, cache-ID = 4d0fcf46fb1b12f9; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxreset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxreset_0_0, cache-ID = 271d684781028d0b; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxnext_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxnext_0_0, cache-ID = 473d5b88d8bad960; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxaudio_0_0] }
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_i2s2_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_pmod_i2s2_0_0, cache-ID = 72be7733b43ae8a3; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxesp32_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxesp32_0_0, cache-ID = fe71034e5c58798a; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_esp32_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_pmod_esp32_0_0, cache-ID = 74873e9ac14f79de; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_ps2_jstk2_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_pmod_ps2_jstk2_0_0, cache-ID = bc15d00a434a2603; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxkeyboard_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxkeyboard_0_0, cache-ID = c37f0cd582571de4; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxnexys_ledsegment_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxnexys_ledsegment_0_0, cache-ID = 7c2b284ec324f137; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxmouse_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxmouse_0_0, cache-ID = c53cb2964f4d7056; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxpi_accel_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxpi_accel_0_0, cache-ID = 292e520285e59d44; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxnexys_led_sw_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxnexys_led_sw_0_0, cache-ID = 11c70ce958c928c1; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxnexys_mic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxnexys_mic_0_0, cache-ID = 86f915e6707b4172; cache size = 36.533 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxram_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxram_0_0, cache-ID = 81fec75ba68b687d; cache size = 36.534 MB.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 4321.973 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all zxnexys_mig_7series_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_mig_7series_0_0, cache-ID = 8015c14cd2387ef7; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_rtcc_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_pmod_rtcc_0_0, cache-ID = 88abccf83301fbd4; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxrtc_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxrtc_0_0, cache-ID = e38aeda73697c0ad; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxsdcard_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxsdcard_0_0, cache-ID = 585ad14a1623ce75; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxsdcard_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxsdcard_0_1, cache-ID = ee63ca701c1a643f; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_pmod_xsd_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_pmod_xsd_0_0, cache-ID = c5cf5727abbd837f; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxvga_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP zxnexys_zxvga_0_0, cache-ID = a3f2f641a3ae7f95; cache size = 36.534 MB.
catch { config_ip_cache -export [get_ips -all zxnexys_zxjoystick_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
launch_runs zxnexys_zxaudio_0_0_synth_1 zxnexys_zxjoystick_0_0_synth_1 -jobs 8
[Sun Dec 19 13:56:52 2021] Launched zxnexys_zxaudio_0_0_synth_1, zxnexys_zxjoystick_0_0_synth_1...
Run output will be captured here:
zxnexys_zxaudio_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxaudio_0_0_synth_1/runme.log
zxnexys_zxjoystick_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxjoystick_0_0_synth_1/runme.log
export_simulation -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -directory V:/synth/zxnexys/zxnexys.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys/zxnexys.ip_user_files -ipstatic_source_dir V:/synth/zxnexys/zxnexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys/zxnexys.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys/zxnexys.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys/zxnexys.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys/zxnexys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'zxnexys' - hence not re-generating.
catch { config_ip_cache -export [get_ips -all zxnexys_zxaudio_0_0] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
export_simulation -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -directory V:/synth/zxnexys/zxnexys.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys/zxnexys.ip_user_files -ipstatic_source_dir V:/synth/zxnexys/zxnexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys/zxnexys.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys/zxnexys.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys/zxnexys.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys/zxnexys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file V:/synth/zxnexys/zxnexys.srcs/utils_1/imports/synth_1/zxnexys_wrapper.dcp with file V:/synth/zxnexys/zxnexys.runs/synth_1/zxnexys_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 19 14:02:14 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/synth_1/runme.log
[Sun Dec 19 14:02:14 2021] Launched impl_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 27 2021-22:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 4343.629 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B17C23A
open_hw_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 6137.582 ; gain = 1793.953
set_property PROGRAM.FILE {V:/synth/zxnexys/zxnexys.runs/impl_1/zxnexys_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {V:/synth/zxnexys/zxnexys.runs/impl_1/zxnexys_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 6174.500 ; gain = 0.000
close_project
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'zxnexys_zxaudio_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'zxnexys_zxjoystick_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6201.449 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'zxnexys' - hence not re-generating.
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
launch_runs zxnexys_zxaudio_0_0_synth_1 zxnexys_zxjoystick_0_0_synth_1 -jobs 8
[Sun Dec 19 14:24:30 2021] Launched zxnexys_zxaudio_0_0_synth_1, zxnexys_zxjoystick_0_0_synth_1...
Run output will be captured here:
zxnexys_zxaudio_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxaudio_0_0_synth_1/runme.log
zxnexys_zxjoystick_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxjoystick_0_0_synth_1/runme.log
export_simulation -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -directory V:/synth/zxnexys/zxnexys.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys/zxnexys.ip_user_files -ipstatic_source_dir V:/synth/zxnexys/zxnexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys/zxnexys.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys/zxnexys.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys/zxnexys.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys/zxnexys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [HDL 9-3756] overwriting previous definition of module 'SPI_Master' [v:/srcs/sources/bd/zxnexys/zxnexys/srcs/sources/imports/nandland/SPI_Master.v:34]
WARNING: [HDL 9-3756] overwriting previous definition of module 'btn_jstk' [v:/srcs/sources/bd/zxnexys/zxnexys/srcs/sources/new/joystick/btn_jstk.v:25]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_SPI_Master_0_0' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_btn_jstk_0_0' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_pmod_jstk2_0_0' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_wrapper' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pmod_jstk2' [v:/srcs/sources/bd/zxnexys/zxnexys/srcs/sources/new/joystick/pmod_jstk2.v:25]
WARNING: [HDL 9-3756] overwriting previous definition of module 'SPI_Master' [v:/srcs/sources/bd/zxnexys/zxnexys/srcs/sources/imports/nandland/SPI_Master.v:34]
WARNING: [HDL 9-3756] overwriting previous definition of module 'btn_jstk' [v:/srcs/sources/bd/zxnexys/zxnexys/srcs/sources/new/joystick/btn_jstk.v:25]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v:13]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_SPI_Master_0_0' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_btn_jstk_0_0' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_pmod_jstk2_0_0' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v:58]
WARNING: [HDL 9-3756] overwriting previous definition of module 'joystick_wrapper' [v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'pmod_jstk2' [v:/srcs/sources/bd/zxnexys/zxnexys/srcs/sources/new/joystick/pmod_jstk2.v:25]
close_project
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 6201.449 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/zxnexys/zxnexys.ip_user_files'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'zxnexys_zxaudio_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'zxnexys_zxjoystick_0_0_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6201.449 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'zxnexys' - hence not re-generating.
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
launch_runs zxnexys_zxaudio_0_0_synth_1 zxnexys_zxjoystick_0_0_synth_1 -jobs 8
[Sun Dec 19 14:31:19 2021] Launched zxnexys_zxaudio_0_0_synth_1, zxnexys_zxjoystick_0_0_synth_1...
Run output will be captured here:
zxnexys_zxaudio_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxaudio_0_0_synth_1/runme.log
zxnexys_zxjoystick_0_0_synth_1: V:/synth/zxnexys/zxnexys.runs/zxnexys_zxjoystick_0_0_synth_1/runme.log
export_simulation -of_objects [get_files V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -directory V:/synth/zxnexys/zxnexys.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxnexys/zxnexys.ip_user_files -ipstatic_source_dir V:/synth/zxnexys/zxnexys.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxnexys/zxnexys.cache/compile_simlib/modelsim} {questa=V:/synth/zxnexys/zxnexys.cache/compile_simlib/questa} {riviera=V:/synth/zxnexys/zxnexys.cache/compile_simlib/riviera} {activehdl=V:/synth/zxnexys/zxnexys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 19 14:33:09 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/synth_1/runme.log
[Sun Dec 19 14:33:09 2021] Launched impl_1...
Run output will be captured here: V:/synth/zxnexys/zxnexys.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxnexys/zxnexys.runs/synth_1

close_project
open_project V:/synth/zxaudio/zxaudio.xpr
INFO: [BD 41-2613] The output directory v:/zxaudio.gen/sources_1/bd/audio for audio cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_i2s_transceiver_0_0/audio_i2s_transceiver_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_reset_0_0/audio_audio_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_0/audio_audio_scaler_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_1/audio_audio_scaler_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_0/audio_audio_mono_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_mic_0_0/audio_tape_mic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_ear_0_0/audio_tape_ear_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_1/audio_audio_mono_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_1/audio_sigma_delta_dac_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_psg_0_0/audio_audio_psg_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_0/audio_sigma_delta_dac_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_sync_0_0/audio_audio_sync_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_DC_blocker_0_0/audio_DC_blocker_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_IIR_filter_0_0/audio_IIR_filter_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_filter_control_0_0/audio_audio_filter_control_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_DC_blocker_0_1/audio_DC_blocker_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_sync_0_1/audio_audio_sync_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [Common 17-344] 'open_project' was cancelled
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_clk_wiz_0_0/zxnexys_clk_wiz_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxclock_0_0/zxnexys_zxclock_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxreset_0_0/zxnexys_zxreset_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxnext_0_0/zxnexys_zxnext_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_pmod_i2s2_0_0/zxnexys_pmod_i2s2_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxesp32_0_0/zxnexys_zxesp32_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_pmod_esp32_0_0/zxnexys_pmod_esp32_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_pmod_ps2_jstk2_0_0/zxnexys_pmod_ps2_jstk2_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxkeyboard_0_0/zxnexys_zxkeyboard_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxnexys_ledsegment_0_0/zxnexys_zxnexys_ledsegment_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxmouse_0_0/zxnexys_zxmouse_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxpi_accel_0_0/zxnexys_zxpi_accel_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxnexys_led_sw_0_0/zxnexys_zxnexys_led_sw_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxnexys_mic_0_0/zxnexys_zxnexys_mic_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxram_0_0/zxnexys_zxram_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_mig_7series_0_0/zxnexys_mig_7series_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_pmod_rtcc_0_0/zxnexys_pmod_rtcc_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxsdcard_0_0/zxnexys_zxsdcard_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxsdcard_0_1/zxnexys_zxsdcard_0_1.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_pmod_xsd_0_0/zxnexys_pmod_xsd_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxvga_0_0/zxnexys_zxvga_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxaudio_0_0/zxnexys_zxaudio_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxjoystick_0_0/zxnexys_zxjoystick_0_0.xci' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.v' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.v' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.hwdef' referenced by design 'zxnexys' could not be found.
WARNING: [BD 41-2576] File 'V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.protoinst' referenced by design 'zxnexys' could not be found.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-533] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxjoystick_0_0/zxnexys_zxjoystick_0_0.xci' could not be found in the subdesign 'V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd', but fileset 'zxnexys_zxjoystick_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
WARNING: [Project 1-533] File 'V:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxaudio_0_0/zxnexys_zxaudio_0_0.xci' could not be found in the subdesign 'V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd', but fileset 'zxnexys_zxaudio_0_0' still exists. The fileset and corresponding run(s) will be deleted the next time top-level synthesis is run.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
reset_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -sync -no_script -force -quiet
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_clk_wiz_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxclock_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxreset_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxnext_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_pmod_i2s2_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxesp32_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_pmod_esp32_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_pmod_ps2_jstk2_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxkeyboard_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxnexys_ledsegment_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxmouse_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxpi_accel_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxnexys_led_sw_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxnexys_mic_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxram_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_mig_7series_0_0 
ERROR: [IP_Flow 19-3460] Validation failed on parameter 'XML_INPUT_FILE(XML_INPUT_FILE)' for Specified PRJ file does not exist 'mig_a.prj'
. BD Cell 'mig_7series_0'
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_pmod_rtcc_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxrtc_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxsdcard_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxsdcard_0_1 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_pmod_xsd_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxvga_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxaudio_0_0 
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxjoystick_0_0 
CRITICAL WARNING: [BD 41-2161] Unable to find interface <DDR2> in cell <mig_7series_0> while setting up interface connections during loading of BD file.
CRITICAL WARNING: [BD 41-2161] Unable to find interface <S_AXI> in cell <mig_7series_0> while setting up interface connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <init_calib_complete> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <mmcm_locked> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <ui_clk> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <ui_clk_sync_rst> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <sys_clk_i> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aresetn> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-1289] Cannot find slave segment </mig_7series_0/memmap/memaddr>. Cannot create segment <SEG_mig_7series_0_memaddr> at <0x0000_0000 [ 128M ]> in Address Space </zxram_0/axi_mig>.
WARNING: [BD 41-705] Could not load assignment of slave segment '/mig_7series_0/memmap/memaddr' into address space '/zxram_0/axi_mig'
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zxram_0/axi_mig' to master interface '/zxram_0/axi_mig'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/zxreset_0/clk_ui
/zxram_0/clk_ui
/mig_7series_0/CLK_REF

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd 
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 6201.449 ; gain = 0.000
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
open_bd_design {V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd}
Reading block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- specnext.com:specnext:zxclock:1.3 - zxclock_0
Adding component instance block -- specnext.com:specnext:zxreset:1.3 - zxreset_0
Adding component instance block -- specnext.com:specnext:zxnext:3.01.11 - zxnext_0
Adding component instance block -- specnext.com:specnext:pmod_i2s2:1.1 - pmod_i2s2_0
Adding component instance block -- specnext.com:specnext:zxesp32:1.3 - zxesp32_0
Adding component instance block -- specnext.com:specnext:pmod_esp32:1.1 - pmod_esp32_0
Adding component instance block -- specnext.com:specnext:pmod_ps2_jstk2:1.3 - pmod_ps2_jstk2_0
Adding component instance block -- specnext.com:specnext:zxkeyboard:2.3 - zxkeyboard_0
Adding component instance block -- specnext.com:specnext:zxnexys_ledsegment:1.3 - zxnexys_ledsegment_0
Adding component instance block -- specnext.com:specnext:zxmouse:1.3 - zxmouse_0
Adding component instance block -- specnext.com:specnext:zxpi_accel:1.0 - zxpi_accel_0
Adding component instance block -- specnext.com:specnext:zxnexys_led_sw:1.0 - zxnexys_led_sw_0
Adding component instance block -- specnext.com:specnext:zxnexys_mic:1.0 - zxnexys_mic_0
Adding component instance block -- specnext.com:specnext:zxram:2.3 - zxram_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- specnext.com:specnext:pmod_rtcc:1.1 - pmod_rtcc_0
Adding component instance block -- specnext.com:specnext:zxrtc:1.3 - zxrtc_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: zxnexys_zxsdcard_0_1 
Adding component instance block -- specnext.com:specnext:pmod_xsd:1.1 - pmod_xsd_0
Adding component instance block -- specnext.com:specnext:zxvga:1.3 - zxvga_0
Adding component instance block -- specnext.com:specnext:zxaudio:1.3 - zxaudio_0
Adding component instance block -- specnext.com:specnext:zxjoystick:2.3 - zxjoystick_0
CRITICAL WARNING: [BD 41-2161] Unable to find interface <DDR2> in cell <mig_7series_0> while setting up interface connections during loading of BD file.
CRITICAL WARNING: [BD 41-2161] Unable to find interface <S_AXI> in cell <mig_7series_0> while setting up interface connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <init_calib_complete> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <mmcm_locked> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <ui_clk> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <ui_clk_sync_rst> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <sys_clk_i> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-2162] Unable to find pin <aresetn> in cell <mig_7series_0> while setting up net connections during loading of BD file.
CRITICAL WARNING: [BD 41-1289] Cannot find slave segment </mig_7series_0/memmap/memaddr>. Cannot create segment <SEG_mig_7series_0_memaddr> at <0x0000_0000 [ 128M ]> in Address Space </zxram_0/axi_mig>.
WARNING: [BD 41-705] Could not load assignment of slave segment '/mig_7series_0/memmap/memaddr' into address space '/zxram_0/axi_mig'
Successfully read diagram <zxnexys> from block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6201.449 ; gain = 0.000
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zxram_0/axi_mig' to master interface '/zxram_0/axi_mig'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/zxreset_0/clk_ui
/zxram_0/clk_ui
/mig_7series_0/CLK_REF

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_1
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_1/mig_ddr_interface" -diagram "zxnexys" 
INFO: [BoardInterface 100-3] current_bd_design zxnexys
INFO: [BoardInterface 100-119] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_1]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram_0
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr2_sdram_0 /mig_7series_1/DDR2
INFO: [BoardInterface 100-121] create_bd_port -dir I sys_clk_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /sys_clk_i /mig_7series_1/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6241.184 ; gain = 37.969
endgroup
delete_bd_objs [get_bd_nets sys_clk_i_1] [get_bd_ports sys_clk_i]
delete_bd_objs [get_bd_intf_nets mig_7series_1_DDR2] [get_bd_cells mig_7series_1]
delete_bd_objs [get_bd_intf_ports ddr2_sdram_0]
save_bd_design
WARNING: [BD 41-2671] The dangling interface net <mig_7series_0_DDR2> will not be written out to the BD file.
WARNING: [BD 41-2671] The dangling interface net <zxram_0_axi_mig> will not be written out to the BD file.
WARNING: [BD 41-597] NET <mig_7series_0_init_calib_complete> has no source
WARNING: [BD 41-597] NET <mig_7series_0_mmcm_locked> has no source
WARNING: [BD 41-597] NET <mig_7series_0_ui_clk> has no source
WARNING: [BD 41-597] NET <mig_7series_0_ui_clk_sync_rst> has no source
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
Wrote  : <V:/srcs/sources/bd/zxnexys/zxnexys/ui/bd_ddd9ecbd.ui> 
reset_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
export_ip_user_files -of_objects  [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd] -sync -no_script -force -quiet
close_project
open_project V:/synth/zxnexys/zxnexys.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/zxnexys/zxnexys.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6251.504 ; gain = 9.762
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files v:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_mig_7series_0_0/mig_a.prj] -no_script -reset -force -quiet
remove_files  v:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_mig_7series_0_0/mig_a.prj
open_bd_design {V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd}
Reading block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- specnext.com:specnext:zxclock:1.3 - zxclock_0
Adding component instance block -- specnext.com:specnext:zxreset:1.3 - zxreset_0
Adding component instance block -- specnext.com:specnext:zxnext:3.01.11 - zxnext_0
Adding component instance block -- specnext.com:specnext:pmod_i2s2:1.1 - pmod_i2s2_0
Adding component instance block -- specnext.com:specnext:zxesp32:1.3 - zxesp32_0
Adding component instance block -- specnext.com:specnext:pmod_esp32:1.1 - pmod_esp32_0
Adding component instance block -- specnext.com:specnext:pmod_ps2_jstk2:1.3 - pmod_ps2_jstk2_0
Adding component instance block -- specnext.com:specnext:zxkeyboard:2.3 - zxkeyboard_0
Adding component instance block -- specnext.com:specnext:zxnexys_ledsegment:1.3 - zxnexys_ledsegment_0
Adding component instance block -- specnext.com:specnext:zxmouse:1.3 - zxmouse_0
Adding component instance block -- specnext.com:specnext:zxpi_accel:1.0 - zxpi_accel_0
Adding component instance block -- specnext.com:specnext:zxnexys_led_sw:1.0 - zxnexys_led_sw_0
Adding component instance block -- specnext.com:specnext:zxnexys_mic:1.0 - zxnexys_mic_0
Adding component instance block -- specnext.com:specnext:zxram:2.3 - zxram_0
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - mig_7series_0
Adding component instance block -- specnext.com:specnext:pmod_rtcc:1.1 - pmod_rtcc_0
Adding component instance block -- specnext.com:specnext:zxrtc:1.3 - zxrtc_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_0
Adding component instance block -- specnext.com:specnext:zxsdcard:1.3 - zxsdcard_1
Adding component instance block -- specnext.com:specnext:pmod_xsd:1.1 - pmod_xsd_0
Adding component instance block -- specnext.com:specnext:zxvga:1.3 - zxvga_0
Adding component instance block -- specnext.com:specnext:zxaudio:1.3 - zxaudio_0
Adding component instance block -- specnext.com:specnext:zxjoystick:2.3 - zxjoystick_0
Successfully read diagram <zxnexys> from block design file <V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6260.387 ; gain = 8.883
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_1
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_1/mig_ddr_interface" -diagram "zxnexys" 
INFO: [BoardInterface 100-3] current_bd_design zxnexys
INFO: [BoardInterface 100-119] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_1]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram_0
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr2_sdram_0 /mig_7series_1/DDR2
INFO: [BoardInterface 100-121] create_bd_port -dir I sys_clk_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /sys_clk_i /mig_7series_1/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6347.102 ; gain = 39.590
endgroup
delete_bd_objs [get_bd_intf_nets mig_7series_1_DDR2] [get_bd_nets sys_clk_i_1] [get_bd_cells mig_7series_1]
delete_bd_objs [get_bd_cells mig_7series_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "zxnexys" 
INFO: [BoardInterface 100-3] current_bd_design zxnexys
INFO: [BoardInterface 100-119] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram_1
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr2_sdram_1 /mig_7series_0/DDR2
INFO: [BoardInterface 100-121] create_bd_port -dir I sys_clk_i_0 -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /sys_clk_i_0 /mig_7series_0/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 6391.707 ; gain = 42.602
endgroup
delete_bd_objs [get_bd_intf_nets mig_7series_0_DDR2] [get_bd_intf_ports ddr2_sdram_1] [get_bd_intf_ports ddr2_sdram_0] [get_bd_intf_ports ddr2_sdram]
delete_bd_objs [get_bd_nets sys_clk_i_0_1] [get_bd_cells mig_7series_0]
delete_bd_objs [get_bd_ports sys_clk_i_0] [get_bd_ports sys_clk_i]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.2 mig_7series_0
apply_board_connection -board_interface "ddr2_sdram" -ip_intf "mig_7series_0/mig_ddr_interface" -diagram "zxnexys" 
INFO: [BoardInterface 100-3] current_bd_design zxnexys
INFO: [BoardInterface 100-119] set_property CONFIG.BOARD_MIG_PARAM ddr2_sdram [get_bd_cells -quiet /mig_7series_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 ddr2_sdram
INFO: [BoardInterface 100-109] connect_bd_intf_net /ddr2_sdram /mig_7series_0/DDR2
INFO: [BoardInterface 100-121] create_bd_port -dir I sys_clk_i -type clk
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardInterface 100-122] connect_bd_net /sys_clk_i /mig_7series_0/sys_clk_i
apply_board_connection: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6464.449 ; gain = 43.906
endgroup
delete_bd_objs [get_bd_nets sys_clk_i_1] [get_bd_ports sys_clk_i]
set_property -name {CONFIG.XML_INPUT_FILE} -value  {mig_a.prj} -objects [get_bd_cells mig_7series_0]
mig_a.prj
set_property -name {CONFIG.RESET_BOARD_INTERFACE} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.MIG_DONT_TOUCH_PARAM} -value  {Custom} -objects [get_bd_cells mig_7series_0]
Custom
set_property -name {CONFIG.BOARD_MIG_PARAM} -value  {ddr2_sdram} -objects [get_bd_cells mig_7series_0]
ddr2_sdram
set_property location {2.5 610 1051} [get_bd_cells mig_7series_0]
connect_bd_net [get_bd_pins mig_7series_0/sys_clk_i] [get_bd_pins zxclock_0/clk_system]
connect_bd_net [get_bd_pins mig_7series_0/sys_rst] [get_bd_pins zxreset_0/memory_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/aresetn] [get_bd_pins zxreset_0/memory_aresetn]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins zxram_0/clk_ui]
connect_bd_net [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins zxreset_0/ui_clk_locked]
connect_bd_net [get_bd_pins mig_7series_0/init_calib_complete] [get_bd_pins zxreset_0/memory_calibrated]
connect_bd_net [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins zxram_0/reset_ui]
connect_bd_intf_net [get_bd_intf_pins zxram_0/axi_mig] [get_bd_intf_pins mig_7series_0/S_AXI]
regenerate_bd_layout
assign_bd_address
Slave segment '/mig_7series_0/memmap/memaddr' is being assigned into address space '/zxram_0/axi_mig' at <0x0000_0000 [ 128M ]>.
validate_bd_design
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /zxreset_0/clk_ui have been updated from connected ip, but BD cell '/zxreset_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0 
Please resolve any mismatches by directly setting properties on BD cell </zxreset_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 6676.953 ; gain = 5.828
save_bd_design
Wrote  : <V:\srcs\sources\bd\zxnexys\zxnexys\zxnexys.bd> 
Wrote  : <V:/srcs/sources/bd/zxnexys/zxnexys/ui/bd_ddd9ecbd.ui> 
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
INFO: [BD 41-1662] The design 'zxnexys.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/sim/zxnexys.v
VHDL Output written to : V:/srcs/sources/bd/zxnexys/zxnexys/hdl/zxnexys_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxclock_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxreset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnext_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_i2s2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxesp32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_esp32_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_ps2_jstk2_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxkeyboard_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxkeyboard_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxkeyboard_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxnexys_ledsegment_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxmouse_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxmouse_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxmouse_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxpi_accel_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxnexys_led_sw_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxnexys_led_sw_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxnexys_led_sw_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxnexys_mic_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxnexys_mic_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxnexys_mic_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/synth/ram.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/synth/ram.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/synth/ram.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ram_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ram_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ram_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxram_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxram_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxram_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_rtcc_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxrtc_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxrtc_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxrtc_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxsdcard_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block zxsdcard_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_xsd_0 .
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/synth/vga.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/synth/vga.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/synth/vga.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxvga_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxvga_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxvga_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/synth/audio.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxaudio_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxaudio_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxaudio_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxjoystick_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxjoystick_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxjoystick_0 
INFO: [BD 41-1029] Generation completed for the IP Integrator block mig_7series_0 .
Exporting to file V:/srcs/sources/bd/zxnexys/zxnexys/hw_handoff/zxnexys.hwh
Generated Hardware Definition File V:/srcs/sources/bd/zxnexys/zxnexys/synth/zxnexys.hwdef
generate_target: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 6886.449 ; gain = 209.496
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
generate_target all [get_files  V:/srcs/sources/bd/zxnexys/zxnexys/zxnexys.bd]
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0/synth/keyboard_special_keys_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0/synth/keyboard_membrane_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0/synth/keyboard_keyb_clocks_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/synth/keyboard_emu_fnkeys_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0/synth/keyboard_ps2_keyb_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0/synth/keyboard_Ps2Interface_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/synth/keyboard.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/keyboard_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxkeyboard_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxkeyboard_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxkeyboard_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0/synth/mouse_ps2_mouse_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/synth/mouse.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/mouse_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxmouse_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxmouse_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxmouse_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_rtc_0_0/synth/led_sw_rtc_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/ip/led_sw_led_sw_controller_0_0/synth/led_sw_led_sw_controller_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/synth/led_sw.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/led_sw_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_led_sw.gen/sources_1/bd/led_sw/hdl/led_sw_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxnexys_led_sw_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxnexys_led_sw_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxnexys_led_sw_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/synth/mic_i2s.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/mic_i2s_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxnexys_mic.gen/sources_1/bd/mic_i2s/hdl/mic_i2s_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxnexys_mic_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxnexys_mic_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxnexys_mic_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_write_0_0/synth/ram_ram_write_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_a_read_0_0/synth/ram_ram_a_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_b_read_0_0/synth/ram_ram_b_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_read_0_0/synth/ram_ram_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_bram_read_0_0/synth/ram_bram_read_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_0/synth/ram_bram_write_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_bram_write_0_1/synth/ram_bram_write_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_reset_0_0/synth/ram_ram_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_input_0_0/synth/ram_ram_input_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ip/ram_ram_output_0_0/synth/ram_ram_output_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/synth/ram.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/synth/ram.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/synth/ram.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/ram_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/ram_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/ram_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxram.gen/sources_1/bd/ram/hdl/ram_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxram_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxram_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxram_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_reset_0_0/synth/rtcc_rtc_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_rtc_0_0/synth/rtcc_rtc_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_registers_0_0/synth/rtcc_registers_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/ip/rtcc_axi_controller_0_0/synth/rtcc_axi_controller_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/synth/rtcc.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/rtcc_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxrtc.gen/sources_1/bd/rtcc/hdl/rtcc_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxrtc_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxrtc_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxrtc_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_front_porch_0_0/synth/vga_front_porch_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_scan_convert_0_0/synth/vga_scan_convert_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_0_0/synth/vga_s_fix_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_s_fix_1_0/synth/vga_s_fix_1_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/ip/vga_scandoubler_0_0/synth/vga_scandoubler_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/synth/vga.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/synth/vga.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/synth/vga.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/vga_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxvga.gen/sources_1/bd/vga/hdl/vga_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxvga_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxvga_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxvga_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/synth/audio.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/audio_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxaudio_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxaudio_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxaudio_0 
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0/synth/joystick_SPI_Master_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0/synth/joystick_btn_jstk_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0/synth/joystick_pmod_jstk2_0_0.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/joystick_ooc.xdc'.
CRITICAL WARNING: [IP_Flow 19-663] Failed to copy file 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v', it does not exist.
CRITICAL WARNING: [IP_Flow 19-157] Failed to copy file from 'v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v' to 'v:/srcs/sources/bd/zxnexys/zxnexys/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v'.
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'zxjoystick_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'zxjoystick_0'. Failed to generate 'Synthesis' outputs: 
ERROR: [BD 41-1030] Generation failed for the IP Integrator block zxjoystick_0 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
close_project
open_project V:/synth/pmod_esp32/pmod_esp32.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'V:/synth/pmod_esp32/pmod_esp32.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'V:/synth/pmod_esp32/pmod_esp32.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file V:/ip/pmod_esp32/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'v:/ip/pmod_esp32/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/ip/pmod_esp32/src/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'v:/srcs/sources/new/pmod/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/ip/pmod_esp32/src/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'v:/srcs/sources/new/pmod/pmod_esp32.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
close_project
open_project V:/synth/zxaudio/zxaudio.xpr
INFO: [BD 41-2613] The output directory v:/zxaudio.gen/sources_1/bd/audio for audio cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_i2s_transceiver_0_0/audio_i2s_transceiver_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_reset_0_0/audio_audio_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_0/audio_audio_scaler_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_1/audio_audio_scaler_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_0/audio_audio_mono_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_mic_0_0/audio_tape_mic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_ear_0_0/audio_tape_ear_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_1/audio_audio_mono_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_1/audio_sigma_delta_dac_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_psg_0_0/audio_audio_psg_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_0/audio_sigma_delta_dac_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_sync_0_0/audio_audio_sync_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_DC_blocker_0_0/audio_DC_blocker_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_IIR_filter_0_0/audio_IIR_filter_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_filter_control_0_0/audio_audio_filter_control_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_DC_blocker_0_1/audio_DC_blocker_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_sync_0_1/audio_audio_sync_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6916.172 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target all [get_files  V:/srcs/sources/bd/audio/audio.bd]
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_transceiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_scaler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_scaler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_mono_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tape_mic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tape_ear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_mono_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigma_delta_dac_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_psg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigma_delta_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC_blocker_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IIR_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_filter_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC_blocker_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_sync_1 .
Exporting to file v:/zxaudio.gen/sources_1/bd/audio/hw_handoff/audio.hwh
Generated Hardware Definition File v:/zxaudio.gen/sources_1/bd/audio/synth/audio.hwdef
catch { config_ip_cache -export [get_ips -all audio_i2s_transceiver_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_i2s_transceiver_0_0, cache-ID = d0e34d48c2d0f939; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_i2s_transceiver_0_0] ] }
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6923.668 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 6923.668 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all audio_audio_reset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_reset_0_0, cache-ID = 3bb17a92d243d1c9; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_reset_0_0] ] }
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'delete_fileset' was cancelled
INFO: [Common 17-344] 'delete_ip_run' was cancelled
catch { config_ip_cache -export [get_ips -all audio_audio_scaler_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_scaler_0_0, cache-ID = 7db6deda45089cda; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_scaler_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_scaler_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_scaler_0_1, cache-ID = 7db6deda45089cda; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_scaler_0_1] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_mono_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_mono_0_0, cache-ID = db9457c080b3d8a9; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_mono_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_tape_mic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_tape_mic_0_0, cache-ID = 0bf981bbc79713bc; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_tape_mic_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_tape_ear_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_tape_ear_0_0, cache-ID = 20cf002b4f66d78d; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_tape_ear_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_mono_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_mono_0_1, cache-ID = db9457c080b3d8a9; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_mono_0_1] ] }
catch { config_ip_cache -export [get_ips -all audio_sigma_delta_dac_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_sigma_delta_dac_0_1, cache-ID = 9e42d5b549e91b34; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_sigma_delta_dac_0_1] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_psg_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_psg_0_0, cache-ID = 89d43467115b5485; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_psg_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_sigma_delta_dac_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_sigma_delta_dac_0_0, cache-ID = 9e42d5b549e91b34; cache size = 2.310 MB.
catch { [ delete_ip_run [get_ips -all audio_sigma_delta_dac_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_sync_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_sync_0_0, cache-ID = 6dc9ade522fccf8c; cache size = 2.311 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_sync_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_DC_blocker_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_DC_blocker_0_0, cache-ID = 68f03db70a3184a3; cache size = 2.311 MB.
catch { [ delete_ip_run [get_ips -all audio_DC_blocker_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_IIR_filter_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_IIR_filter_0_0, cache-ID = 1b1e5d56e13e373f; cache size = 2.311 MB.
catch { [ delete_ip_run [get_ips -all audio_IIR_filter_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_filter_control_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_filter_control_0_0, cache-ID = cc68282af64a19f9; cache size = 2.311 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_filter_control_0_0] ] }
catch { config_ip_cache -export [get_ips -all audio_DC_blocker_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_DC_blocker_0_1, cache-ID = 68f03db70a3184a3; cache size = 2.311 MB.
catch { [ delete_ip_run [get_ips -all audio_DC_blocker_0_1] ] }
catch { config_ip_cache -export [get_ips -all audio_audio_sync_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_sync_0_1, cache-ID = 6dc9ade522fccf8c; cache size = 2.311 MB.
catch { [ delete_ip_run [get_ips -all audio_audio_sync_0_1] ] }
export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/audio/audio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/audio/audio.bd]
export_simulation -of_objects [get_files V:/srcs/sources/bd/audio/audio.bd] -directory V:/synth/zxaudio/zxaudio.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxaudio/zxaudio.ip_user_files -ipstatic_source_dir V:/synth/zxaudio/zxaudio.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxaudio/zxaudio.cache/compile_simlib/modelsim} {questa=V:/synth/zxaudio/zxaudio.cache/compile_simlib/questa} {riviera=V:/synth/zxaudio/zxaudio.cache/compile_simlib/riviera} {activehdl=V:/synth/zxaudio/zxaudio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_project
open_project V:/synth/zxaudio/zxaudio.xpr
INFO: [BD 41-2613] The output directory v:/zxaudio.gen/sources_1/bd/audio for audio cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_i2s_transceiver_0_0/audio_i2s_transceiver_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_reset_0_0/audio_audio_reset_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_0/audio_audio_scaler_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_scaler_0_1/audio_audio_scaler_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_0/audio_audio_mono_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_mic_0_0/audio_tape_mic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_tape_ear_0_0/audio_tape_ear_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_mono_0_1/audio_audio_mono_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_1/audio_sigma_delta_dac_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_psg_0_0/audio_audio_psg_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_sigma_delta_dac_0_0/audio_sigma_delta_dac_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_sync_0_0/audio_audio_sync_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_DC_blocker_0_0/audio_DC_blocker_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_IIR_filter_0_0/audio_IIR_filter_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_filter_control_0_0/audio_audio_filter_control_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_DC_blocker_0_1/audio_DC_blocker_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/audio/ip/audio_audio_sync_0_1/audio_audio_sync_0_1.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6967.973 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files V:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v] -no_script -reset -force -quiet
remove_files  V:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
make_wrapper -files [get_files V:/srcs/sources/bd/audio/audio.bd] -top
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
add_files -norecurse v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
update_compile_order -fileset sources_1
update_module_reference audio_i2s_transceiver_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Reading block design file <V:/srcs/sources/bd/audio/audio.bd>...
Adding component instance block -- xilinx.com:module_ref:i2s_transceiver:1.0 - i2s_transceiver_0
Adding component instance block -- xilinx.com:module_ref:audio_reset:1.0 - audio_reset_0
Adding component instance block -- xilinx.com:module_ref:audio_scaler:1.0 - audio_scaler_0
Adding component instance block -- xilinx.com:module_ref:audio_scaler:1.0 - audio_scaler_1
Adding component instance block -- xilinx.com:module_ref:audio_mono:1.0 - audio_mono_0
Adding component instance block -- xilinx.com:module_ref:tape_mic:1.0 - tape_mic_0
Adding component instance block -- xilinx.com:module_ref:tape_ear:1.0 - tape_ear_0
Adding component instance block -- xilinx.com:module_ref:audio_mono:1.0 - audio_mono_1
Adding component instance block -- xilinx.com:module_ref:sigma_delta_dac:1.0 - sigma_delta_dac_1
Adding component instance block -- xilinx.com:module_ref:audio_psg:1.0 - audio_psg_0
Adding component instance block -- xilinx.com:module_ref:sigma_delta_dac:1.0 - sigma_delta_dac_0
Adding component instance block -- xilinx.com:module_ref:audio_sync:1.0 - audio_sync_0
Adding component instance block -- xilinx.com:module_ref:DC_blocker:1.0 - DC_blocker_0
Adding component instance block -- xilinx.com:module_ref:IIR_filter:1.0 - IIR_filter_0
Adding component instance block -- xilinx.com:module_ref:audio_filter_control:1.0 - audio_filter_control_0
Adding component instance block -- xilinx.com:module_ref:DC_blocker:1.0 - DC_blocker_1
Adding component instance block -- xilinx.com:module_ref:audio_sync:1.0 - audio_sync_1
Successfully read diagram <audio> from block design file <V:/srcs/sources/bd/audio/audio.bd>
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_i2s_transceiver_0_0 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 6994.547 ; gain = 26.574
update_module_reference: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 6994.547 ; gain = 26.574
update_module_reference audio_tape_mic_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_tape_mic_0_0 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 6994.547 ; gain = 0.000
update_module_reference audio_tape_ear_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_tape_ear_0_0 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 6994.547 ; gain = 0.000
update_module_reference {audio_sigma_delta_dac_0_1 audio_sigma_delta_dac_0_0}
INFO: [IP_Flow 19-4821] For module 'sigma_delta_dac', parameter 'INV' is inferred to be bitString format.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RESET' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'RESET'.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_sigma_delta_dac_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated audio_sigma_delta_dac_0_1 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 6995.441 ; gain = 0.895
update_module_reference audio_DC_blocker_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_DC_blocker_0_0 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 6995.441 ; gain = 0.000
update_module_reference audio_IIR_filter_0_0
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff' has a dependency on the module local parameter or undefined parameter 'pcoeff_x'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff_y0' has a dependency on the module local parameter or undefined parameter 'pcoeff_y0'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff_y1' has a dependency on the module local parameter or undefined parameter 'pcoeff_y1'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'vcoeff_y2' has a dependency on the module local parameter or undefined parameter 'pcoeff_y2'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_x (Coeff X)': Missing data type
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_y0 (Coeff Y0)': Missing data type
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_y1 (Coeff Y1)': Missing data type
WARNING: [IP_Flow 19-533] HDL Parameter 'coeff_y2 (Coeff Y2)': Missing data type
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_IIR_filter_0_0 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 6995.441 ; gain = 0.000
update_module_reference audio_DC_blocker_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
Upgrading 'V:/srcs/sources/bd/audio/audio.bd'
INFO: [IP_Flow 19-3420] Updated audio_DC_blocker_0_1 to use current project options
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 6995.441 ; gain = 0.000
make_wrapper -files [get_files V:/srcs/sources/bd/audio/audio.bd] -top
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file V:/ip/zxaudio/zxaudio.srcs/utils_1/imports/synth_1/audio_wrapper.dcp with file V:/synth/zxaudio/zxaudio.runs/synth_1/audio_wrapper.dcp
launch_runs synth_1 -jobs 8
[Sun Dec 19 15:11:24 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxaudio/zxaudio.runs/synth_1/runme.log
ipx::open_ipxact_file V:/ip/zxaudio/component.xml
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/synth/audio_tape_mic_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/synth/audio_sigma_delta_dac_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/synth/audio_audio_reset_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/synth/audio_audio_mono_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/synth/audio_audio_scaler_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/synth/audio_audio_scaler_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/synth/audio_i2s_transceiver_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/synth/audio_sigma_delta_dac_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/synth/audio_tape_ear_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/synth/audio_audio_psg_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/synth/audio_audio_mono_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/synth/audio_audio_filter_control_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/synth/audio_audio_sync_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/synth/audio_DC_blocker_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/synth/audio_IIR_filter_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/synth/audio_DC_blocker_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagesynthesis (Synthesis)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/synth/audio_audio_sync_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/sim/audio_tape_mic_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_mic_0_0/sim/audio_tape_mic_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/sim/audio_sigma_delta_dac_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_1/sim/audio_sigma_delta_dac_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/sim/audio_audio_reset_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_reset_0_0/sim/audio_audio_reset_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/sim/audio_audio_mono_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_0/sim/audio_audio_mono_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/sim/audio_audio_scaler_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_0/sim/audio_audio_scaler_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/sim/audio_audio_scaler_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_scaler_0_1/sim/audio_audio_scaler_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/sim/audio_i2s_transceiver_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_i2s_transceiver_0_0/sim/audio_i2s_transceiver_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/sim/audio_sigma_delta_dac_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_sigma_delta_dac_0_0/sim/audio_sigma_delta_dac_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/sim/audio_tape_ear_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_tape_ear_0_0/sim/audio_tape_ear_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/sim/audio_audio_psg_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_psg_0_0/sim/audio_audio_psg_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/sim/audio_audio_mono_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_mono_0_1/sim/audio_audio_mono_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/sim/audio_audio_filter_control_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_filter_control_0_0/sim/audio_audio_filter_control_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/sim/audio_audio_sync_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_0/sim/audio_audio_sync_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/sim/audio_DC_blocker_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_0/sim/audio_DC_blocker_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/sim/audio_IIR_filter_0_0.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_IIR_filter_0_0/sim/audio_IIR_filter_0_0.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/sim/audio_DC_blocker_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_DC_blocker_0_1/sim/audio_DC_blocker_0_1.v) does not exist.
CRITICAL WARNING: [IP_Flow 19-530] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': Component file '../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/sim/audio_audio_sync_0_1.v' (v:/ip/zxaudio/../../zxaudio.gen/sources_1/bd/audio/ip/audio_audio_sync_0_1/sim/audio_audio_sync_0_1.v) does not exist.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
set_property top audio_wrapper [current_fileset]
update_compile_order -fileset sources_1
open_project V:/synth/zxjoystick/zxjoystick.xpr
INFO: [BD 41-2613] The output directory v:/zxjoystick.gen/sources_1/bd/joystick for joystick cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_SPI_Master_0_0/joystick_SPI_Master_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_SPI_Master_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_btn_jstk_0_0/joystick_btn_jstk_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_btn_jstk_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_util_vector_logic_0_0/joystick_util_vector_logic_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_util_vector_logic_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_xlconstant_0_0/joystick_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/joystick/ip/joystick_pmod_jstk2_0_0/joystick_pmod_jstk2_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxjoystick.gen/sources_1/bd/joystick/ip/joystick_pmod_jstk2_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7021.879 ; gain = 2.887
update_compile_order -fileset sources_1
current_project zxaudio
reset_run synth_1
INFO: [Project 1-1161] Replacing file V:/ip/zxaudio/zxaudio.srcs/utils_1/imports/synth_1/audio_wrapper.dcp with file V:/synth/zxaudio/zxaudio.runs/synth_1/IIR_filter.dcp
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'audio.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <V:\srcs\sources\bd\audio\audio.bd> 
Wrote  : <V:/srcs/sources/bd/audio/ui/bd_1d055016.ui> 
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/synth/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/sim/audio.v
VHDL Output written to : v:/zxaudio.gen/sources_1/bd/audio/hdl/audio_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block i2s_transceiver_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_scaler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_scaler_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_mono_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tape_mic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tape_ear_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_mono_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigma_delta_dac_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_psg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sigma_delta_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_sync_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC_blocker_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IIR_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_filter_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DC_blocker_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_sync_1 .
Exporting to file v:/zxaudio.gen/sources_1/bd/audio/hw_handoff/audio.hwh
Generated Hardware Definition File v:/zxaudio.gen/sources_1/bd/audio/synth/audio.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_DC_blocker_0_0, cache-ID = 68f03db70a3184a3; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_sync_0_0, cache-ID = 6dc9ade522fccf8c; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_DC_blocker_0_1, cache-ID = 68f03db70a3184a3; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_i2s_transceiver_0_0, cache-ID = d0e34d48c2d0f939; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_IIR_filter_0_0, cache-ID = 1b1e5d56e13e373f; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_sync_0_1, cache-ID = 6dc9ade522fccf8c; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_filter_control_0_0, cache-ID = cc68282af64a19f9; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_sigma_delta_dac_0_0, cache-ID = 9e42d5b549e91b34; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_mono_0_0, cache-ID = db9457c080b3d8a9; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_mono_0_1, cache-ID = db9457c080b3d8a9; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_tape_mic_0_0, cache-ID = 0bf981bbc79713bc; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_psg_0_0, cache-ID = 89d43467115b5485; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_sigma_delta_dac_0_1, cache-ID = 9e42d5b549e91b34; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_reset_0_0, cache-ID = 3bb17a92d243d1c9; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_tape_ear_0_0, cache-ID = 20cf002b4f66d78d; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_scaler_0_0, cache-ID = 7db6deda45089cda; cache size = 2.311 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audio_audio_scaler_0_1, cache-ID = 7db6deda45089cda; cache size = 2.311 MB.
[Sun Dec 19 15:29:51 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxaudio/zxaudio.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 7021.879 ; gain = 0.000
current_project zxjoystick
open_bd_design {V:/srcs/sources/bd/joystick/joystick.bd}
Reading block design file <V:/srcs/sources/bd/joystick/joystick.bd>...
Adding component instance block -- xilinx.com:module_ref:SPI_Master:1.0 - SPI_Master_0
Adding component instance block -- xilinx.com:module_ref:btn_jstk:1.0 - btn_jstk_0
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:pmod_jstk2:1.0 - pmod_jstk2_0
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
generate_target all [get_files  V:/srcs/sources/bd/joystick/joystick.bd]
Wrote  : <V:\srcs\sources\bd\joystick\joystick.bd> 
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/sim/joystick.v
VHDL Output written to : v:/zxjoystick.gen/sources_1/bd/joystick/hdl/joystick_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_Master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block btn_jstk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pmod_jstk2_0 .
Exporting to file v:/zxjoystick.gen/sources_1/bd/joystick/hw_handoff/joystick.hwh
Generated Hardware Definition File v:/zxjoystick.gen/sources_1/bd/joystick/synth/joystick.hwdef
catch { config_ip_cache -export [get_ips -all joystick_SPI_Master_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP joystick_SPI_Master_0_0, cache-ID = a64f808508b1171d; cache size = 0.365 MB.
catch { [ delete_ip_run [get_ips -all joystick_SPI_Master_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxjoystick/zxjoystick.runs/joystick_SPI_Master_0_0_synth_1

catch { config_ip_cache -export [get_ips -all joystick_btn_jstk_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP joystick_btn_jstk_0_0, cache-ID = ac7a5622d452e0ac; cache size = 0.365 MB.
catch { [ delete_ip_run [get_ips -all joystick_btn_jstk_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxjoystick/zxjoystick.runs/joystick_btn_jstk_0_0_synth_1

catch { config_ip_cache -export [get_ips -all joystick_util_vector_logic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP joystick_util_vector_logic_0_0, cache-ID = ce729885cf5ae4ed; cache size = 0.365 MB.
catch { [ delete_ip_run [get_ips -all joystick_util_vector_logic_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxjoystick/zxjoystick.runs/joystick_util_vector_logic_0_0_synth_1

catch { config_ip_cache -export [get_ips -all joystick_pmod_jstk2_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP joystick_pmod_jstk2_0_0, cache-ID = 8ff50b03a6bbb30e; cache size = 0.365 MB.
catch { [ delete_ip_run [get_ips -all joystick_pmod_jstk2_0_0] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxjoystick/zxjoystick.runs/joystick_pmod_jstk2_0_0_synth_1

export_ip_user_files -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] V:/srcs/sources/bd/joystick/joystick.bd]
export_simulation -of_objects [get_files V:/srcs/sources/bd/joystick/joystick.bd] -directory V:/synth/zxjoystick/zxjoystick.ip_user_files/sim_scripts -ip_user_files_dir V:/synth/zxjoystick/zxjoystick.ip_user_files -ipstatic_source_dir V:/synth/zxjoystick/zxjoystick.ip_user_files/ipstatic -lib_map_path [list {modelsim=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/modelsim} {questa=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/questa} {riviera=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/riviera} {activehdl=V:/synth/zxjoystick/zxjoystick.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file V:/synth/zxjoystick/zxjoystick.srcs/utils_1/imports/synth_1/joystick_wrapper.dcp with file V:/synth/zxjoystick/zxjoystick.runs/synth_1/joystick_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory V:/synth/zxjoystick/zxjoystick.runs/synth_1

launch_runs synth_1 -jobs 8
[Sun Dec 19 15:31:24 2021] Launched synth_1...
Run output will be captured here: V:/synth/zxjoystick/zxjoystick.runs/synth_1/runme.log
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_audio' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk_peripheral' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project zxaudio
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
close_project
open_project V:/synth/zxkeyboard/zxkeyboard.xpr
INFO: [BD 41-2613] The output directory v:/zxkeyboard.gen/sources_1/bd/keyboard for keyboard cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/zxkeyboard.gen/sources_1/bd/keyboard/hdl/keyboard_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_special_keys_0_0/keyboard_special_keys_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_special_keys_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_membrane_0_0/keyboard_membrane_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_membrane_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_keyb_clocks_0_0/keyboard_keyb_clocks_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_keyb_clocks_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_emu_fnkeys_0_0/keyboard_emu_fnkeys_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_emu_fnkeys_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_ps2_keyb_0_0/keyboard_ps2_keyb_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_ps2_keyb_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_Ps2Interface_0_0/keyboard_Ps2Interface_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_Ps2Interface_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_xlconstant_0_0/keyboard_xlconstant_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_xlconstant_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/keyboard/ip/keyboard_xlconstant_high_0/keyboard_xlconstant_high_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxkeyboard.gen/sources_1/bd/keyboard/ip/keyboard_xlconstant_high_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7028.961 ; gain = 0.000
ipx::open_ipxact_file V:/ip/zxjoystick/component.xml
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5905] All packaged files should be located below the IP definition file (xml)
WARNING: [IP_Flow 19-5661] Bus Interface 'jstk_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'jstk_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project zxjoystick
update_ip_catalog -rebuild -repo_path v:/ip
INFO: [IP_Flow 19-725] Reloaded user IP repository 'v:/ip'
current_project zxkeyboard
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project zxjoystick
close_project
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See V:/synth/pmod_esp32/vivado_pid37140.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See V:/synth/pmod_esp32/vivado_pid37140.debug)
open_project V:/synth/zxmouse/zxmouse.xpr
INFO: [BD 41-2613] The output directory v:/zxmouse.gen/sources_1/bd/mouse for mouse cannot be found.
CRITICAL WARNING: [Project 1-19] Could not find the file 'V:/zxmouse.gen/sources_1/bd/mouse/hdl/mouse_wrapper.v'.
Scanning sources...
Finished scanning sources
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mouse/ip/mouse_ps2_mouse_0_0/mouse_ps2_mouse_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_ps2_mouse_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'v:/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mouse/ip/mouse_xlslice_0_0/mouse_xlslice_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_xlslice_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [IP_Flow 19-8049] The IP file 'V:/srcs/sources/bd/mouse/ip/mouse_xlconcat_0_0/mouse_xlconcat_0_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'v:/zxmouse.gen/sources_1/bd/mouse/ip/mouse_xlconcat_0_0'. Alternatively a copy of the IP can be imported into the project using the import_ip command.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 7036.637 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 19 15:35:48 2021...
