Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Fri Dec  7 17:29:45 2018
| Host         : DESKTOP-RO8D54L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mcs_top_vanilla_control_sets_placed.rpt
| Design       : mcs_top_vanilla
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      6 |            1 |
|      8 |            4 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           29 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           27 |
| No           | No                    | Yes                    |              98 |           25 |
| No           | Yes                   | No                     |             132 |           30 |
| Yes          | No                    | No                     |              64 |           24 |
| Yes          | No                    | Yes                    |             262 |           41 |
| Yes          | Yes                   | No                     |             338 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                      Enable Signal                                                     |                                                  Set/Reset Signal                                                 | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0 |                1 |              2 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                        |                1 |              2 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                        |                1 |              2 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                        |                3 |              6 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                 |                2 |              8 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/s_next                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                2 |              8 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/rst_0/U0/bus_struct_reset[0]                                                                        |                3 |              8 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/s_next                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                2 |              8 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/rst_0/U0/EXT_LPF/lpf_int                                                                            |                1 |             10 |
|  clk_IBUF_BUFG | cpu_unit/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                  | cpu_unit/inst/rst_0/U0/SEQ/SEQ_COUNTER/clear                                                                      |                1 |             12 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0   | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S65_out           |                2 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_rx_unit/b_next                                                                     | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                1 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/b_next_0                                                                   | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                4 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/E[0]                                                                       | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                3 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/uart_tx_unit/r_ptr_logic_reg[7][0]                                                      | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                3 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/w_ptr_logic[7]_i_1_n_0                                              | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                3 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/r_ptr_logic[7]_i_1_n_0                                              | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                3 |             16 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/wr_dvsr                                                                                           | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                3 |             22 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/buf_reg_reg[15]                                                     |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/buf_reg_reg[15]_1                                                   |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/buf_reg_reg[15]_0                                                   |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/b_reg_reg[7]_2                                                      |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/b_reg_reg[7]                                                        |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/b_reg_reg[7]_0                                                      |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_tx_unit/c_unit/b_reg_reg[7]_1                                                      |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/buf_reg_reg[15]_2                                                   |                                                                                                                   |                3 |             24 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write               | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                        |                6 |             30 |
|  clk_IBUF_BUFG | mmio_unit/gpo_slot2/wr_en                                                                                              | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                8 |             32 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                        |                8 |             32 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/E[0] | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                        |                6 |             32 |
|  clk_IBUF_BUFG |                                                                                                                        | cpu_unit/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                             |               11 |             64 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0   |                                                                                                                   |               24 |             64 |
|  clk_IBUF_BUFG | cpu_unit/inst/iomodule_0/U0/p_22_out                                                                                   | cpu_unit/inst/rst_0/U0/peripheral_reset[0]                                                                        |               17 |             66 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                |                                                                                                                   |               12 |             94 |
|  clk_IBUF_BUFG | mmio_unit/timer_slot0/count_reg[47]_i_1_n_0                                                                            | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |                9 |             96 |
|  clk_IBUF_BUFG |                                                                                                                        | mmio_unit/uart_slot1/uart_unit/fifo_rx_unit/c_unit/AR[0]                                                          |               25 |             98 |
|  clk_IBUF_BUFG |                                                                                                                        |                                                                                                                   |               28 |            148 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0   | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                        |               32 |            180 |
|  clk_IBUF_BUFG | cpu_unit/inst/microblaze_I/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                           |                                                                                                                   |               32 |            256 |
+----------------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------------+----------------+


