
With the port wizard an attempt is made to simplify the
generation of the pinout configuration for a logic design.
It analyzes an (already imported) netlist and uses a simple
port usage configuration to generate Verilog input/output module ports.

