

================================================================
== Vivado HLS Report for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'
================================================================
* Date:           Fri Jun 27 09:42:51 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.429 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052| 10.260 us | 10.260 us |  2052|  2052|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     2050|     2050|         5|          2|          1|  1024|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    696|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|   1348|    -|
|Memory           |        0|      -|     256|    128|    -|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|     756|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1012|   2367|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |myproject_axi_mux_42_16_1_1_U107  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  337|    0|
    |myproject_axi_mux_42_16_1_1_U108  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  337|    0|
    |myproject_axi_mux_42_16_1_1_U109  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  337|    0|
    |myproject_axi_mux_42_16_1_1_U110  |myproject_axi_mux_42_16_1_1  |        0|      0|  0|  337|    0|
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+
    |Total                             |                             |        0|      0|  0| 1348|    0|
    +----------------------------------+-----------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_6_0_0_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi  |        0|  64|  32|    0|    32|   16|     1|          512|
    |line_buffer_Array_V_6_0_1_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi  |        0|  64|  32|    0|    32|   16|     1|          512|
    |line_buffer_Array_V_6_0_2_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi  |        0|  64|  32|    0|    32|   16|     1|          512|
    |line_buffer_Array_V_6_0_3_U  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi  |        0|  64|  32|    0|    32|   16|     1|          512|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        0| 256| 128|    0|   128|   64|     4|         2048|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln220_fu_454_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln222_fu_466_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln225_fu_410_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln227_fu_422_p2               |     +    |      0|  0|  39|          32|           1|
    |add_ln241_fu_168_p2               |     +    |      0|  0|  13|          11|           1|
    |and_ln191_3_fu_348_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_4_fu_354_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln191_fu_342_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_263                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_269                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_303                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_313                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_318                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_322                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_671                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_676                  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op118         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_371_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_24_fu_366_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_25_fu_497_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_26_fu_377_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_27_fu_531_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_28_fu_388_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_29_fu_565_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_2_fu_382_p2           |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_30_fu_393_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_31_fu_399_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_32_fu_599_p2          |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln1496_fu_360_p2             |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln191_4_fu_316_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_5_fu_326_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_6_fu_336_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln191_fu_306_p2              |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln212_fu_404_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln216_fu_448_p2              |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln241_fu_162_p2              |   icmp   |      0|  0|  13|          11|          12|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |select_ln222_fu_472_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln227_fu_428_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln66_32_fu_485_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_33_fu_492_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_34_fu_506_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_35_fu_514_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_36_fu_519_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_37_fu_526_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_38_fu_548_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_39_fu_540_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_40_fu_560_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_41_fu_582_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_42_fu_553_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_43_fu_594_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln66_44_fu_574_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_45_fu_587_p3          |  select  |      0|  0|   3|           1|           2|
    |select_ln66_46_fu_608_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln66_fu_480_p3             |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 696|         571|         389|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  27|          5|    1|          5|
    |ap_done                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_144_p4      |   9|          2|   11|         22|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_151  |  15|          3|   32|         96|
    |ap_sig_allocacmp_sY_3_load                   |   9|          2|   32|         64|
    |data_V_data_0_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n                        |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_140                       |   9|          2|   11|         22|
    |pX_3                                         |   9|          2|   32|         64|
    |pY_3                                         |   9|          2|   32|         64|
    |real_start                                   |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                         |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                         |   9|          2|    1|          2|
    |sX_3                                         |   9|          2|   32|         64|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 195|         42|  194|        423|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln241_reg_677                            |  11|   0|   11|          0|
    |and_ln191_4_reg_790                          |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   4|   0|    4|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_i_i_reg_151  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_storemerge_i_i_reg_151  |  32|   0|   32|          0|
    |icmp_ln1496_1_reg_806                        |   1|   0|    1|          0|
    |icmp_ln1496_24_reg_800                       |   1|   0|    1|          0|
    |icmp_ln1496_26_reg_812                       |   1|   0|    1|          0|
    |icmp_ln1496_28_reg_824                       |   1|   0|    1|          0|
    |icmp_ln1496_2_reg_818                        |   1|   0|    1|          0|
    |icmp_ln1496_30_reg_830                       |   1|   0|    1|          0|
    |icmp_ln1496_31_reg_836                       |   1|   0|    1|          0|
    |icmp_ln1496_reg_794                          |   1|   0|    1|          0|
    |icmp_ln212_reg_842                           |   1|   0|    1|          0|
    |icmp_ln216_reg_851                           |   1|   0|    1|          0|
    |icmp_ln241_reg_673                           |   1|   0|    1|          0|
    |icmp_ln241_reg_673_pp0_iter1_reg             |   1|   0|    1|          0|
    |indvar_flatten_reg_140                       |  11|   0|   11|          0|
    |kernel_data_V_6_12                           |  16|   0|   16|          0|
    |kernel_data_V_6_13                           |  16|   0|   16|          0|
    |kernel_data_V_6_14                           |  16|   0|   16|          0|
    |kernel_data_V_6_15                           |  16|   0|   16|          0|
    |kernel_data_V_6_4                            |  16|   0|   16|          0|
    |kernel_data_V_6_5                            |  16|   0|   16|          0|
    |kernel_data_V_6_6                            |  16|   0|   16|          0|
    |kernel_data_V_6_7                            |  16|   0|   16|          0|
    |pX_3                                         |  32|   0|   32|          0|
    |pY_3                                         |  32|   0|   32|          0|
    |pool_window_0_V_10_reg_760                   |  16|   0|   16|          0|
    |pool_window_0_V_8_reg_748                    |  16|   0|   16|          0|
    |pool_window_0_V_9_reg_754                    |  16|   0|   16|          0|
    |pool_window_0_V_reg_742                      |  16|   0|   16|          0|
    |pool_window_1_V_10_reg_736                   |  16|   0|   16|          0|
    |pool_window_1_V_8_reg_724                    |  16|   0|   16|          0|
    |pool_window_1_V_9_reg_730                    |  16|   0|   16|          0|
    |pool_window_1_V_reg_718                      |  16|   0|   16|          0|
    |pool_window_2_V_10_reg_784                   |  16|   0|   16|          0|
    |pool_window_2_V_8_reg_772                    |  16|   0|   16|          0|
    |pool_window_2_V_9_reg_778                    |  16|   0|   16|          0|
    |pool_window_2_V_reg_766                      |  16|   0|   16|          0|
    |pool_window_3_V_10_reg_709                   |  16|   0|   16|          0|
    |pool_window_3_V_10_reg_709_pp0_iter1_reg     |  16|   0|   16|          0|
    |pool_window_3_V_8_reg_691                    |  16|   0|   16|          0|
    |pool_window_3_V_8_reg_691_pp0_iter1_reg      |  16|   0|   16|          0|
    |pool_window_3_V_9_reg_700                    |  16|   0|   16|          0|
    |pool_window_3_V_9_reg_700_pp0_iter1_reg      |  16|   0|   16|          0|
    |pool_window_3_V_reg_682                      |  16|   0|   16|          0|
    |pool_window_3_V_reg_682_pp0_iter1_reg        |  16|   0|   16|          0|
    |sX_3                                         |  32|   0|   32|          0|
    |sY_3                                         |  32|   0|   32|          0|
    |select_ln222_reg_855                         |  32|   0|   32|          0|
    |select_ln227_reg_846                         |  32|   0|   32|          0|
    |select_ln66_34_reg_860                       |   2|   0|    2|          0|
    |select_ln66_39_reg_865                       |   2|   0|    2|          0|
    |select_ln66_44_reg_870                       |   2|   0|    2|          0|
    |select_ln66_46_reg_875                       |   2|   0|    2|          0|
    |start_once_reg                               |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 756|   0|  756|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_out                | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|start_write              | out |    1| ap_ctrl_hs | pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                             data_V_data_0_V                             |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                             data_V_data_1_V                             |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                             data_V_data_2_V                             |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                             data_V_data_3_V                             |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                              res_V_data_0_V                             |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                              res_V_data_1_V                             |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                              res_V_data_2_V                             |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                              res_V_data_3_V                             |    pointer   |
+-------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

