# verilog_defaults -add -I/home/jose/devel/fpgas/cell_src_snk/
read_verilog bin_to_disp.v; 
read_verilog debouncer.v; 
read_verilog cellnet_src.v; 
read_verilog cellnet_snk.v; 
read_verilog numbers.v;
synth_ice40 -blif numbers.blif;
synth_ice40 -json numbers.json;
