
ECE574 Final Project Report

A reconfigurable Verilog model for RAM-based partially pipelined FIR Filters.
Presents a 24-bit, 256-tap, 8-pipelines implementation as demonstration of its flexibility.

Final Report PDF located in: 
    latex/final_report.pdf

Source codes located in: 
    fir_filter/src/*

Verification testbench in: 
    fir_filter/verif/tb_top_level.sv

Python scripts for input signal and filter weights:
    fir_filter/python/*

