// Seed: 955820828
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri1  id_4,
    output uwire id_5
);
  wand id_7 = 1;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    output wire id_9,
    input wor id_10,
    output uwire id_11,
    input supply1 id_12,
    output wand id_13,
    output wor id_14,
    input supply0 id_15,
    input uwire id_16,
    output supply0 id_17
);
  assign id_13 = 1;
  module_0(
      id_14, id_16, id_6, id_2, id_2, id_13
  );
endmodule
