<stg><name>conv_line_buffer_shi</name>


<trans_list>

<trans id="99" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %go_up_0 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="go_up_0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:2  %go_up_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="go_up_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data) nounwind

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %go_up_0 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 3), align 4

]]></Node>
<StgValue><ssdm name="go_up_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:2  %go_up_1 = load i32* getelementptr inbounds ([9 x i32]* @cal_conv, i64 0, i64 6), align 8

]]></Node>
<StgValue><ssdm name="go_up_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %icmp_ln63 = icmp eq i2 %i_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %i = add i2 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln63, label %.preheader1.preheader, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader2.preheader:4  %tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2.preheader:5  %or_ln70 = or i5 %tmp_7, 3

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader2.preheader:6  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln70)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader:7  %conv_line_buffer_add = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.preheader2.preheader:9  %conv_line_buffer_loa = load i32* %conv_line_buffer_add, align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="2">
<![CDATA[
.preheader2.preheader:0  %zext_ln68 = zext i2 %i_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader2.preheader:1  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="4">
<![CDATA[
.preheader2.preheader:2  %zext_ln68_1 = zext i4 %tmp to i5

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2.preheader:3  %sub_ln68 = sub i5 %zext_ln68_1, %zext_ln68

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader2.preheader:8  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i_0, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.preheader2.preheader:9  %conv_line_buffer_loa = load i32* %conv_line_buffer_add, align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:10  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i2 [ %j, %4 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:1  %icmp_ln65 = icmp eq i2 %j_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:3  %j = add i2 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln65, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %j_0, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="2">
<![CDATA[
:0  %zext_ln68_2 = zext i2 %j to i5

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln68 = add i5 %sub_ln68, %zext_ln68_2

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
:2  %sext_ln68 = sext i5 %add_ln68 to i64

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cal_conv_addr = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln68

]]></Node>
<StgValue><ssdm name="cal_conv_addr"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
:4  %cal_conv_load = load i32* %cal_conv_addr, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="2">
<![CDATA[
:5  %zext_ln68_3 = zext i2 %j_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %add_ln68_1 = add i5 %sub_ln68, %zext_ln68_3

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="2">
<![CDATA[
:0  %zext_ln70 = zext i2 %j_0 to i5

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %add_ln70 = add i5 %sub_ln68, %zext_ln70

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
:2  %sext_ln70 = sext i5 %add_ln70 to i64

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %cal_conv_addr_3 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln70

]]></Node>
<StgValue><ssdm name="cal_conv_addr_3"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln70 = select i1 %tmp_3, i32 %data_read, i32 %conv_line_buffer_loa

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:5  store i32 %select_ln70, i32* %cal_conv_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="4">
<![CDATA[
:4  %cal_conv_load = load i32* %cal_conv_addr, align 4

]]></Node>
<StgValue><ssdm name="cal_conv_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
:7  %sext_ln68_1 = sext i5 %add_ln68_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln68_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %cal_conv_addr_2 = getelementptr [9 x i32]* @cal_conv, i64 0, i64 %sext_ln68_1

]]></Node>
<StgValue><ssdm name="cal_conv_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %cal_conv_load, i32* %cal_conv_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader1:0  %i1_0 = phi i2 [ %i_10, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:1  %icmp_ln76 = icmp eq i2 %i1_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader1:3  %i_10 = add i2 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln76, label %9, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %i1_0, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %zext_ln81 = zext i5 %tmp_9 to i6

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %or_ln81 = or i5 %tmp_9, 7

]]></Node>
<StgValue><ssdm name="or_ln81"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="59" op_2_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln81)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %conv_line_buffer_add_1 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2">
<![CDATA[
.preheader.preheader:5  %trunc_ln81 = trunc i2 %i1_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader:6  %select_ln81 = select i1 %trunc_ln81, i32 %go_up_1, i32 %go_up_0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln87"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j2_0 = phi i4 [ %j_4, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln78 = icmp eq i4 %j2_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_4 = add i4 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln78, label %.preheader1.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln80 = icmp eq i4 %j2_0, 7

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln80, label %6, label %7

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="4">
<![CDATA[
:0  %zext_ln83 = zext i4 %j_4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln83 = add i6 %zext_ln81, %zext_ln83

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln83_1 = zext i6 %add_ln83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_line_buffer_add_2 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln83_1

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_2"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
:4  %conv_line_buffer_loa_1 = load i32* %conv_line_buffer_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_1"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="4">
<![CDATA[
:5  %zext_ln83_2 = zext i4 %j2_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %add_ln83_1 = add i6 %zext_ln81, %zext_ln83_2

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store i32 %select_ln81, i32* %conv_line_buffer_add_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="icmp_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="4">
<![CDATA[
:4  %conv_line_buffer_loa_1 = load i32* %conv_line_buffer_add_2, align 4

]]></Node>
<StgValue><ssdm name="conv_line_buffer_loa_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln83_3 = zext i6 %add_ln83_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %conv_line_buffer_add_3 = getelementptr [16 x i32]* @conv_line_buffer, i64 0, i64 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="conv_line_buffer_add_3"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store i32 %conv_line_buffer_loa_1, i32* %conv_line_buffer_add_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="116" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="117" name="conv_line_buffer" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_line_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="cal_conv" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="cal_conv"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="120" from="StgValue_119" to="go_up_0" fromId="119" toId="10">
</dataflow>
<dataflow id="122" from="StgValue_121" to="go_up_1" fromId="121" toId="11">
</dataflow>
<dataflow id="124" from="_ssdm_op_Read.ap_auto.i32" to="data_read" fromId="123" toId="12">
</dataflow>
<dataflow id="125" from="data" to="data_read" fromId="116" toId="12">
</dataflow>
<dataflow id="126" from="StgValue_119" to="go_up_0" fromId="119" toId="13">
</dataflow>
<dataflow id="127" from="StgValue_121" to="go_up_1" fromId="121" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_128" to="i_0" fromId="128" toId="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln63" to="i_0" fromId="15" toId="16">
</dataflow>
<dataflow id="131" from="i" to="i_0" fromId="19" toId="16">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="132" from="br_ln0" to="i_0" fromId="55" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="133" from="i_0" to="icmp_ln63" fromId="16" toId="17">
</dataflow>
<dataflow id="135" from="StgValue_134" to="icmp_ln63" fromId="134" toId="17">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="136" toId="18">
</dataflow>
<dataflow id="139" from="StgValue_138" to="empty" fromId="138" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_138" to="empty" fromId="138" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_138" to="empty" fromId="138" toId="18">
</dataflow>
<dataflow id="142" from="i_0" to="i" fromId="16" toId="19">
</dataflow>
<dataflow id="144" from="StgValue_143" to="i" fromId="143" toId="19">
</dataflow>
<dataflow id="145" from="icmp_ln63" to="br_ln63" fromId="17" toId="20">
</dataflow>
<dataflow id="147" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_7" fromId="146" toId="21">
</dataflow>
<dataflow id="148" from="i_0" to="tmp_7" fromId="16" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_149" to="tmp_7" fromId="149" toId="21">
</dataflow>
<dataflow id="151" from="tmp_7" to="or_ln70" fromId="21" toId="22">
</dataflow>
<dataflow id="153" from="StgValue_152" to="or_ln70" fromId="152" toId="22">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i64.i59.i5" to="tmp_8" fromId="154" toId="23">
</dataflow>
<dataflow id="157" from="StgValue_156" to="tmp_8" fromId="156" toId="23">
</dataflow>
<dataflow id="158" from="or_ln70" to="tmp_8" fromId="22" toId="23">
</dataflow>
<dataflow id="159" from="conv_line_buffer" to="conv_line_buffer_add" fromId="117" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_160" to="conv_line_buffer_add" fromId="160" toId="24">
</dataflow>
<dataflow id="162" from="tmp_8" to="conv_line_buffer_add" fromId="23" toId="24">
</dataflow>
<dataflow id="163" from="conv_line_buffer_add" to="conv_line_buffer_loa" fromId="24" toId="25">
</dataflow>
<dataflow id="164" from="i_0" to="zext_ln68" fromId="16" toId="27">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="165" toId="28">
</dataflow>
<dataflow id="167" from="i_0" to="tmp" fromId="16" toId="28">
</dataflow>
<dataflow id="168" from="StgValue_128" to="tmp" fromId="128" toId="28">
</dataflow>
<dataflow id="169" from="tmp" to="zext_ln68_1" fromId="28" toId="29">
</dataflow>
<dataflow id="170" from="zext_ln68_1" to="sub_ln68" fromId="29" toId="30">
</dataflow>
<dataflow id="171" from="zext_ln68" to="sub_ln68" fromId="27" toId="30">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitSelect.i1.i2.i32" to="tmp_3" fromId="172" toId="31">
</dataflow>
<dataflow id="174" from="i_0" to="tmp_3" fromId="16" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp_3" fromId="175" toId="31">
</dataflow>
<dataflow id="177" from="conv_line_buffer_add" to="conv_line_buffer_loa" fromId="24" toId="32">
</dataflow>
<dataflow id="178" from="j" to="j_0" fromId="37" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="br_ln65" to="j_0" fromId="61" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="180" from="StgValue_128" to="j_0" fromId="128" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="br_ln65" to="j_0" fromId="33" toId="34">
</dataflow>
<dataflow id="182" from="j_0" to="icmp_ln65" fromId="34" toId="35">
</dataflow>
<dataflow id="183" from="StgValue_134" to="icmp_ln65" fromId="134" toId="35">
</dataflow>
<dataflow id="184" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="136" toId="36">
</dataflow>
<dataflow id="185" from="StgValue_138" to="empty_19" fromId="138" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_138" to="empty_19" fromId="138" toId="36">
</dataflow>
<dataflow id="187" from="StgValue_138" to="empty_19" fromId="138" toId="36">
</dataflow>
<dataflow id="188" from="j_0" to="j" fromId="34" toId="37">
</dataflow>
<dataflow id="189" from="StgValue_143" to="j" fromId="143" toId="37">
</dataflow>
<dataflow id="190" from="icmp_ln65" to="br_ln65" fromId="35" toId="38">
</dataflow>
<dataflow id="191" from="_ssdm_op_BitSelect.i1.i2.i32" to="tmp_4" fromId="172" toId="39">
</dataflow>
<dataflow id="192" from="j_0" to="tmp_4" fromId="34" toId="39">
</dataflow>
<dataflow id="193" from="StgValue_175" to="tmp_4" fromId="175" toId="39">
</dataflow>
<dataflow id="194" from="tmp_4" to="br_ln67" fromId="39" toId="40">
</dataflow>
<dataflow id="195" from="j" to="zext_ln68_2" fromId="37" toId="41">
</dataflow>
<dataflow id="196" from="sub_ln68" to="add_ln68" fromId="30" toId="42">
</dataflow>
<dataflow id="197" from="zext_ln68_2" to="add_ln68" fromId="41" toId="42">
</dataflow>
<dataflow id="198" from="add_ln68" to="sext_ln68" fromId="42" toId="43">
</dataflow>
<dataflow id="199" from="cal_conv" to="cal_conv_addr" fromId="118" toId="44">
</dataflow>
<dataflow id="200" from="StgValue_160" to="cal_conv_addr" fromId="160" toId="44">
</dataflow>
<dataflow id="201" from="sext_ln68" to="cal_conv_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="202" from="cal_conv_addr" to="cal_conv_load" fromId="44" toId="45">
</dataflow>
<dataflow id="203" from="j_0" to="zext_ln68_3" fromId="34" toId="46">
</dataflow>
<dataflow id="204" from="sub_ln68" to="add_ln68_1" fromId="30" toId="47">
</dataflow>
<dataflow id="205" from="zext_ln68_3" to="add_ln68_1" fromId="46" toId="47">
</dataflow>
<dataflow id="206" from="j_0" to="zext_ln70" fromId="34" toId="48">
</dataflow>
<dataflow id="207" from="sub_ln68" to="add_ln70" fromId="30" toId="49">
</dataflow>
<dataflow id="208" from="zext_ln70" to="add_ln70" fromId="48" toId="49">
</dataflow>
<dataflow id="209" from="add_ln70" to="sext_ln70" fromId="49" toId="50">
</dataflow>
<dataflow id="210" from="cal_conv" to="cal_conv_addr_3" fromId="118" toId="51">
</dataflow>
<dataflow id="211" from="StgValue_160" to="cal_conv_addr_3" fromId="160" toId="51">
</dataflow>
<dataflow id="212" from="sext_ln70" to="cal_conv_addr_3" fromId="50" toId="51">
</dataflow>
<dataflow id="213" from="tmp_3" to="select_ln70" fromId="31" toId="52">
</dataflow>
<dataflow id="214" from="data_read" to="select_ln70" fromId="12" toId="52">
</dataflow>
<dataflow id="215" from="conv_line_buffer_loa" to="select_ln70" fromId="32" toId="52">
</dataflow>
<dataflow id="216" from="select_ln70" to="store_ln70" fromId="52" toId="53">
</dataflow>
<dataflow id="217" from="cal_conv_addr_3" to="store_ln70" fromId="51" toId="53">
</dataflow>
<dataflow id="218" from="cal_conv_addr" to="cal_conv_load" fromId="44" toId="56">
</dataflow>
<dataflow id="219" from="add_ln68_1" to="sext_ln68_1" fromId="47" toId="57">
</dataflow>
<dataflow id="220" from="cal_conv" to="cal_conv_addr_2" fromId="118" toId="58">
</dataflow>
<dataflow id="221" from="StgValue_160" to="cal_conv_addr_2" fromId="160" toId="58">
</dataflow>
<dataflow id="222" from="sext_ln68_1" to="cal_conv_addr_2" fromId="57" toId="58">
</dataflow>
<dataflow id="223" from="cal_conv_load" to="store_ln68" fromId="56" toId="59">
</dataflow>
<dataflow id="224" from="cal_conv_addr_2" to="store_ln68" fromId="58" toId="59">
</dataflow>
<dataflow id="225" from="i_10" to="i1_0" fromId="65" toId="62">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="226" from="br_ln0" to="i1_0" fromId="92" toId="62">
<BackEdge/>
</dataflow>
<dataflow id="227" from="StgValue_128" to="i1_0" fromId="128" toId="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="228" from="br_ln76" to="i1_0" fromId="26" toId="62">
</dataflow>
<dataflow id="229" from="i1_0" to="icmp_ln76" fromId="62" toId="63">
</dataflow>
<dataflow id="231" from="StgValue_230" to="icmp_ln76" fromId="230" toId="63">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="136" toId="64">
</dataflow>
<dataflow id="234" from="StgValue_233" to="empty_20" fromId="233" toId="64">
</dataflow>
<dataflow id="235" from="StgValue_233" to="empty_20" fromId="233" toId="64">
</dataflow>
<dataflow id="236" from="StgValue_233" to="empty_20" fromId="233" toId="64">
</dataflow>
<dataflow id="237" from="i1_0" to="i_10" fromId="62" toId="65">
</dataflow>
<dataflow id="238" from="StgValue_143" to="i_10" fromId="143" toId="65">
</dataflow>
<dataflow id="239" from="icmp_ln76" to="br_ln76" fromId="63" toId="66">
</dataflow>
<dataflow id="240" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_9" fromId="146" toId="67">
</dataflow>
<dataflow id="241" from="i1_0" to="tmp_9" fromId="62" toId="67">
</dataflow>
<dataflow id="242" from="StgValue_149" to="tmp_9" fromId="149" toId="67">
</dataflow>
<dataflow id="243" from="tmp_9" to="zext_ln81" fromId="67" toId="68">
</dataflow>
<dataflow id="244" from="tmp_9" to="or_ln81" fromId="67" toId="69">
</dataflow>
<dataflow id="246" from="StgValue_245" to="or_ln81" fromId="245" toId="69">
</dataflow>
<dataflow id="247" from="_ssdm_op_BitConcatenate.i64.i59.i5" to="tmp_s" fromId="154" toId="70">
</dataflow>
<dataflow id="248" from="StgValue_156" to="tmp_s" fromId="156" toId="70">
</dataflow>
<dataflow id="249" from="or_ln81" to="tmp_s" fromId="69" toId="70">
</dataflow>
<dataflow id="250" from="conv_line_buffer" to="conv_line_buffer_add_1" fromId="117" toId="71">
</dataflow>
<dataflow id="251" from="StgValue_160" to="conv_line_buffer_add_1" fromId="160" toId="71">
</dataflow>
<dataflow id="252" from="tmp_s" to="conv_line_buffer_add_1" fromId="70" toId="71">
</dataflow>
<dataflow id="253" from="i1_0" to="trunc_ln81" fromId="62" toId="72">
</dataflow>
<dataflow id="254" from="trunc_ln81" to="select_ln81" fromId="72" toId="73">
</dataflow>
<dataflow id="255" from="go_up_1" to="select_ln81" fromId="14" toId="73">
</dataflow>
<dataflow id="256" from="go_up_0" to="select_ln81" fromId="13" toId="73">
</dataflow>
<dataflow id="257" from="j_4" to="j2_0" fromId="79" toId="76">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="258" from="br_ln78" to="j2_0" fromId="98" toId="76">
<BackEdge/>
</dataflow>
<dataflow id="260" from="StgValue_259" to="j2_0" fromId="259" toId="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="261" from="br_ln78" to="j2_0" fromId="74" toId="76">
</dataflow>
<dataflow id="262" from="j2_0" to="icmp_ln78" fromId="76" toId="77">
</dataflow>
<dataflow id="264" from="StgValue_263" to="icmp_ln78" fromId="263" toId="77">
</dataflow>
<dataflow id="265" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="136" toId="78">
</dataflow>
<dataflow id="267" from="StgValue_266" to="empty_21" fromId="266" toId="78">
</dataflow>
<dataflow id="268" from="StgValue_266" to="empty_21" fromId="266" toId="78">
</dataflow>
<dataflow id="269" from="StgValue_266" to="empty_21" fromId="266" toId="78">
</dataflow>
<dataflow id="270" from="j2_0" to="j_4" fromId="76" toId="79">
</dataflow>
<dataflow id="272" from="StgValue_271" to="j_4" fromId="271" toId="79">
</dataflow>
<dataflow id="273" from="icmp_ln78" to="br_ln78" fromId="77" toId="80">
</dataflow>
<dataflow id="274" from="j2_0" to="icmp_ln80" fromId="76" toId="81">
</dataflow>
<dataflow id="276" from="StgValue_275" to="icmp_ln80" fromId="275" toId="81">
</dataflow>
<dataflow id="277" from="icmp_ln80" to="br_ln80" fromId="81" toId="82">
</dataflow>
<dataflow id="278" from="j_4" to="zext_ln83" fromId="79" toId="83">
</dataflow>
<dataflow id="279" from="zext_ln81" to="add_ln83" fromId="68" toId="84">
</dataflow>
<dataflow id="280" from="zext_ln83" to="add_ln83" fromId="83" toId="84">
</dataflow>
<dataflow id="281" from="add_ln83" to="zext_ln83_1" fromId="84" toId="85">
</dataflow>
<dataflow id="282" from="conv_line_buffer" to="conv_line_buffer_add_2" fromId="117" toId="86">
</dataflow>
<dataflow id="283" from="StgValue_160" to="conv_line_buffer_add_2" fromId="160" toId="86">
</dataflow>
<dataflow id="284" from="zext_ln83_1" to="conv_line_buffer_add_2" fromId="85" toId="86">
</dataflow>
<dataflow id="285" from="conv_line_buffer_add_2" to="conv_line_buffer_loa_1" fromId="86" toId="87">
</dataflow>
<dataflow id="286" from="j2_0" to="zext_ln83_2" fromId="76" toId="88">
</dataflow>
<dataflow id="287" from="zext_ln81" to="add_ln83_1" fromId="68" toId="89">
</dataflow>
<dataflow id="288" from="zext_ln83_2" to="add_ln83_1" fromId="88" toId="89">
</dataflow>
<dataflow id="289" from="select_ln81" to="store_ln81" fromId="73" toId="90">
</dataflow>
<dataflow id="290" from="conv_line_buffer_add_1" to="store_ln81" fromId="71" toId="90">
</dataflow>
<dataflow id="291" from="conv_line_buffer_add_2" to="conv_line_buffer_loa_1" fromId="86" toId="93">
</dataflow>
<dataflow id="292" from="add_ln83_1" to="zext_ln83_3" fromId="89" toId="94">
</dataflow>
<dataflow id="293" from="conv_line_buffer" to="conv_line_buffer_add_3" fromId="117" toId="95">
</dataflow>
<dataflow id="294" from="StgValue_160" to="conv_line_buffer_add_3" fromId="160" toId="95">
</dataflow>
<dataflow id="295" from="zext_ln83_3" to="conv_line_buffer_add_3" fromId="94" toId="95">
</dataflow>
<dataflow id="296" from="conv_line_buffer_loa_1" to="store_ln83" fromId="93" toId="96">
</dataflow>
<dataflow id="297" from="conv_line_buffer_add_3" to="store_ln83" fromId="95" toId="96">
</dataflow>
<dataflow id="298" from="icmp_ln63" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="299" from="icmp_ln65" to="StgValue_5" fromId="35" toId="5">
</dataflow>
<dataflow id="300" from="tmp_4" to="StgValue_5" fromId="39" toId="5">
</dataflow>
<dataflow id="301" from="tmp_4" to="StgValue_6" fromId="39" toId="6">
</dataflow>
<dataflow id="302" from="icmp_ln76" to="StgValue_7" fromId="63" toId="7">
</dataflow>
<dataflow id="303" from="icmp_ln78" to="StgValue_8" fromId="77" toId="8">
</dataflow>
<dataflow id="304" from="icmp_ln80" to="StgValue_8" fromId="81" toId="8">
</dataflow>
<dataflow id="305" from="icmp_ln80" to="StgValue_9" fromId="81" toId="9">
</dataflow>
</dataflows>


</stg>
