/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [28:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  reg [12:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [7:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  reg [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [37:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_4z[4] & celloutsig_1_2z);
  assign celloutsig_1_19z = !(celloutsig_1_13z[3] ? celloutsig_1_1z[4] : celloutsig_1_15z);
  assign celloutsig_0_5z = !(celloutsig_0_3z[9] ? celloutsig_0_3z[3] : celloutsig_0_1z[9]);
  assign celloutsig_1_15z = celloutsig_1_5z | ~(celloutsig_1_10z);
  assign celloutsig_1_0z = in_data[141] | ~(in_data[177]);
  assign celloutsig_0_13z = celloutsig_0_12z ^ celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_10z[2] ^ celloutsig_0_3z[9];
  assign celloutsig_0_15z = ~(celloutsig_0_9z[5] ^ celloutsig_0_14z);
  assign celloutsig_0_3z = { celloutsig_0_1z[3:2], celloutsig_0_0z } + in_data[85:72];
  assign celloutsig_1_8z = in_data[188:185] + celloutsig_1_1z[3:0];
  assign celloutsig_1_11z = { in_data[183:170], celloutsig_1_8z } + { in_data[111:101], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_18z = { in_data[79:47], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z } == { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_5z = { in_data[184:183], celloutsig_1_2z } > { in_data[137], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_0z[9:7], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z } && celloutsig_0_1z;
  assign celloutsig_0_2z = celloutsig_0_1z[11:9] && celloutsig_0_0z[9:7];
  assign celloutsig_1_3z = in_data[157:141] % { 1'h1, in_data[113:99], celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_11z[15:13], celloutsig_1_8z, celloutsig_1_9z } % { 1'h1, celloutsig_1_11z[12], celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[64:53] * in_data[17:6];
  assign celloutsig_0_16z = { celloutsig_0_8z[11:5], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } * { celloutsig_0_3z[7:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = & { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_12z = & celloutsig_0_1z[12:1];
  assign celloutsig_1_2z = ^ { in_data[145], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[167:133], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z[17:16], celloutsig_1_8z } >> { in_data[124:121], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_28z = { in_data[41:40], celloutsig_0_5z, celloutsig_0_15z } >> { celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[106:100] >> in_data[104:98];
  assign celloutsig_0_4z = in_data[52:49] <<< celloutsig_0_3z[8:5];
  assign celloutsig_1_13z = { celloutsig_1_9z[3:2], celloutsig_1_1z } >>> { celloutsig_1_11z[14:11], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_8z = { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z } >>> { in_data[60:59], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_11z[11:6] - celloutsig_1_16z[9:4];
  assign celloutsig_0_10z = celloutsig_0_9z[2:0] - celloutsig_0_4z[2:0];
  always_latch
    if (clkin_data[96]) celloutsig_1_12z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_12z = in_data[117:114];
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_7z = { celloutsig_0_3z[7:5], celloutsig_0_4z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_9z = celloutsig_0_7z[7:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_1z = in_data[53:41];
  assign celloutsig_0_26z = ~((celloutsig_0_12z & in_data[82]) | (celloutsig_0_16z[4] & celloutsig_0_16z[16]));
  assign { out_data[133:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
