

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ddd8790408a74e19f7f394289980b70d79dab717_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_rfc_slots                        2 # Shader Register File Cache per-warp register capacity (default=6)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/tpritche/Courses/ECE_695_GPU/Assignments/HW2/GPGPU-Sim/benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_2Z6fx0
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Vt3eTh"
Running: cat _ptx_Vt3eTh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_gjZ4jz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_gjZ4jz --output-file  /dev/null 2> _ptx_Vt3eThinfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Vt3eTh _ptx2_gjZ4jz _ptx_Vt3eThinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0

========= Core RFC stats =========
	Total RFC Accesses     = 0
	Total RFC Misses       = 0
	Total RFC Read Misses  = 0
	Total RFC Write Misses = 0
	Total RFC Evictions    = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1152 (inst/sec) elapsed = 0:0:00:04 / Thu Apr 12 17:35:11 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(6,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(6,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 260292 (ipc=130.1) sim_rate=52058 (inst/sec) elapsed = 0:0:00:05 / Thu Apr 12 17:35:12 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(5,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 316206 (ipc=79.1) sim_rate=52701 (inst/sec) elapsed = 0:0:00:06 / Thu Apr 12 17:35:13 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 544590 (ipc=99.0) sim_rate=77798 (inst/sec) elapsed = 0:0:00:07 / Thu Apr 12 17:35:14 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 614194 (ipc=87.7) sim_rate=76774 (inst/sec) elapsed = 0:0:00:08 / Thu Apr 12 17:35:15 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 660762 (ipc=82.6) sim_rate=73418 (inst/sec) elapsed = 0:0:00:09 / Thu Apr 12 17:35:16 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 718186 (ipc=79.8) sim_rate=71818 (inst/sec) elapsed = 0:0:00:10 / Thu Apr 12 17:35:17 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 806368 (ipc=76.8) sim_rate=73306 (inst/sec) elapsed = 0:0:00:11 / Thu Apr 12 17:35:18 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 865946 (ipc=75.3) sim_rate=72162 (inst/sec) elapsed = 0:0:00:12 / Thu Apr 12 17:35:19 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(3,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 929200 (ipc=74.3) sim_rate=71476 (inst/sec) elapsed = 0:0:00:13 / Thu Apr 12 17:35:20 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 990336 (ipc=73.4) sim_rate=70738 (inst/sec) elapsed = 0:0:00:14 / Thu Apr 12 17:35:21 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1054416 (ipc=72.7) sim_rate=70294 (inst/sec) elapsed = 0:0:00:15 / Thu Apr 12 17:35:22 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1152130 (ipc=72.0) sim_rate=72008 (inst/sec) elapsed = 0:0:00:16 / Thu Apr 12 17:35:23 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1219808 (ipc=71.8) sim_rate=71753 (inst/sec) elapsed = 0:0:00:17 / Thu Apr 12 17:35:24 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1284490 (ipc=71.4) sim_rate=71360 (inst/sec) elapsed = 0:0:00:18 / Thu Apr 12 17:35:25 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1350934 (ipc=71.1) sim_rate=71101 (inst/sec) elapsed = 0:0:00:19 / Thu Apr 12 17:35:26 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1417736 (ipc=70.9) sim_rate=70886 (inst/sec) elapsed = 0:0:00:20 / Thu Apr 12 17:35:27 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1485854 (ipc=70.8) sim_rate=70754 (inst/sec) elapsed = 0:0:00:21 / Thu Apr 12 17:35:28 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1591778 (ipc=70.7) sim_rate=72353 (inst/sec) elapsed = 0:0:00:22 / Thu Apr 12 17:35:29 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1657936 (ipc=70.6) sim_rate=72084 (inst/sec) elapsed = 0:0:00:23 / Thu Apr 12 17:35:30 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1726114 (ipc=70.5) sim_rate=71921 (inst/sec) elapsed = 0:0:00:24 / Thu Apr 12 17:35:31 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(3,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1796116 (ipc=70.4) sim_rate=71844 (inst/sec) elapsed = 0:0:00:25 / Thu Apr 12 17:35:32 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1899950 (ipc=70.4) sim_rate=73075 (inst/sec) elapsed = 0:0:00:26 / Thu Apr 12 17:35:33 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1967092 (ipc=70.3) sim_rate=72855 (inst/sec) elapsed = 0:0:00:27 / Thu Apr 12 17:35:34 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2032232 (ipc=70.1) sim_rate=72579 (inst/sec) elapsed = 0:0:00:28 / Thu Apr 12 17:35:35 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2102696 (ipc=70.1) sim_rate=72506 (inst/sec) elapsed = 0:0:00:29 / Thu Apr 12 17:35:36 2018
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2171814 (ipc=70.1) sim_rate=72393 (inst/sec) elapsed = 0:0:00:30 / Thu Apr 12 17:35:37 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2246352 (ipc=70.2) sim_rate=72462 (inst/sec) elapsed = 0:0:00:31 / Thu Apr 12 17:35:38 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2324508 (ipc=70.4) sim_rate=72640 (inst/sec) elapsed = 0:0:00:32 / Thu Apr 12 17:35:39 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2416552 (ipc=70.0) sim_rate=73228 (inst/sec) elapsed = 0:0:00:33 / Thu Apr 12 17:35:40 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2481761 (ipc=69.9) sim_rate=72992 (inst/sec) elapsed = 0:0:00:34 / Thu Apr 12 17:35:41 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2532521 (ipc=69.4) sim_rate=72357 (inst/sec) elapsed = 0:0:00:35 / Thu Apr 12 17:35:42 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2611213 (ipc=68.7) sim_rate=72533 (inst/sec) elapsed = 0:0:00:36 / Thu Apr 12 17:35:43 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2657928 (ipc=68.2) sim_rate=71835 (inst/sec) elapsed = 0:0:00:37 / Thu Apr 12 17:35:44 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2705140 (ipc=67.6) sim_rate=71187 (inst/sec) elapsed = 0:0:00:38 / Thu Apr 12 17:35:45 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2774828 (ipc=66.9) sim_rate=71149 (inst/sec) elapsed = 0:0:00:39 / Thu Apr 12 17:35:46 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2814221 (ipc=66.2) sim_rate=70355 (inst/sec) elapsed = 0:0:00:40 / Thu Apr 12 17:35:47 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2881869 (ipc=65.5) sim_rate=70289 (inst/sec) elapsed = 0:0:00:41 / Thu Apr 12 17:35:48 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2923105 (ipc=65.0) sim_rate=69597 (inst/sec) elapsed = 0:0:00:42 / Thu Apr 12 17:35:49 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2987269 (ipc=64.2) sim_rate=69471 (inst/sec) elapsed = 0:0:00:43 / Thu Apr 12 17:35:50 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3033572 (ipc=63.9) sim_rate=68944 (inst/sec) elapsed = 0:0:00:44 / Thu Apr 12 17:35:51 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(7,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3076451 (ipc=63.4) sim_rate=68365 (inst/sec) elapsed = 0:0:00:45 / Thu Apr 12 17:35:52 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3144710 (ipc=62.9) sim_rate=68363 (inst/sec) elapsed = 0:0:00:46 / Thu Apr 12 17:35:53 2018
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3183907 (ipc=62.4) sim_rate=67742 (inst/sec) elapsed = 0:0:00:47 / Thu Apr 12 17:35:54 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3250744 (ipc=61.9) sim_rate=67723 (inst/sec) elapsed = 0:0:00:48 / Thu Apr 12 17:35:55 2018
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3292295 (ipc=61.5) sim_rate=67189 (inst/sec) elapsed = 0:0:00:49 / Thu Apr 12 17:35:56 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3360707 (ipc=61.1) sim_rate=67214 (inst/sec) elapsed = 0:0:00:50 / Thu Apr 12 17:35:57 2018
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3403263 (ipc=60.8) sim_rate=66730 (inst/sec) elapsed = 0:0:00:51 / Thu Apr 12 17:35:58 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(3,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3467311 (ipc=60.3) sim_rate=66679 (inst/sec) elapsed = 0:0:00:52 / Thu Apr 12 17:35:59 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3516005 (ipc=60.1) sim_rate=66339 (inst/sec) elapsed = 0:0:00:53 / Thu Apr 12 17:36:00 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(7,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3575269 (ipc=59.6) sim_rate=66208 (inst/sec) elapsed = 0:0:00:54 / Thu Apr 12 17:36:01 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3618984 (ipc=59.3) sim_rate=65799 (inst/sec) elapsed = 0:0:00:55 / Thu Apr 12 17:36:02 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(3,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3685015 (ipc=59.0) sim_rate=65803 (inst/sec) elapsed = 0:0:00:56 / Thu Apr 12 17:36:03 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3723842 (ipc=58.6) sim_rate=65330 (inst/sec) elapsed = 0:0:00:57 / Thu Apr 12 17:36:04 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3768095 (ipc=58.4) sim_rate=64967 (inst/sec) elapsed = 0:0:00:58 / Thu Apr 12 17:36:05 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3832099 (ipc=58.1) sim_rate=64950 (inst/sec) elapsed = 0:0:00:59 / Thu Apr 12 17:36:06 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3872889 (ipc=57.8) sim_rate=64548 (inst/sec) elapsed = 0:0:01:00 / Thu Apr 12 17:36:07 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(7,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3917388 (ipc=57.6) sim_rate=64219 (inst/sec) elapsed = 0:0:01:01 / Thu Apr 12 17:36:08 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 3979946 (ipc=57.3) sim_rate=64192 (inst/sec) elapsed = 0:0:01:02 / Thu Apr 12 17:36:09 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4025731 (ipc=57.1) sim_rate=63900 (inst/sec) elapsed = 0:0:01:03 / Thu Apr 12 17:36:10 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4073356 (ipc=57.0) sim_rate=63646 (inst/sec) elapsed = 0:0:01:04 / Thu Apr 12 17:36:11 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(7,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4120952 (ipc=56.8) sim_rate=63399 (inst/sec) elapsed = 0:0:01:05 / Thu Apr 12 17:36:12 2018
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4169392 (ipc=56.7) sim_rate=63172 (inst/sec) elapsed = 0:0:01:06 / Thu Apr 12 17:36:13 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4236572 (ipc=56.5) sim_rate=63232 (inst/sec) elapsed = 0:0:01:07 / Thu Apr 12 17:36:14 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4285377 (ipc=56.4) sim_rate=63020 (inst/sec) elapsed = 0:0:01:08 / Thu Apr 12 17:36:15 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(4,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4334719 (ipc=56.3) sim_rate=62822 (inst/sec) elapsed = 0:0:01:09 / Thu Apr 12 17:36:16 2018
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4383988 (ipc=56.2) sim_rate=62628 (inst/sec) elapsed = 0:0:01:10 / Thu Apr 12 17:36:17 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4463704 (ipc=56.1) sim_rate=62869 (inst/sec) elapsed = 0:0:01:11 / Thu Apr 12 17:36:18 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4514146 (ipc=56.1) sim_rate=62696 (inst/sec) elapsed = 0:0:01:12 / Thu Apr 12 17:36:19 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4588446 (ipc=56.0) sim_rate=62855 (inst/sec) elapsed = 0:0:01:13 / Thu Apr 12 17:36:20 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4641821 (ipc=55.9) sim_rate=62727 (inst/sec) elapsed = 0:0:01:14 / Thu Apr 12 17:36:21 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4688545 (ipc=55.8) sim_rate=62513 (inst/sec) elapsed = 0:0:01:15 / Thu Apr 12 17:36:22 2018
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4768418 (ipc=55.8) sim_rate=62742 (inst/sec) elapsed = 0:0:01:16 / Thu Apr 12 17:36:23 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4839256 (ipc=55.6) sim_rate=62847 (inst/sec) elapsed = 0:0:01:17 / Thu Apr 12 17:36:24 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(6,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4893492 (ipc=55.6) sim_rate=62737 (inst/sec) elapsed = 0:0:01:18 / Thu Apr 12 17:36:25 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4974925 (ipc=55.6) sim_rate=62973 (inst/sec) elapsed = 0:0:01:19 / Thu Apr 12 17:36:26 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 5029184 (ipc=55.6) sim_rate=62864 (inst/sec) elapsed = 0:0:01:20 / Thu Apr 12 17:36:27 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 5099372 (ipc=55.4) sim_rate=62955 (inst/sec) elapsed = 0:0:01:21 / Thu Apr 12 17:36:28 2018
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 5151892 (ipc=55.4) sim_rate=62827 (inst/sec) elapsed = 0:0:01:22 / Thu Apr 12 17:36:29 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(7,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5227812 (ipc=55.3) sim_rate=62985 (inst/sec) elapsed = 0:0:01:23 / Thu Apr 12 17:36:30 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5280996 (ipc=55.3) sim_rate=62869 (inst/sec) elapsed = 0:0:01:24 / Thu Apr 12 17:36:31 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5333899 (ipc=55.3) sim_rate=62751 (inst/sec) elapsed = 0:0:01:25 / Thu Apr 12 17:36:32 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5412763 (ipc=55.2) sim_rate=62939 (inst/sec) elapsed = 0:0:01:26 / Thu Apr 12 17:36:33 2018
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5463192 (ipc=55.2) sim_rate=62795 (inst/sec) elapsed = 0:0:01:27 / Thu Apr 12 17:36:34 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5518041 (ipc=55.2) sim_rate=62705 (inst/sec) elapsed = 0:0:01:28 / Thu Apr 12 17:36:35 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5598803 (ipc=55.2) sim_rate=62907 (inst/sec) elapsed = 0:0:01:29 / Thu Apr 12 17:36:36 2018
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5656807 (ipc=55.2) sim_rate=62853 (inst/sec) elapsed = 0:0:01:30 / Thu Apr 12 17:36:37 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5748309 (ipc=55.3) sim_rate=63168 (inst/sec) elapsed = 0:0:01:31 / Thu Apr 12 17:36:38 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 5814048 (ipc=55.4) sim_rate=63196 (inst/sec) elapsed = 0:0:01:32 / Thu Apr 12 17:36:39 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 5891364 (ipc=55.6) sim_rate=63348 (inst/sec) elapsed = 0:0:01:33 / Thu Apr 12 17:36:40 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(3,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5980700 (ipc=55.9) sim_rate=63624 (inst/sec) elapsed = 0:0:01:34 / Thu Apr 12 17:36:41 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 6079049 (ipc=56.3) sim_rate=63989 (inst/sec) elapsed = 0:0:01:35 / Thu Apr 12 17:36:42 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6198659 (ipc=56.9) sim_rate=64569 (inst/sec) elapsed = 0:0:01:36 / Thu Apr 12 17:36:43 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6388957 (ipc=57.8) sim_rate=65865 (inst/sec) elapsed = 0:0:01:37 / Thu Apr 12 17:36:44 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6457631 (ipc=58.2) sim_rate=65894 (inst/sec) elapsed = 0:0:01:38 / Thu Apr 12 17:36:45 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(5,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6671196 (ipc=59.3) sim_rate=67385 (inst/sec) elapsed = 0:0:01:39 / Thu Apr 12 17:36:46 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6814989 (ipc=60.0) sim_rate=68149 (inst/sec) elapsed = 0:0:01:40 / Thu Apr 12 17:36:47 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6959078 (ipc=60.8) sim_rate=68901 (inst/sec) elapsed = 0:0:01:41 / Thu Apr 12 17:36:48 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 7104487 (ipc=61.5) sim_rate=69651 (inst/sec) elapsed = 0:0:01:42 / Thu Apr 12 17:36:49 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 7180279 (ipc=61.9) sim_rate=69711 (inst/sec) elapsed = 0:0:01:43 / Thu Apr 12 17:36:50 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7335881 (ipc=62.7) sim_rate=70537 (inst/sec) elapsed = 0:0:01:44 / Thu Apr 12 17:36:51 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(6,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7407669 (ipc=63.0) sim_rate=70549 (inst/sec) elapsed = 0:0:01:45 / Thu Apr 12 17:36:52 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7561571 (ipc=63.8) sim_rate=71335 (inst/sec) elapsed = 0:0:01:46 / Thu Apr 12 17:36:53 2018
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7639643 (ipc=64.2) sim_rate=71398 (inst/sec) elapsed = 0:0:01:47 / Thu Apr 12 17:36:54 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(0,6,0) tid=(3,1,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7792689 (ipc=64.9) sim_rate=72154 (inst/sec) elapsed = 0:0:01:48 / Thu Apr 12 17:36:55 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7869101 (ipc=65.3) sim_rate=72193 (inst/sec) elapsed = 0:0:01:49 / Thu Apr 12 17:36:56 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 8020675 (ipc=66.0) sim_rate=72915 (inst/sec) elapsed = 0:0:01:50 / Thu Apr 12 17:36:57 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 8178013 (ipc=66.8) sim_rate=73675 (inst/sec) elapsed = 0:0:01:51 / Thu Apr 12 17:36:58 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8256863 (ipc=67.1) sim_rate=73721 (inst/sec) elapsed = 0:0:01:52 / Thu Apr 12 17:36:59 2018
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8337035 (ipc=67.5) sim_rate=73779 (inst/sec) elapsed = 0:0:01:53 / Thu Apr 12 17:37:00 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8489349 (ipc=68.2) sim_rate=74467 (inst/sec) elapsed = 0:0:01:54 / Thu Apr 12 17:37:01 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8644873 (ipc=68.9) sim_rate=75172 (inst/sec) elapsed = 0:0:01:55 / Thu Apr 12 17:37:02 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8716949 (ipc=69.2) sim_rate=75146 (inst/sec) elapsed = 0:0:01:56 / Thu Apr 12 17:37:03 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(6,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8872325 (ipc=69.9) sim_rate=75831 (inst/sec) elapsed = 0:0:01:57 / Thu Apr 12 17:37:04 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8952257 (ipc=70.2) sim_rate=75866 (inst/sec) elapsed = 0:0:01:58 / Thu Apr 12 17:37:05 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 9105147 (ipc=70.9) sim_rate=76513 (inst/sec) elapsed = 0:0:01:59 / Thu Apr 12 17:37:06 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 9188245 (ipc=71.2) sim_rate=76568 (inst/sec) elapsed = 0:0:02:00 / Thu Apr 12 17:37:07 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9321645 (ipc=71.7) sim_rate=77038 (inst/sec) elapsed = 0:0:02:01 / Thu Apr 12 17:37:08 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(1,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9444949 (ipc=72.1) sim_rate=77417 (inst/sec) elapsed = 0:0:02:02 / Thu Apr 12 17:37:09 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9623459 (ipc=72.6) sim_rate=78239 (inst/sec) elapsed = 0:0:02:03 / Thu Apr 12 17:37:10 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9695387 (ipc=72.9) sim_rate=78188 (inst/sec) elapsed = 0:0:02:04 / Thu Apr 12 17:37:11 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9865175 (ipc=73.6) sim_rate=78921 (inst/sec) elapsed = 0:0:02:05 / Thu Apr 12 17:37:12 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(5,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9981111 (ipc=73.9) sim_rate=79215 (inst/sec) elapsed = 0:0:02:06 / Thu Apr 12 17:37:13 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 10116564 (ipc=74.4) sim_rate=79657 (inst/sec) elapsed = 0:0:02:07 / Thu Apr 12 17:37:14 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(1,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(6,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 10263085 (ipc=74.9) sim_rate=80180 (inst/sec) elapsed = 0:0:02:08 / Thu Apr 12 17:37:15 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(1,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10379595 (ipc=75.2) sim_rate=80461 (inst/sec) elapsed = 0:0:02:09 / Thu Apr 12 17:37:16 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10577437 (ipc=76.1) sim_rate=81364 (inst/sec) elapsed = 0:0:02:10 / Thu Apr 12 17:37:17 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(6,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10714465 (ipc=76.5) sim_rate=81789 (inst/sec) elapsed = 0:0:02:11 / Thu Apr 12 17:37:18 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10815880 (ipc=77.0) sim_rate=81938 (inst/sec) elapsed = 0:0:02:12 / Thu Apr 12 17:37:19 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(2,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10956256 (ipc=77.4) sim_rate=82377 (inst/sec) elapsed = 0:0:02:13 / Thu Apr 12 17:37:20 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(1,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 11073843 (ipc=78.0) sim_rate=82640 (inst/sec) elapsed = 0:0:02:14 / Thu Apr 12 17:37:21 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(3,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 11239239 (ipc=78.6) sim_rate=83253 (inst/sec) elapsed = 0:0:02:15 / Thu Apr 12 17:37:22 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(8,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11405474 (ipc=79.2) sim_rate=83863 (inst/sec) elapsed = 0:0:02:16 / Thu Apr 12 17:37:23 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(4,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11568767 (ipc=79.8) sim_rate=84443 (inst/sec) elapsed = 0:0:02:17 / Thu Apr 12 17:37:24 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11654169 (ipc=80.1) sim_rate=84450 (inst/sec) elapsed = 0:0:02:18 / Thu Apr 12 17:37:25 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11829049 (ipc=80.7) sim_rate=85101 (inst/sec) elapsed = 0:0:02:19 / Thu Apr 12 17:37:26 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11984425 (ipc=81.3) sim_rate=85603 (inst/sec) elapsed = 0:0:02:20 / Thu Apr 12 17:37:27 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 12155238 (ipc=81.9) sim_rate=86207 (inst/sec) elapsed = 0:0:02:21 / Thu Apr 12 17:37:28 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12251070 (ipc=82.2) sim_rate=86275 (inst/sec) elapsed = 0:0:02:22 / Thu Apr 12 17:37:29 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12409479 (ipc=82.7) sim_rate=86779 (inst/sec) elapsed = 0:0:02:23 / Thu Apr 12 17:37:30 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(8,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12573601 (ipc=83.3) sim_rate=87316 (inst/sec) elapsed = 0:0:02:24 / Thu Apr 12 17:37:31 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(4,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12734725 (ipc=83.8) sim_rate=87825 (inst/sec) elapsed = 0:0:02:25 / Thu Apr 12 17:37:32 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12852327 (ipc=84.3) sim_rate=88029 (inst/sec) elapsed = 0:0:02:26 / Thu Apr 12 17:37:33 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12993009 (ipc=84.6) sim_rate=88387 (inst/sec) elapsed = 0:0:02:27 / Thu Apr 12 17:37:34 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(2,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 13181580 (ipc=85.3) sim_rate=89064 (inst/sec) elapsed = 0:0:02:28 / Thu Apr 12 17:37:35 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13341018 (ipc=85.8) sim_rate=89537 (inst/sec) elapsed = 0:0:02:29 / Thu Apr 12 17:37:36 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13445543 (ipc=86.2) sim_rate=89636 (inst/sec) elapsed = 0:0:02:30 / Thu Apr 12 17:37:37 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(6,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13595519 (ipc=86.6) sim_rate=90036 (inst/sec) elapsed = 0:0:02:31 / Thu Apr 12 17:37:38 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13790962 (ipc=87.3) sim_rate=90730 (inst/sec) elapsed = 0:0:02:32 / Thu Apr 12 17:37:39 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(7,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13942326 (ipc=87.7) sim_rate=91126 (inst/sec) elapsed = 0:0:02:33 / Thu Apr 12 17:37:40 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(3,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 14036851 (ipc=88.0) sim_rate=91148 (inst/sec) elapsed = 0:0:02:34 / Thu Apr 12 17:37:41 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 14192351 (ipc=88.4) sim_rate=91563 (inst/sec) elapsed = 0:0:02:35 / Thu Apr 12 17:37:42 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14385191 (ipc=89.1) sim_rate=92212 (inst/sec) elapsed = 0:0:02:36 / Thu Apr 12 17:37:43 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(7,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14532294 (ipc=89.4) sim_rate=92562 (inst/sec) elapsed = 0:0:02:37 / Thu Apr 12 17:37:44 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14620386 (ipc=89.7) sim_rate=92534 (inst/sec) elapsed = 0:0:02:38 / Thu Apr 12 17:37:45 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(2,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14806680 (ipc=90.3) sim_rate=93123 (inst/sec) elapsed = 0:0:02:39 / Thu Apr 12 17:37:46 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14951899 (ipc=90.6) sim_rate=93449 (inst/sec) elapsed = 0:0:02:40 / Thu Apr 12 17:37:47 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 15053834 (ipc=91.0) sim_rate=93502 (inst/sec) elapsed = 0:0:02:41 / Thu Apr 12 17:37:48 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 15218465 (ipc=91.4) sim_rate=93941 (inst/sec) elapsed = 0:0:02:42 / Thu Apr 12 17:37:49 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(2,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15387431 (ipc=91.9) sim_rate=94401 (inst/sec) elapsed = 0:0:02:43 / Thu Apr 12 17:37:50 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(2,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15495783 (ipc=92.2) sim_rate=94486 (inst/sec) elapsed = 0:0:02:44 / Thu Apr 12 17:37:51 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15653813 (ipc=92.6) sim_rate=94871 (inst/sec) elapsed = 0:0:02:45 / Thu Apr 12 17:37:52 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(2,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15816794 (ipc=93.0) sim_rate=95281 (inst/sec) elapsed = 0:0:02:46 / Thu Apr 12 17:37:53 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15985149 (ipc=93.5) sim_rate=95719 (inst/sec) elapsed = 0:0:02:47 / Thu Apr 12 17:37:54 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(7,1,0) tid=(5,2,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 16153370 (ipc=93.9) sim_rate=96151 (inst/sec) elapsed = 0:0:02:48 / Thu Apr 12 17:37:55 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16331529 (ipc=94.4) sim_rate=96636 (inst/sec) elapsed = 0:0:02:49 / Thu Apr 12 17:37:56 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16421672 (ipc=94.6) sim_rate=96598 (inst/sec) elapsed = 0:0:02:50 / Thu Apr 12 17:37:57 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16583329 (ipc=95.0) sim_rate=96978 (inst/sec) elapsed = 0:0:02:51 / Thu Apr 12 17:37:58 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(7,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16764291 (ipc=95.5) sim_rate=97466 (inst/sec) elapsed = 0:0:02:52 / Thu Apr 12 17:37:59 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(5,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16856362 (ipc=95.8) sim_rate=97435 (inst/sec) elapsed = 0:0:02:53 / Thu Apr 12 17:38:00 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(7,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 17028397 (ipc=96.2) sim_rate=97864 (inst/sec) elapsed = 0:0:02:54 / Thu Apr 12 17:38:01 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 17206935 (ipc=96.7) sim_rate=98325 (inst/sec) elapsed = 0:0:02:55 / Thu Apr 12 17:38:02 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(8,2,0) tid=(6,5,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 17402973 (ipc=97.2) sim_rate=98880 (inst/sec) elapsed = 0:0:02:56 / Thu Apr 12 17:38:03 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17500831 (ipc=97.5) sim_rate=98874 (inst/sec) elapsed = 0:0:02:57 / Thu Apr 12 17:38:04 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17666599 (ipc=97.9) sim_rate=99250 (inst/sec) elapsed = 0:0:02:58 / Thu Apr 12 17:38:05 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(6,1,0) tid=(3,2,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17861192 (ipc=98.4) sim_rate=99783 (inst/sec) elapsed = 0:0:02:59 / Thu Apr 12 17:38:06 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17939194 (ipc=98.6) sim_rate=99662 (inst/sec) elapsed = 0:0:03:00 / Thu Apr 12 17:38:07 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 18131064 (ipc=99.1) sim_rate=100171 (inst/sec) elapsed = 0:0:03:01 / Thu Apr 12 17:38:08 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18315916 (ipc=99.5) sim_rate=100636 (inst/sec) elapsed = 0:0:03:02 / Thu Apr 12 17:38:09 2018
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 18404798 (ipc=99.8) sim_rate=100572 (inst/sec) elapsed = 0:0:03:03 / Thu Apr 12 17:38:10 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(6,3,0) tid=(5,4,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18570752 (ipc=100.1) sim_rate=100928 (inst/sec) elapsed = 0:0:03:04 / Thu Apr 12 17:38:11 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,0,0) tid=(5,2,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18784388 (ipc=100.7) sim_rate=101537 (inst/sec) elapsed = 0:0:03:05 / Thu Apr 12 17:38:12 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(0,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18865056 (ipc=100.9) sim_rate=101425 (inst/sec) elapsed = 0:0:03:06 / Thu Apr 12 17:38:13 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(7,5,0) tid=(5,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 19060054 (ipc=101.4) sim_rate=101925 (inst/sec) elapsed = 0:0:03:07 / Thu Apr 12 17:38:14 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 19236821 (ipc=101.8) sim_rate=102323 (inst/sec) elapsed = 0:0:03:08 / Thu Apr 12 17:38:15 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(8,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19440231 (ipc=102.3) sim_rate=102858 (inst/sec) elapsed = 0:0:03:09 / Thu Apr 12 17:38:16 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19523105 (ipc=102.5) sim_rate=102753 (inst/sec) elapsed = 0:0:03:10 / Thu Apr 12 17:38:17 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(5,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19727061 (ipc=103.0) sim_rate=103283 (inst/sec) elapsed = 0:0:03:11 / Thu Apr 12 17:38:18 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 19893299 (ipc=103.3) sim_rate=103610 (inst/sec) elapsed = 0:0:03:12 / Thu Apr 12 17:38:19 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(3,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19993803 (ipc=103.6) sim_rate=103594 (inst/sec) elapsed = 0:0:03:13 / Thu Apr 12 17:38:20 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 20199479 (ipc=104.1) sim_rate=104121 (inst/sec) elapsed = 0:0:03:14 / Thu Apr 12 17:38:21 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 20287379 (ipc=104.3) sim_rate=104037 (inst/sec) elapsed = 0:0:03:15 / Thu Apr 12 17:38:22 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(8,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20486405 (ipc=104.8) sim_rate=104522 (inst/sec) elapsed = 0:0:03:16 / Thu Apr 12 17:38:23 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20585663 (ipc=105.0) sim_rate=104495 (inst/sec) elapsed = 0:0:03:17 / Thu Apr 12 17:38:24 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20762763 (ipc=105.4) sim_rate=104862 (inst/sec) elapsed = 0:0:03:18 / Thu Apr 12 17:38:25 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20885019 (ipc=105.7) sim_rate=104949 (inst/sec) elapsed = 0:0:03:19 / Thu Apr 12 17:38:26 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 21042243 (ipc=106.0) sim_rate=105211 (inst/sec) elapsed = 0:0:03:20 / Thu Apr 12 17:38:27 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(2,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 21138475 (ipc=106.2) sim_rate=105166 (inst/sec) elapsed = 0:0:03:21 / Thu Apr 12 17:38:28 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 21236913 (ipc=106.5) sim_rate=105133 (inst/sec) elapsed = 0:0:03:22 / Thu Apr 12 17:38:29 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21427037 (ipc=106.9) sim_rate=105551 (inst/sec) elapsed = 0:0:03:23 / Thu Apr 12 17:38:30 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(4,0,0) tid=(5,5,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21637303 (ipc=107.4) sim_rate=106065 (inst/sec) elapsed = 0:0:03:24 / Thu Apr 12 17:38:31 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21723569 (ipc=107.5) sim_rate=105968 (inst/sec) elapsed = 0:0:03:25 / Thu Apr 12 17:38:32 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(3,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21909337 (ipc=107.9) sim_rate=106356 (inst/sec) elapsed = 0:0:03:26 / Thu Apr 12 17:38:33 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 22102741 (ipc=108.3) sim_rate=106776 (inst/sec) elapsed = 0:0:03:27 / Thu Apr 12 17:38:34 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 22197085 (ipc=108.5) sim_rate=106716 (inst/sec) elapsed = 0:0:03:28 / Thu Apr 12 17:38:35 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(0,1,0) tid=(5,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22396571 (ipc=109.0) sim_rate=107160 (inst/sec) elapsed = 0:0:03:29 / Thu Apr 12 17:38:36 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22484519 (ipc=109.1) sim_rate=107069 (inst/sec) elapsed = 0:0:03:30 / Thu Apr 12 17:38:37 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22679191 (ipc=109.6) sim_rate=107484 (inst/sec) elapsed = 0:0:03:31 / Thu Apr 12 17:38:38 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22759099 (ipc=109.7) sim_rate=107354 (inst/sec) elapsed = 0:0:03:32 / Thu Apr 12 17:38:39 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22967933 (ipc=110.2) sim_rate=107830 (inst/sec) elapsed = 0:0:03:33 / Thu Apr 12 17:38:40 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 23149535 (ipc=110.5) sim_rate=108175 (inst/sec) elapsed = 0:0:03:34 / Thu Apr 12 17:38:41 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 23260551 (ipc=110.8) sim_rate=108188 (inst/sec) elapsed = 0:0:03:35 / Thu Apr 12 17:38:42 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(2,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(2,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23452567 (ipc=111.1) sim_rate=108576 (inst/sec) elapsed = 0:0:03:36 / Thu Apr 12 17:38:43 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(7,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23643729 (ipc=111.5) sim_rate=108957 (inst/sec) elapsed = 0:0:03:37 / Thu Apr 12 17:38:44 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23731423 (ipc=111.7) sim_rate=108859 (inst/sec) elapsed = 0:0:03:38 / Thu Apr 12 17:38:45 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23932947 (ipc=112.1) sim_rate=109282 (inst/sec) elapsed = 0:0:03:39 / Thu Apr 12 17:38:46 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(8,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 24133727 (ipc=112.5) sim_rate=109698 (inst/sec) elapsed = 0:0:03:40 / Thu Apr 12 17:38:47 2018
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 24199453 (ipc=112.6) sim_rate=109499 (inst/sec) elapsed = 0:0:03:41 / Thu Apr 12 17:38:48 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(6,2,0) tid=(7,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24424809 (ipc=113.1) sim_rate=110021 (inst/sec) elapsed = 0:0:03:42 / Thu Apr 12 17:38:49 2018
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 24510775 (ipc=113.2) sim_rate=109913 (inst/sec) elapsed = 0:0:03:43 / Thu Apr 12 17:38:50 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(0,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24709873 (ipc=113.6) sim_rate=110311 (inst/sec) elapsed = 0:0:03:44 / Thu Apr 12 17:38:51 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24876125 (ipc=113.8) sim_rate=110560 (inst/sec) elapsed = 0:0:03:45 / Thu Apr 12 17:38:52 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24983875 (ipc=114.1) sim_rate=110548 (inst/sec) elapsed = 0:0:03:46 / Thu Apr 12 17:38:53 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(2,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 25091051 (ipc=114.3) sim_rate=110533 (inst/sec) elapsed = 0:0:03:47 / Thu Apr 12 17:38:54 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,2,0) tid=(5,2,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(6,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 25269619 (ipc=114.6) sim_rate=110831 (inst/sec) elapsed = 0:0:03:48 / Thu Apr 12 17:38:55 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(4,4,0) tid=(1,4,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25461619 (ipc=115.0) sim_rate=111186 (inst/sec) elapsed = 0:0:03:49 / Thu Apr 12 17:38:56 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25567623 (ipc=115.2) sim_rate=111163 (inst/sec) elapsed = 0:0:03:50 / Thu Apr 12 17:38:57 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(4,3,0) tid=(7,7,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(8,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25755963 (ipc=115.5) sim_rate=111497 (inst/sec) elapsed = 0:0:03:51 / Thu Apr 12 17:38:58 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25881335 (ipc=115.8) sim_rate=111557 (inst/sec) elapsed = 0:0:03:52 / Thu Apr 12 17:38:59 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 26107695 (ipc=116.3) sim_rate=112050 (inst/sec) elapsed = 0:0:03:53 / Thu Apr 12 17:39:00 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 26225339 (ipc=116.6) sim_rate=112074 (inst/sec) elapsed = 0:0:03:54 / Thu Apr 12 17:39:01 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(8,4,0) tid=(4,1,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(3,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 26466239 (ipc=117.1) sim_rate=112622 (inst/sec) elapsed = 0:0:03:55 / Thu Apr 12 17:39:02 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26605433 (ipc=117.5) sim_rate=112734 (inst/sec) elapsed = 0:0:03:56 / Thu Apr 12 17:39:03 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(8,3,0) tid=(4,7,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(5,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26811667 (ipc=117.9) sim_rate=113129 (inst/sec) elapsed = 0:0:03:57 / Thu Apr 12 17:39:04 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 27037826 (ipc=118.3) sim_rate=113604 (inst/sec) elapsed = 0:0:03:58 / Thu Apr 12 17:39:05 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 27130674 (ipc=118.5) sim_rate=113517 (inst/sec) elapsed = 0:0:03:59 / Thu Apr 12 17:39:06 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,6,0) tid=(6,6,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(5,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 27316754 (ipc=118.8) sim_rate=113819 (inst/sec) elapsed = 0:0:04:00 / Thu Apr 12 17:39:07 2018
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 27395804 (ipc=118.9) sim_rate=113675 (inst/sec) elapsed = 0:0:04:01 / Thu Apr 12 17:39:08 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(5,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 27591681 (ipc=119.2) sim_rate=114015 (inst/sec) elapsed = 0:0:04:02 / Thu Apr 12 17:39:09 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27750012 (ipc=119.4) sim_rate=114197 (inst/sec) elapsed = 0:0:04:03 / Thu Apr 12 17:39:10 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27907968 (ipc=119.5) sim_rate=114376 (inst/sec) elapsed = 0:0:04:04 / Thu Apr 12 17:39:11 2018
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27987789 (ipc=119.6) sim_rate=114235 (inst/sec) elapsed = 0:0:04:05 / Thu Apr 12 17:39:12 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(6,4,0) tid=(6,2,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 28145587 (ipc=119.8) sim_rate=114412 (inst/sec) elapsed = 0:0:04:06 / Thu Apr 12 17:39:13 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(7,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 28295899 (ipc=119.9) sim_rate=114558 (inst/sec) elapsed = 0:0:04:07 / Thu Apr 12 17:39:14 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(2,5,0) tid=(2,7,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28442177 (ipc=120.0) sim_rate=114686 (inst/sec) elapsed = 0:0:04:08 / Thu Apr 12 17:39:15 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(8,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28562481 (ipc=120.0) sim_rate=114708 (inst/sec) elapsed = 0:0:04:09 / Thu Apr 12 17:39:16 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 28688848 (ipc=120.0) sim_rate=114755 (inst/sec) elapsed = 0:0:04:10 / Thu Apr 12 17:39:17 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(0,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28808373 (ipc=120.0) sim_rate=114774 (inst/sec) elapsed = 0:0:04:11 / Thu Apr 12 17:39:18 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28930415 (ipc=120.0) sim_rate=114803 (inst/sec) elapsed = 0:0:04:12 / Thu Apr 12 17:39:19 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 29082000 (ipc=120.2) sim_rate=114948 (inst/sec) elapsed = 0:0:04:13 / Thu Apr 12 17:39:20 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(8,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29248864 (ipc=120.4) sim_rate=115153 (inst/sec) elapsed = 0:0:04:14 / Thu Apr 12 17:39:21 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(7,2,0) tid=(6,7,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(5,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29417003 (ipc=120.6) sim_rate=115360 (inst/sec) elapsed = 0:0:04:15 / Thu Apr 12 17:39:22 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29496518 (ipc=120.6) sim_rate=115220 (inst/sec) elapsed = 0:0:04:16 / Thu Apr 12 17:39:23 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29636578 (ipc=120.7) sim_rate=115317 (inst/sec) elapsed = 0:0:04:17 / Thu Apr 12 17:39:24 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(5,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29752043 (ipc=120.7) sim_rate=115317 (inst/sec) elapsed = 0:0:04:18 / Thu Apr 12 17:39:25 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29934208 (ipc=120.7) sim_rate=115576 (inst/sec) elapsed = 0:0:04:19 / Thu Apr 12 17:39:26 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 30086724 (ipc=120.8) sim_rate=115718 (inst/sec) elapsed = 0:0:04:20 / Thu Apr 12 17:39:27 2018
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 30162379 (ipc=120.9) sim_rate=115564 (inst/sec) elapsed = 0:0:04:21 / Thu Apr 12 17:39:28 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 30286532 (ipc=120.9) sim_rate=115597 (inst/sec) elapsed = 0:0:04:22 / Thu Apr 12 17:39:29 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(4,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30437953 (ipc=120.8) sim_rate=115733 (inst/sec) elapsed = 0:0:04:23 / Thu Apr 12 17:39:30 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(1,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30548508 (ipc=120.7) sim_rate=115714 (inst/sec) elapsed = 0:0:04:24 / Thu Apr 12 17:39:31 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30668255 (ipc=120.7) sim_rate=115729 (inst/sec) elapsed = 0:0:04:25 / Thu Apr 12 17:39:32 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(3,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30796660 (ipc=120.8) sim_rate=115776 (inst/sec) elapsed = 0:0:04:26 / Thu Apr 12 17:39:33 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(6,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30932642 (ipc=120.8) sim_rate=115852 (inst/sec) elapsed = 0:0:04:27 / Thu Apr 12 17:39:34 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 31050478 (ipc=120.8) sim_rate=115859 (inst/sec) elapsed = 0:0:04:28 / Thu Apr 12 17:39:35 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 31149538 (ipc=120.7) sim_rate=115797 (inst/sec) elapsed = 0:0:04:29 / Thu Apr 12 17:39:36 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 31257361 (ipc=120.7) sim_rate=115768 (inst/sec) elapsed = 0:0:04:30 / Thu Apr 12 17:39:37 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31362130 (ipc=120.6) sim_rate=115727 (inst/sec) elapsed = 0:0:04:31 / Thu Apr 12 17:39:38 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31536672 (ipc=120.6) sim_rate=115943 (inst/sec) elapsed = 0:0:04:32 / Thu Apr 12 17:39:39 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(5,4,0) tid=(3,4,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(1,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31693700 (ipc=120.7) sim_rate=116094 (inst/sec) elapsed = 0:0:04:33 / Thu Apr 12 17:39:40 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31771851 (ipc=120.8) sim_rate=115955 (inst/sec) elapsed = 0:0:04:34 / Thu Apr 12 17:39:41 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(8,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31877170 (ipc=120.7) sim_rate=115916 (inst/sec) elapsed = 0:0:04:35 / Thu Apr 12 17:39:42 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31971262 (ipc=120.6) sim_rate=115837 (inst/sec) elapsed = 0:0:04:36 / Thu Apr 12 17:39:43 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 32080280 (ipc=120.6) sim_rate=115813 (inst/sec) elapsed = 0:0:04:37 / Thu Apr 12 17:39:44 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 32249583 (ipc=120.6) sim_rate=116005 (inst/sec) elapsed = 0:0:04:38 / Thu Apr 12 17:39:45 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(2,6,0) tid=(5,7,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32369103 (ipc=120.6) sim_rate=116018 (inst/sec) elapsed = 0:0:04:39 / Thu Apr 12 17:39:46 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(5,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32512019 (ipc=120.6) sim_rate=116114 (inst/sec) elapsed = 0:0:04:40 / Thu Apr 12 17:39:47 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32581043 (ipc=120.7) sim_rate=115946 (inst/sec) elapsed = 0:0:04:41 / Thu Apr 12 17:39:48 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(1,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32743319 (ipc=120.6) sim_rate=116111 (inst/sec) elapsed = 0:0:04:42 / Thu Apr 12 17:39:49 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(8,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32844452 (ipc=120.5) sim_rate=116058 (inst/sec) elapsed = 0:0:04:43 / Thu Apr 12 17:39:50 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(3,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32962570 (ipc=120.5) sim_rate=116065 (inst/sec) elapsed = 0:0:04:44 / Thu Apr 12 17:39:51 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 33078362 (ipc=120.5) sim_rate=116064 (inst/sec) elapsed = 0:0:04:45 / Thu Apr 12 17:39:52 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 33190313 (ipc=120.5) sim_rate=116050 (inst/sec) elapsed = 0:0:04:46 / Thu Apr 12 17:39:53 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 33312209 (ipc=120.5) sim_rate=116070 (inst/sec) elapsed = 0:0:04:47 / Thu Apr 12 17:39:54 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33441955 (ipc=120.5) sim_rate=116117 (inst/sec) elapsed = 0:0:04:48 / Thu Apr 12 17:39:55 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33557913 (ipc=120.5) sim_rate=116117 (inst/sec) elapsed = 0:0:04:49 / Thu Apr 12 17:39:56 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(4,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33681296 (ipc=120.5) sim_rate=116142 (inst/sec) elapsed = 0:0:04:50 / Thu Apr 12 17:39:57 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33777680 (ipc=120.4) sim_rate=116074 (inst/sec) elapsed = 0:0:04:51 / Thu Apr 12 17:39:58 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33891611 (ipc=120.4) sim_rate=116067 (inst/sec) elapsed = 0:0:04:52 / Thu Apr 12 17:39:59 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(2,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33990811 (ipc=120.3) sim_rate=116009 (inst/sec) elapsed = 0:0:04:53 / Thu Apr 12 17:40:00 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(8,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 34100786 (ipc=120.3) sim_rate=115989 (inst/sec) elapsed = 0:0:04:54 / Thu Apr 12 17:40:01 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(0,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 34226512 (ipc=120.3) sim_rate=116022 (inst/sec) elapsed = 0:0:04:55 / Thu Apr 12 17:40:02 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34400492 (ipc=120.3) sim_rate=116217 (inst/sec) elapsed = 0:0:04:56 / Thu Apr 12 17:40:03 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(6,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34517507 (ipc=120.3) sim_rate=116220 (inst/sec) elapsed = 0:0:04:57 / Thu Apr 12 17:40:04 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(0,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34622210 (ipc=120.2) sim_rate=116181 (inst/sec) elapsed = 0:0:04:58 / Thu Apr 12 17:40:05 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34711479 (ipc=120.1) sim_rate=116091 (inst/sec) elapsed = 0:0:04:59 / Thu Apr 12 17:40:06 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34822096 (ipc=120.1) sim_rate=116073 (inst/sec) elapsed = 0:0:05:00 / Thu Apr 12 17:40:07 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34977782 (ipc=120.2) sim_rate=116205 (inst/sec) elapsed = 0:0:05:01 / Thu Apr 12 17:40:08 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 35097104 (ipc=120.2) sim_rate=116215 (inst/sec) elapsed = 0:0:05:02 / Thu Apr 12 17:40:09 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(1,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 35219381 (ipc=120.2) sim_rate=116235 (inst/sec) elapsed = 0:0:05:03 / Thu Apr 12 17:40:10 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 35316323 (ipc=120.1) sim_rate=116172 (inst/sec) elapsed = 0:0:05:04 / Thu Apr 12 17:40:11 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 35426212 (ipc=120.1) sim_rate=116151 (inst/sec) elapsed = 0:0:05:05 / Thu Apr 12 17:40:12 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(7,1,0) tid=(7,7,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(7,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35594048 (ipc=120.0) sim_rate=116320 (inst/sec) elapsed = 0:0:05:06 / Thu Apr 12 17:40:13 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(1,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35703077 (ipc=120.0) sim_rate=116296 (inst/sec) elapsed = 0:0:05:07 / Thu Apr 12 17:40:14 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(6,7,0) tid=(2,0,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35861477 (ipc=120.1) sim_rate=116433 (inst/sec) elapsed = 0:0:05:08 / Thu Apr 12 17:40:15 2018
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 35922310 (ipc=120.1) sim_rate=116253 (inst/sec) elapsed = 0:0:05:09 / Thu Apr 12 17:40:16 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 36017514 (ipc=120.1) sim_rate=116185 (inst/sec) elapsed = 0:0:05:10 / Thu Apr 12 17:40:17 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(5,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 36117159 (ipc=120.0) sim_rate=116132 (inst/sec) elapsed = 0:0:05:11 / Thu Apr 12 17:40:18 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 36242247 (ipc=120.0) sim_rate=116161 (inst/sec) elapsed = 0:0:05:12 / Thu Apr 12 17:40:19 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 36353013 (ipc=120.0) sim_rate=116143 (inst/sec) elapsed = 0:0:05:13 / Thu Apr 12 17:40:20 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 36478448 (ipc=120.0) sim_rate=116173 (inst/sec) elapsed = 0:0:05:14 / Thu Apr 12 17:40:21 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(7,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36587767 (ipc=120.0) sim_rate=116151 (inst/sec) elapsed = 0:0:05:15 / Thu Apr 12 17:40:22 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(4,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36736254 (ipc=119.9) sim_rate=116253 (inst/sec) elapsed = 0:0:05:16 / Thu Apr 12 17:40:23 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36850345 (ipc=119.8) sim_rate=116247 (inst/sec) elapsed = 0:0:05:17 / Thu Apr 12 17:40:24 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(2,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36971442 (ipc=119.8) sim_rate=116262 (inst/sec) elapsed = 0:0:05:18 / Thu Apr 12 17:40:25 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(0,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 37094699 (ipc=119.9) sim_rate=116284 (inst/sec) elapsed = 0:0:05:19 / Thu Apr 12 17:40:26 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(3,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 37214180 (ipc=119.9) sim_rate=116294 (inst/sec) elapsed = 0:0:05:20 / Thu Apr 12 17:40:27 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,1,0) tid=(2,7,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 37337784 (ipc=119.9) sim_rate=116317 (inst/sec) elapsed = 0:0:05:21 / Thu Apr 12 17:40:28 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(0,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 37451860 (ipc=119.8) sim_rate=116310 (inst/sec) elapsed = 0:0:05:22 / Thu Apr 12 17:40:29 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37611875 (ipc=119.8) sim_rate=116445 (inst/sec) elapsed = 0:0:05:23 / Thu Apr 12 17:40:30 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(2,3,0) tid=(0,2,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37726540 (ipc=119.8) sim_rate=116439 (inst/sec) elapsed = 0:0:05:24 / Thu Apr 12 17:40:31 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(0,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37875214 (ipc=119.9) sim_rate=116539 (inst/sec) elapsed = 0:0:05:25 / Thu Apr 12 17:40:32 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 38003556 (ipc=119.9) sim_rate=116575 (inst/sec) elapsed = 0:0:05:26 / Thu Apr 12 17:40:33 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 38112786 (ipc=119.9) sim_rate=116552 (inst/sec) elapsed = 0:0:05:27 / Thu Apr 12 17:40:34 2018
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 38178094 (ipc=119.9) sim_rate=116396 (inst/sec) elapsed = 0:0:05:28 / Thu Apr 12 17:40:35 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 38290330 (ipc=119.8) sim_rate=116383 (inst/sec) elapsed = 0:0:05:29 / Thu Apr 12 17:40:36 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(4,1,0) tid=(0,2,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(6,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38410242 (ipc=119.8) sim_rate=116394 (inst/sec) elapsed = 0:0:05:30 / Thu Apr 12 17:40:37 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38543461 (ipc=119.9) sim_rate=116445 (inst/sec) elapsed = 0:0:05:31 / Thu Apr 12 17:40:38 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(4,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38678388 (ipc=119.9) sim_rate=116501 (inst/sec) elapsed = 0:0:05:32 / Thu Apr 12 17:40:39 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(2,1,0) tid=(0,5,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(8,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38805575 (ipc=120.0) sim_rate=116533 (inst/sec) elapsed = 0:0:05:33 / Thu Apr 12 17:40:40 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(5,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38907090 (ipc=119.9) sim_rate=116488 (inst/sec) elapsed = 0:0:05:34 / Thu Apr 12 17:40:41 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 39082095 (ipc=119.9) sim_rate=116662 (inst/sec) elapsed = 0:0:05:35 / Thu Apr 12 17:40:42 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(7,7,0) tid=(2,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(8,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 39205119 (ipc=119.9) sim_rate=116681 (inst/sec) elapsed = 0:0:05:36 / Thu Apr 12 17:40:43 2018
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 39273504 (ipc=119.9) sim_rate=116538 (inst/sec) elapsed = 0:0:05:37 / Thu Apr 12 17:40:44 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(1,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 39400726 (ipc=119.9) sim_rate=116570 (inst/sec) elapsed = 0:0:05:38 / Thu Apr 12 17:40:45 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 39524328 (ipc=120.0) sim_rate=116590 (inst/sec) elapsed = 0:0:05:39 / Thu Apr 12 17:40:46 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(7,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39649104 (ipc=120.0) sim_rate=116615 (inst/sec) elapsed = 0:0:05:40 / Thu Apr 12 17:40:47 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(5,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39761815 (ipc=119.9) sim_rate=116603 (inst/sec) elapsed = 0:0:05:41 / Thu Apr 12 17:40:48 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39889108 (ipc=120.0) sim_rate=116634 (inst/sec) elapsed = 0:0:05:42 / Thu Apr 12 17:40:49 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,4,0) tid=(2,1,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 40009389 (ipc=120.0) sim_rate=116645 (inst/sec) elapsed = 0:0:05:43 / Thu Apr 12 17:40:50 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 40135050 (ipc=120.0) sim_rate=116671 (inst/sec) elapsed = 0:0:05:44 / Thu Apr 12 17:40:51 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(4,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 40258815 (ipc=120.0) sim_rate=116692 (inst/sec) elapsed = 0:0:05:45 / Thu Apr 12 17:40:52 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,2,0) tid=(2,2,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40395061 (ipc=120.0) sim_rate=116748 (inst/sec) elapsed = 0:0:05:46 / Thu Apr 12 17:40:53 2018
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 40463490 (ipc=120.1) sim_rate=116609 (inst/sec) elapsed = 0:0:05:47 / Thu Apr 12 17:40:54 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40572904 (ipc=120.0) sim_rate=116588 (inst/sec) elapsed = 0:0:05:48 / Thu Apr 12 17:40:55 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40694989 (ipc=120.0) sim_rate=116604 (inst/sec) elapsed = 0:0:05:49 / Thu Apr 12 17:40:56 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(5,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40820301 (ipc=120.1) sim_rate=116629 (inst/sec) elapsed = 0:0:05:50 / Thu Apr 12 17:40:57 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40935792 (ipc=120.0) sim_rate=116626 (inst/sec) elapsed = 0:0:05:51 / Thu Apr 12 17:40:58 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 41064327 (ipc=120.1) sim_rate=116660 (inst/sec) elapsed = 0:0:05:52 / Thu Apr 12 17:40:59 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(4,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(2,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 41198208 (ipc=120.1) sim_rate=116708 (inst/sec) elapsed = 0:0:05:53 / Thu Apr 12 17:41:00 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(1,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41321373 (ipc=120.1) sim_rate=116727 (inst/sec) elapsed = 0:0:05:54 / Thu Apr 12 17:41:01 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(5,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41438939 (ipc=120.1) sim_rate=116729 (inst/sec) elapsed = 0:0:05:55 / Thu Apr 12 17:41:02 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 41503931 (ipc=120.1) sim_rate=116584 (inst/sec) elapsed = 0:0:05:56 / Thu Apr 12 17:41:03 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41619325 (ipc=120.1) sim_rate=116580 (inst/sec) elapsed = 0:0:05:57 / Thu Apr 12 17:41:04 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41748640 (ipc=120.1) sim_rate=116616 (inst/sec) elapsed = 0:0:05:58 / Thu Apr 12 17:41:05 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(3,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41884588 (ipc=120.2) sim_rate=116670 (inst/sec) elapsed = 0:0:05:59 / Thu Apr 12 17:41:06 2018
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41945981 (ipc=120.2) sim_rate=116516 (inst/sec) elapsed = 0:0:06:00 / Thu Apr 12 17:41:07 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(8,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 42050749 (ipc=120.1) sim_rate=116484 (inst/sec) elapsed = 0:0:06:01 / Thu Apr 12 17:41:08 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(1,2,0) tid=(5,7,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(6,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 42175331 (ipc=120.2) sim_rate=116506 (inst/sec) elapsed = 0:0:06:02 / Thu Apr 12 17:41:09 2018
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 42244926 (ipc=120.2) sim_rate=116377 (inst/sec) elapsed = 0:0:06:03 / Thu Apr 12 17:41:10 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(8,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 42370885 (ipc=120.2) sim_rate=116403 (inst/sec) elapsed = 0:0:06:04 / Thu Apr 12 17:41:11 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(3,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(7,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 42497843 (ipc=120.2) sim_rate=116432 (inst/sec) elapsed = 0:0:06:05 / Thu Apr 12 17:41:12 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42623862 (ipc=120.2) sim_rate=116458 (inst/sec) elapsed = 0:0:06:06 / Thu Apr 12 17:41:13 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42732369 (ipc=120.2) sim_rate=116436 (inst/sec) elapsed = 0:0:06:07 / Thu Apr 12 17:41:14 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(7,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42853069 (ipc=120.2) sim_rate=116448 (inst/sec) elapsed = 0:0:06:08 / Thu Apr 12 17:41:15 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,0,0) tid=(4,5,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42985083 (ipc=120.2) sim_rate=116490 (inst/sec) elapsed = 0:0:06:09 / Thu Apr 12 17:41:16 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 43114292 (ipc=120.3) sim_rate=116525 (inst/sec) elapsed = 0:0:06:10 / Thu Apr 12 17:41:17 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(5,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 43189462 (ipc=120.3) sim_rate=116413 (inst/sec) elapsed = 0:0:06:11 / Thu Apr 12 17:41:18 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(3,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 43313034 (ipc=120.3) sim_rate=116432 (inst/sec) elapsed = 0:0:06:12 / Thu Apr 12 17:41:19 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 43441000 (ipc=120.3) sim_rate=116463 (inst/sec) elapsed = 0:0:06:13 / Thu Apr 12 17:41:20 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(0,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43491799 (ipc=120.3) sim_rate=116288 (inst/sec) elapsed = 0:0:06:14 / Thu Apr 12 17:41:21 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(4,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 43602257 (ipc=120.3) sim_rate=116272 (inst/sec) elapsed = 0:0:06:15 / Thu Apr 12 17:41:22 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(4,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 43724610 (ipc=120.3) sim_rate=116288 (inst/sec) elapsed = 0:0:06:16 / Thu Apr 12 17:41:23 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43866676 (ipc=120.3) sim_rate=116357 (inst/sec) elapsed = 0:0:06:17 / Thu Apr 12 17:41:24 2018
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43948064 (ipc=120.4) sim_rate=116264 (inst/sec) elapsed = 0:0:06:18 / Thu Apr 12 17:41:25 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(5,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 44110546 (ipc=120.5) sim_rate=116386 (inst/sec) elapsed = 0:0:06:19 / Thu Apr 12 17:41:26 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 44226428 (ipc=120.5) sim_rate=116385 (inst/sec) elapsed = 0:0:06:20 / Thu Apr 12 17:41:27 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 44326146 (ipc=120.5) sim_rate=116341 (inst/sec) elapsed = 0:0:06:21 / Thu Apr 12 17:41:28 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(8,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 44427587 (ipc=120.4) sim_rate=116302 (inst/sec) elapsed = 0:0:06:22 / Thu Apr 12 17:41:29 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(4,1,0) tid=(4,2,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(3,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44560615 (ipc=120.4) sim_rate=116346 (inst/sec) elapsed = 0:0:06:23 / Thu Apr 12 17:41:30 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(1,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44653448 (ipc=120.5) sim_rate=116285 (inst/sec) elapsed = 0:0:06:24 / Thu Apr 12 17:41:31 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(1,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44812881 (ipc=120.6) sim_rate=116397 (inst/sec) elapsed = 0:0:06:25 / Thu Apr 12 17:41:32 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44889135 (ipc=120.7) sim_rate=116293 (inst/sec) elapsed = 0:0:06:26 / Thu Apr 12 17:41:33 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(2,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 45017056 (ipc=120.7) sim_rate=116323 (inst/sec) elapsed = 0:0:06:27 / Thu Apr 12 17:41:34 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(3,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 45119242 (ipc=120.6) sim_rate=116286 (inst/sec) elapsed = 0:0:06:28 / Thu Apr 12 17:41:35 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(4,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 45232850 (ipc=120.6) sim_rate=116279 (inst/sec) elapsed = 0:0:06:29 / Thu Apr 12 17:41:36 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(3,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 45299737 (ipc=120.6) sim_rate=116153 (inst/sec) elapsed = 0:0:06:30 / Thu Apr 12 17:41:37 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(7,2,0) tid=(0,3,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(7,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 45449928 (ipc=120.7) sim_rate=116240 (inst/sec) elapsed = 0:0:06:31 / Thu Apr 12 17:41:38 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 45597791 (ipc=120.8) sim_rate=116320 (inst/sec) elapsed = 0:0:06:32 / Thu Apr 12 17:41:39 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45689947 (ipc=120.9) sim_rate=116259 (inst/sec) elapsed = 0:0:06:33 / Thu Apr 12 17:41:40 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45820976 (ipc=120.9) sim_rate=116296 (inst/sec) elapsed = 0:0:06:34 / Thu Apr 12 17:41:41 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(7,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45937501 (ipc=120.9) sim_rate=116297 (inst/sec) elapsed = 0:0:06:35 / Thu Apr 12 17:41:42 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 46042256 (ipc=120.8) sim_rate=116268 (inst/sec) elapsed = 0:0:06:36 / Thu Apr 12 17:41:43 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(2,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 46186945 (ipc=120.9) sim_rate=116339 (inst/sec) elapsed = 0:0:06:37 / Thu Apr 12 17:41:44 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 46318671 (ipc=120.9) sim_rate=116378 (inst/sec) elapsed = 0:0:06:38 / Thu Apr 12 17:41:45 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(2,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 46392181 (ipc=121.0) sim_rate=116271 (inst/sec) elapsed = 0:0:06:39 / Thu Apr 12 17:41:46 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(7,3,0) tid=(6,1,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(8,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46546431 (ipc=121.1) sim_rate=116366 (inst/sec) elapsed = 0:0:06:40 / Thu Apr 12 17:41:47 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46672413 (ipc=121.1) sim_rate=116390 (inst/sec) elapsed = 0:0:06:41 / Thu Apr 12 17:41:48 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(2,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46804668 (ipc=121.1) sim_rate=116429 (inst/sec) elapsed = 0:0:06:42 / Thu Apr 12 17:41:49 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46864137 (ipc=121.1) sim_rate=116288 (inst/sec) elapsed = 0:0:06:43 / Thu Apr 12 17:41:50 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46995385 (ipc=121.1) sim_rate=116325 (inst/sec) elapsed = 0:0:06:44 / Thu Apr 12 17:41:51 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 47127850 (ipc=121.2) sim_rate=116365 (inst/sec) elapsed = 0:0:06:45 / Thu Apr 12 17:41:52 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 47247061 (ipc=121.1) sim_rate=116372 (inst/sec) elapsed = 0:0:06:46 / Thu Apr 12 17:41:53 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 47389237 (ipc=121.2) sim_rate=116435 (inst/sec) elapsed = 0:0:06:47 / Thu Apr 12 17:41:54 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(2,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 47510656 (ipc=121.2) sim_rate=116447 (inst/sec) elapsed = 0:0:06:48 / Thu Apr 12 17:41:55 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(8,6,0) tid=(0,1,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47633786 (ipc=121.2) sim_rate=116464 (inst/sec) elapsed = 0:0:06:49 / Thu Apr 12 17:41:56 2018
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47693764 (ipc=121.2) sim_rate=116326 (inst/sec) elapsed = 0:0:06:50 / Thu Apr 12 17:41:57 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(3,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47803605 (ipc=121.2) sim_rate=116310 (inst/sec) elapsed = 0:0:06:51 / Thu Apr 12 17:41:58 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47925645 (ipc=121.2) sim_rate=116324 (inst/sec) elapsed = 0:0:06:52 / Thu Apr 12 17:41:59 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(6,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 48043678 (ipc=121.2) sim_rate=116328 (inst/sec) elapsed = 0:0:06:53 / Thu Apr 12 17:42:00 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 48169713 (ipc=121.2) sim_rate=116351 (inst/sec) elapsed = 0:0:06:54 / Thu Apr 12 17:42:01 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 48273261 (ipc=121.1) sim_rate=116321 (inst/sec) elapsed = 0:0:06:55 / Thu Apr 12 17:42:02 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(6,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 48378145 (ipc=121.1) sim_rate=116293 (inst/sec) elapsed = 0:0:06:56 / Thu Apr 12 17:42:03 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 48434099 (ipc=121.1) sim_rate=116148 (inst/sec) elapsed = 0:0:06:57 / Thu Apr 12 17:42:04 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(3,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 48539841 (ipc=121.0) sim_rate=116124 (inst/sec) elapsed = 0:0:06:58 / Thu Apr 12 17:42:05 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48642745 (ipc=121.0) sim_rate=116092 (inst/sec) elapsed = 0:0:06:59 / Thu Apr 12 17:42:06 2018
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48699741 (ipc=121.0) sim_rate=115951 (inst/sec) elapsed = 0:0:07:00 / Thu Apr 12 17:42:07 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(4,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48810537 (ipc=121.0) sim_rate=115939 (inst/sec) elapsed = 0:0:07:01 / Thu Apr 12 17:42:08 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48922105 (ipc=120.9) sim_rate=115929 (inst/sec) elapsed = 0:0:07:02 / Thu Apr 12 17:42:09 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 49021059 (ipc=120.9) sim_rate=115889 (inst/sec) elapsed = 0:0:07:03 / Thu Apr 12 17:42:10 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(4,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 49128352 (ipc=120.9) sim_rate=115868 (inst/sec) elapsed = 0:0:07:04 / Thu Apr 12 17:42:11 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 49219767 (ipc=120.8) sim_rate=115811 (inst/sec) elapsed = 0:0:07:05 / Thu Apr 12 17:42:12 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(3,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49321705 (ipc=120.7) sim_rate=115778 (inst/sec) elapsed = 0:0:07:06 / Thu Apr 12 17:42:13 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 49413651 (ipc=120.7) sim_rate=115722 (inst/sec) elapsed = 0:0:07:07 / Thu Apr 12 17:42:14 2018
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 49468871 (ipc=120.7) sim_rate=115581 (inst/sec) elapsed = 0:0:07:08 / Thu Apr 12 17:42:15 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 49586275 (ipc=120.6) sim_rate=115585 (inst/sec) elapsed = 0:0:07:09 / Thu Apr 12 17:42:16 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49670045 (ipc=120.6) sim_rate=115511 (inst/sec) elapsed = 0:0:07:10 / Thu Apr 12 17:42:17 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(7,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49758115 (ipc=120.5) sim_rate=115448 (inst/sec) elapsed = 0:0:07:11 / Thu Apr 12 17:42:18 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49845245 (ipc=120.4) sim_rate=115382 (inst/sec) elapsed = 0:0:07:12 / Thu Apr 12 17:42:19 2018
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49893993 (ipc=120.4) sim_rate=115228 (inst/sec) elapsed = 0:0:07:13 / Thu Apr 12 17:42:20 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49975189 (ipc=120.3) sim_rate=115150 (inst/sec) elapsed = 0:0:07:14 / Thu Apr 12 17:42:21 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 50065683 (ipc=120.2) sim_rate=115093 (inst/sec) elapsed = 0:0:07:15 / Thu Apr 12 17:42:22 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 50153247 (ipc=120.1) sim_rate=115030 (inst/sec) elapsed = 0:0:07:16 / Thu Apr 12 17:42:23 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(5,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 50237487 (ipc=120.0) sim_rate=114959 (inst/sec) elapsed = 0:0:07:17 / Thu Apr 12 17:42:24 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50335201 (ipc=120.0) sim_rate=114920 (inst/sec) elapsed = 0:0:07:18 / Thu Apr 12 17:42:25 2018
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 50366631 (ipc=119.9) sim_rate=114730 (inst/sec) elapsed = 0:0:07:19 / Thu Apr 12 17:42:26 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50437841 (ipc=119.8) sim_rate=114631 (inst/sec) elapsed = 0:0:07:20 / Thu Apr 12 17:42:27 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50509793 (ipc=119.7) sim_rate=114534 (inst/sec) elapsed = 0:0:07:21 / Thu Apr 12 17:42:28 2018
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50585071 (ipc=119.6) sim_rate=114445 (inst/sec) elapsed = 0:0:07:22 / Thu Apr 12 17:42:29 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50664325 (ipc=119.5) sim_rate=114366 (inst/sec) elapsed = 0:0:07:23 / Thu Apr 12 17:42:30 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(7,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50753645 (ipc=119.4) sim_rate=114310 (inst/sec) elapsed = 0:0:07:24 / Thu Apr 12 17:42:31 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 426000  inst.: 50838981 (ipc=119.3) sim_rate=114244 (inst/sec) elapsed = 0:0:07:25 / Thu Apr 12 17:42:32 2018
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50888667 (ipc=119.3) sim_rate=114100 (inst/sec) elapsed = 0:0:07:26 / Thu Apr 12 17:42:33 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(3,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50958041 (ipc=119.2) sim_rate=114000 (inst/sec) elapsed = 0:0:07:27 / Thu Apr 12 17:42:34 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 51044807 (ipc=119.1) sim_rate=113939 (inst/sec) elapsed = 0:0:07:28 / Thu Apr 12 17:42:35 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 51126143 (ipc=119.0) sim_rate=113866 (inst/sec) elapsed = 0:0:07:29 / Thu Apr 12 17:42:36 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 51208075 (ipc=119.0) sim_rate=113795 (inst/sec) elapsed = 0:0:07:30 / Thu Apr 12 17:42:37 2018
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 51257467 (ipc=118.9) sim_rate=113652 (inst/sec) elapsed = 0:0:07:31 / Thu Apr 12 17:42:38 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51335371 (ipc=118.8) sim_rate=113573 (inst/sec) elapsed = 0:0:07:32 / Thu Apr 12 17:42:39 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51412331 (ipc=118.7) sim_rate=113493 (inst/sec) elapsed = 0:0:07:33 / Thu Apr 12 17:42:40 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(2,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51494581 (ipc=118.7) sim_rate=113424 (inst/sec) elapsed = 0:0:07:34 / Thu Apr 12 17:42:41 2018
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51572631 (ipc=118.6) sim_rate=113346 (inst/sec) elapsed = 0:0:07:35 / Thu Apr 12 17:42:42 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51610045 (ipc=118.5) sim_rate=113179 (inst/sec) elapsed = 0:0:07:36 / Thu Apr 12 17:42:43 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51726749 (ipc=118.4) sim_rate=113187 (inst/sec) elapsed = 0:0:07:37 / Thu Apr 12 17:42:44 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51808791 (ipc=118.3) sim_rate=113119 (inst/sec) elapsed = 0:0:07:38 / Thu Apr 12 17:42:45 2018
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51852953 (ipc=118.3) sim_rate=112969 (inst/sec) elapsed = 0:0:07:39 / Thu Apr 12 17:42:46 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(0,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51932039 (ipc=118.2) sim_rate=112895 (inst/sec) elapsed = 0:0:07:40 / Thu Apr 12 17:42:47 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 52006411 (ipc=118.1) sim_rate=112812 (inst/sec) elapsed = 0:0:07:41 / Thu Apr 12 17:42:48 2018
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 52085721 (ipc=118.0) sim_rate=112739 (inst/sec) elapsed = 0:0:07:42 / Thu Apr 12 17:42:49 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 52168501 (ipc=117.9) sim_rate=112674 (inst/sec) elapsed = 0:0:07:43 / Thu Apr 12 17:42:50 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 52246619 (ipc=117.8) sim_rate=112600 (inst/sec) elapsed = 0:0:07:44 / Thu Apr 12 17:42:51 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52321015 (ipc=117.7) sim_rate=112518 (inst/sec) elapsed = 0:0:07:45 / Thu Apr 12 17:42:52 2018
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52358179 (ipc=117.7) sim_rate=112356 (inst/sec) elapsed = 0:0:07:46 / Thu Apr 12 17:42:53 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(1,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52435771 (ipc=117.6) sim_rate=112282 (inst/sec) elapsed = 0:0:07:47 / Thu Apr 12 17:42:54 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(7,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52519665 (ipc=117.5) sim_rate=112221 (inst/sec) elapsed = 0:0:07:48 / Thu Apr 12 17:42:55 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(8,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52598031 (ipc=117.4) sim_rate=112149 (inst/sec) elapsed = 0:0:07:49 / Thu Apr 12 17:42:56 2018
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52681483 (ipc=117.3) sim_rate=112088 (inst/sec) elapsed = 0:0:07:50 / Thu Apr 12 17:42:57 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52764301 (ipc=117.3) sim_rate=112026 (inst/sec) elapsed = 0:0:07:51 / Thu Apr 12 17:42:58 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 52797559 (ipc=117.2) sim_rate=111859 (inst/sec) elapsed = 0:0:07:52 / Thu Apr 12 17:42:59 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52920167 (ipc=117.1) sim_rate=111881 (inst/sec) elapsed = 0:0:07:53 / Thu Apr 12 17:43:00 2018
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 52968213 (ipc=117.1) sim_rate=111747 (inst/sec) elapsed = 0:0:07:54 / Thu Apr 12 17:43:01 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 53040147 (ipc=117.0) sim_rate=111663 (inst/sec) elapsed = 0:0:07:55 / Thu Apr 12 17:43:02 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 53131045 (ipc=116.9) sim_rate=111619 (inst/sec) elapsed = 0:0:07:56 / Thu Apr 12 17:43:03 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 53218123 (ipc=116.8) sim_rate=111568 (inst/sec) elapsed = 0:0:07:57 / Thu Apr 12 17:43:04 2018
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 53286531 (ipc=116.7) sim_rate=111478 (inst/sec) elapsed = 0:0:07:58 / Thu Apr 12 17:43:05 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 53373693 (ipc=116.7) sim_rate=111427 (inst/sec) elapsed = 0:0:07:59 / Thu Apr 12 17:43:06 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 53443727 (ipc=116.6) sim_rate=111341 (inst/sec) elapsed = 0:0:08:00 / Thu Apr 12 17:43:07 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53514337 (ipc=116.5) sim_rate=111256 (inst/sec) elapsed = 0:0:08:01 / Thu Apr 12 17:43:08 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(2,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53595277 (ipc=116.4) sim_rate=111193 (inst/sec) elapsed = 0:0:08:02 / Thu Apr 12 17:43:09 2018
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53679343 (ipc=116.3) sim_rate=111137 (inst/sec) elapsed = 0:0:08:03 / Thu Apr 12 17:43:10 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53763449 (ipc=116.2) sim_rate=111081 (inst/sec) elapsed = 0:0:08:04 / Thu Apr 12 17:43:11 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53845505 (ipc=116.2) sim_rate=111021 (inst/sec) elapsed = 0:0:08:05 / Thu Apr 12 17:43:12 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(4,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53931583 (ipc=116.1) sim_rate=110970 (inst/sec) elapsed = 0:0:08:06 / Thu Apr 12 17:43:13 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 54027985 (ipc=116.1) sim_rate=110940 (inst/sec) elapsed = 0:0:08:07 / Thu Apr 12 17:43:14 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(4,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 54123367 (ipc=116.0) sim_rate=110908 (inst/sec) elapsed = 0:0:08:08 / Thu Apr 12 17:43:15 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(6,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 54210073 (ipc=116.0) sim_rate=110859 (inst/sec) elapsed = 0:0:08:09 / Thu Apr 12 17:43:16 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 54302981 (ipc=115.9) sim_rate=110822 (inst/sec) elapsed = 0:0:08:10 / Thu Apr 12 17:43:17 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54394053 (ipc=115.9) sim_rate=110782 (inst/sec) elapsed = 0:0:08:11 / Thu Apr 12 17:43:18 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54495296 (ipc=115.8) sim_rate=110762 (inst/sec) elapsed = 0:0:08:12 / Thu Apr 12 17:43:19 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54586042 (ipc=115.8) sim_rate=110722 (inst/sec) elapsed = 0:0:08:13 / Thu Apr 12 17:43:20 2018
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54638742 (ipc=115.8) sim_rate=110604 (inst/sec) elapsed = 0:0:08:14 / Thu Apr 12 17:43:21 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54739303 (ipc=115.7) sim_rate=110584 (inst/sec) elapsed = 0:0:08:15 / Thu Apr 12 17:43:22 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(4,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54839175 (ipc=115.7) sim_rate=110562 (inst/sec) elapsed = 0:0:08:16 / Thu Apr 12 17:43:23 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54941190 (ipc=115.7) sim_rate=110545 (inst/sec) elapsed = 0:0:08:17 / Thu Apr 12 17:43:24 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(6,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 55031037 (ipc=115.6) sim_rate=110504 (inst/sec) elapsed = 0:0:08:18 / Thu Apr 12 17:43:25 2018
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 55082473 (ipc=115.6) sim_rate=110385 (inst/sec) elapsed = 0:0:08:19 / Thu Apr 12 17:43:26 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(8,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 55176302 (ipc=115.6) sim_rate=110352 (inst/sec) elapsed = 0:0:08:20 / Thu Apr 12 17:43:27 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 55268972 (ipc=115.5) sim_rate=110317 (inst/sec) elapsed = 0:0:08:21 / Thu Apr 12 17:43:28 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 55369725 (ipc=115.5) sim_rate=110298 (inst/sec) elapsed = 0:0:08:22 / Thu Apr 12 17:43:29 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 55470321 (ipc=115.4) sim_rate=110278 (inst/sec) elapsed = 0:0:08:23 / Thu Apr 12 17:43:30 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55576466 (ipc=115.4) sim_rate=110270 (inst/sec) elapsed = 0:0:08:24 / Thu Apr 12 17:43:31 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55671234 (ipc=115.4) sim_rate=110240 (inst/sec) elapsed = 0:0:08:25 / Thu Apr 12 17:43:32 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(3,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55775990 (ipc=115.4) sim_rate=110229 (inst/sec) elapsed = 0:0:08:26 / Thu Apr 12 17:43:33 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55860353 (ipc=115.3) sim_rate=110178 (inst/sec) elapsed = 0:0:08:27 / Thu Apr 12 17:43:34 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(1,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55955198 (ipc=115.3) sim_rate=110148 (inst/sec) elapsed = 0:0:08:28 / Thu Apr 12 17:43:35 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 56026768 (ipc=115.2) sim_rate=110072 (inst/sec) elapsed = 0:0:08:29 / Thu Apr 12 17:43:36 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 56107833 (ipc=115.1) sim_rate=110015 (inst/sec) elapsed = 0:0:08:30 / Thu Apr 12 17:43:37 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 56180568 (ipc=115.0) sim_rate=109942 (inst/sec) elapsed = 0:0:08:31 / Thu Apr 12 17:43:38 2018
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 56260856 (ipc=114.9) sim_rate=109884 (inst/sec) elapsed = 0:0:08:32 / Thu Apr 12 17:43:39 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(7,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 56332586 (ipc=114.8) sim_rate=109810 (inst/sec) elapsed = 0:0:08:33 / Thu Apr 12 17:43:40 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(3,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56408718 (ipc=114.8) sim_rate=109744 (inst/sec) elapsed = 0:0:08:34 / Thu Apr 12 17:43:41 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56487288 (ipc=114.7) sim_rate=109684 (inst/sec) elapsed = 0:0:08:35 / Thu Apr 12 17:43:42 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(8,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56597284 (ipc=114.6) sim_rate=109684 (inst/sec) elapsed = 0:0:08:36 / Thu Apr 12 17:43:43 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(7,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56676638 (ipc=114.5) sim_rate=109625 (inst/sec) elapsed = 0:0:08:37 / Thu Apr 12 17:43:44 2018
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 56743651 (ipc=114.4) sim_rate=109543 (inst/sec) elapsed = 0:0:08:38 / Thu Apr 12 17:43:45 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 56809593 (ipc=114.3) sim_rate=109459 (inst/sec) elapsed = 0:0:08:39 / Thu Apr 12 17:43:46 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(7,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 56887607 (ipc=114.2) sim_rate=109399 (inst/sec) elapsed = 0:0:08:40 / Thu Apr 12 17:43:47 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56998128 (ipc=114.1) sim_rate=109401 (inst/sec) elapsed = 0:0:08:41 / Thu Apr 12 17:43:48 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 57078149 (ipc=114.0) sim_rate=109345 (inst/sec) elapsed = 0:0:08:42 / Thu Apr 12 17:43:49 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(3,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 57187889 (ipc=113.9) sim_rate=109345 (inst/sec) elapsed = 0:0:08:43 / Thu Apr 12 17:43:50 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(3,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 57267365 (ipc=113.9) sim_rate=109288 (inst/sec) elapsed = 0:0:08:44 / Thu Apr 12 17:43:51 2018
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 57341894 (ipc=113.8) sim_rate=109222 (inst/sec) elapsed = 0:0:08:45 / Thu Apr 12 17:43:52 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(6,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 57416285 (ipc=113.7) sim_rate=109156 (inst/sec) elapsed = 0:0:08:46 / Thu Apr 12 17:43:53 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57487950 (ipc=113.6) sim_rate=109085 (inst/sec) elapsed = 0:0:08:47 / Thu Apr 12 17:43:54 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57590837 (ipc=113.5) sim_rate=109073 (inst/sec) elapsed = 0:0:08:48 / Thu Apr 12 17:43:55 2018
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57655312 (ipc=113.4) sim_rate=108989 (inst/sec) elapsed = 0:0:08:49 / Thu Apr 12 17:43:56 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 57724909 (ipc=113.3) sim_rate=108914 (inst/sec) elapsed = 0:0:08:50 / Thu Apr 12 17:43:57 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57820406 (ipc=113.2) sim_rate=108889 (inst/sec) elapsed = 0:0:08:51 / Thu Apr 12 17:43:58 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 57881705 (ipc=113.1) sim_rate=108800 (inst/sec) elapsed = 0:0:08:52 / Thu Apr 12 17:43:59 2018
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57943788 (ipc=113.0) sim_rate=108712 (inst/sec) elapsed = 0:0:08:53 / Thu Apr 12 17:44:00 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 58046591 (ipc=112.8) sim_rate=108701 (inst/sec) elapsed = 0:0:08:54 / Thu Apr 12 17:44:01 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(6,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 58115190 (ipc=112.7) sim_rate=108626 (inst/sec) elapsed = 0:0:08:55 / Thu Apr 12 17:44:02 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 58186838 (ipc=112.7) sim_rate=108557 (inst/sec) elapsed = 0:0:08:56 / Thu Apr 12 17:44:03 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 58243257 (ipc=112.5) sim_rate=108460 (inst/sec) elapsed = 0:0:08:57 / Thu Apr 12 17:44:04 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(6,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 58349426 (ipc=112.4) sim_rate=108456 (inst/sec) elapsed = 0:0:08:58 / Thu Apr 12 17:44:05 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(7,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58402738 (ipc=112.3) sim_rate=108353 (inst/sec) elapsed = 0:0:08:59 / Thu Apr 12 17:44:06 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58466552 (ipc=112.2) sim_rate=108271 (inst/sec) elapsed = 0:0:09:00 / Thu Apr 12 17:44:07 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58560160 (ipc=112.1) sim_rate=108244 (inst/sec) elapsed = 0:0:09:01 / Thu Apr 12 17:44:08 2018
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58624160 (ipc=112.0) sim_rate=108162 (inst/sec) elapsed = 0:0:09:02 / Thu Apr 12 17:44:09 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58692867 (ipc=111.9) sim_rate=108089 (inst/sec) elapsed = 0:0:09:03 / Thu Apr 12 17:44:10 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(7,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58747636 (ipc=111.8) sim_rate=107991 (inst/sec) elapsed = 0:0:09:04 / Thu Apr 12 17:44:11 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58843677 (ipc=111.7) sim_rate=107970 (inst/sec) elapsed = 0:0:09:05 / Thu Apr 12 17:44:12 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58899713 (ipc=111.6) sim_rate=107874 (inst/sec) elapsed = 0:0:09:06 / Thu Apr 12 17:44:13 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58972356 (ipc=111.4) sim_rate=107810 (inst/sec) elapsed = 0:0:09:07 / Thu Apr 12 17:44:14 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(3,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 59062765 (ipc=111.2) sim_rate=107778 (inst/sec) elapsed = 0:0:09:08 / Thu Apr 12 17:44:15 2018
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 59111319 (ipc=111.1) sim_rate=107670 (inst/sec) elapsed = 0:0:09:09 / Thu Apr 12 17:44:16 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(2,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 59196256 (ipc=111.0) sim_rate=107629 (inst/sec) elapsed = 0:0:09:10 / Thu Apr 12 17:44:17 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 59256850 (ipc=110.9) sim_rate=107544 (inst/sec) elapsed = 0:0:09:11 / Thu Apr 12 17:44:18 2018
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 59319245 (ipc=110.8) sim_rate=107462 (inst/sec) elapsed = 0:0:09:12 / Thu Apr 12 17:44:19 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(8,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59399268 (ipc=110.6) sim_rate=107412 (inst/sec) elapsed = 0:0:09:13 / Thu Apr 12 17:44:20 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59492076 (ipc=110.5) sim_rate=107386 (inst/sec) elapsed = 0:0:09:14 / Thu Apr 12 17:44:21 2018
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59533917 (ipc=110.4) sim_rate=107268 (inst/sec) elapsed = 0:0:09:15 / Thu Apr 12 17:44:22 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59618576 (ipc=110.2) sim_rate=107227 (inst/sec) elapsed = 0:0:09:16 / Thu Apr 12 17:44:23 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59670171 (ipc=110.1) sim_rate=107127 (inst/sec) elapsed = 0:0:09:17 / Thu Apr 12 17:44:24 2018
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59733647 (ipc=110.0) sim_rate=107049 (inst/sec) elapsed = 0:0:09:18 / Thu Apr 12 17:44:25 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(8,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59820878 (ipc=109.9) sim_rate=107014 (inst/sec) elapsed = 0:0:09:19 / Thu Apr 12 17:44:26 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59888120 (ipc=109.8) sim_rate=106943 (inst/sec) elapsed = 0:0:09:20 / Thu Apr 12 17:44:27 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(1,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59949972 (ipc=109.7) sim_rate=106862 (inst/sec) elapsed = 0:0:09:21 / Thu Apr 12 17:44:28 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 60047634 (ipc=109.6) sim_rate=106846 (inst/sec) elapsed = 0:0:09:22 / Thu Apr 12 17:44:29 2018
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 60106428 (ipc=109.5) sim_rate=106760 (inst/sec) elapsed = 0:0:09:23 / Thu Apr 12 17:44:30 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(7,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 60195711 (ipc=109.3) sim_rate=106729 (inst/sec) elapsed = 0:0:09:24 / Thu Apr 12 17:44:31 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 60253937 (ipc=109.3) sim_rate=106644 (inst/sec) elapsed = 0:0:09:25 / Thu Apr 12 17:44:32 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 60357244 (ipc=109.1) sim_rate=106638 (inst/sec) elapsed = 0:0:09:26 / Thu Apr 12 17:44:33 2018
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60417108 (ipc=109.1) sim_rate=106555 (inst/sec) elapsed = 0:0:09:27 / Thu Apr 12 17:44:34 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60487114 (ipc=109.0) sim_rate=106491 (inst/sec) elapsed = 0:0:09:28 / Thu Apr 12 17:44:35 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60592567 (ipc=108.9) sim_rate=106489 (inst/sec) elapsed = 0:0:09:29 / Thu Apr 12 17:44:36 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 60647189 (ipc=108.8) sim_rate=106398 (inst/sec) elapsed = 0:0:09:30 / Thu Apr 12 17:44:37 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(4,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60749017 (ipc=108.7) sim_rate=106390 (inst/sec) elapsed = 0:0:09:31 / Thu Apr 12 17:44:38 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60804177 (ipc=108.6) sim_rate=106301 (inst/sec) elapsed = 0:0:09:32 / Thu Apr 12 17:44:39 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(1,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60865569 (ipc=108.5) sim_rate=106222 (inst/sec) elapsed = 0:0:09:33 / Thu Apr 12 17:44:40 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(7,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 60928410 (ipc=108.4) sim_rate=106147 (inst/sec) elapsed = 0:0:09:34 / Thu Apr 12 17:44:41 2018
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60999408 (ipc=108.3) sim_rate=106085 (inst/sec) elapsed = 0:0:09:35 / Thu Apr 12 17:44:42 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 61059623 (ipc=108.3) sim_rate=106006 (inst/sec) elapsed = 0:0:09:36 / Thu Apr 12 17:44:43 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 61135350 (ipc=108.2) sim_rate=105953 (inst/sec) elapsed = 0:0:09:37 / Thu Apr 12 17:44:44 2018
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 61195717 (ipc=108.1) sim_rate=105874 (inst/sec) elapsed = 0:0:09:38 / Thu Apr 12 17:44:45 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(0,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 61295361 (ipc=108.0) sim_rate=105864 (inst/sec) elapsed = 0:0:09:39 / Thu Apr 12 17:44:46 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(0,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 61360093 (ipc=107.9) sim_rate=105793 (inst/sec) elapsed = 0:0:09:40 / Thu Apr 12 17:44:47 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 61425599 (ipc=107.9) sim_rate=105723 (inst/sec) elapsed = 0:0:09:41 / Thu Apr 12 17:44:48 2018
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 61488155 (ipc=107.8) sim_rate=105649 (inst/sec) elapsed = 0:0:09:42 / Thu Apr 12 17:44:49 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61596057 (ipc=107.7) sim_rate=105653 (inst/sec) elapsed = 0:0:09:43 / Thu Apr 12 17:44:50 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61662009 (ipc=107.6) sim_rate=105585 (inst/sec) elapsed = 0:0:09:44 / Thu Apr 12 17:44:51 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61733242 (ipc=107.5) sim_rate=105526 (inst/sec) elapsed = 0:0:09:45 / Thu Apr 12 17:44:52 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61817184 (ipc=107.5) sim_rate=105490 (inst/sec) elapsed = 0:0:09:46 / Thu Apr 12 17:44:53 2018
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 61880992 (ipc=107.4) sim_rate=105419 (inst/sec) elapsed = 0:0:09:47 / Thu Apr 12 17:44:54 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(7,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61963104 (ipc=107.4) sim_rate=105379 (inst/sec) elapsed = 0:0:09:48 / Thu Apr 12 17:44:55 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(3,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 62063321 (ipc=107.3) sim_rate=105370 (inst/sec) elapsed = 0:0:09:49 / Thu Apr 12 17:44:56 2018
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 62103186 (ipc=107.3) sim_rate=105259 (inst/sec) elapsed = 0:0:09:50 / Thu Apr 12 17:44:57 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(5,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 62211453 (ipc=107.2) sim_rate=105264 (inst/sec) elapsed = 0:0:09:51 / Thu Apr 12 17:44:58 2018
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 62253524 (ipc=107.1) sim_rate=105157 (inst/sec) elapsed = 0:0:09:52 / Thu Apr 12 17:44:59 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62319142 (ipc=107.1) sim_rate=105091 (inst/sec) elapsed = 0:0:09:53 / Thu Apr 12 17:45:00 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(7,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62412385 (ipc=107.0) sim_rate=105071 (inst/sec) elapsed = 0:0:09:54 / Thu Apr 12 17:45:01 2018
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62482480 (ipc=106.9) sim_rate=105012 (inst/sec) elapsed = 0:0:09:55 / Thu Apr 12 17:45:02 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(1,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62555110 (ipc=106.8) sim_rate=104958 (inst/sec) elapsed = 0:0:09:56 / Thu Apr 12 17:45:03 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(1,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62620923 (ipc=106.8) sim_rate=104892 (inst/sec) elapsed = 0:0:09:57 / Thu Apr 12 17:45:04 2018
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62693759 (ipc=106.7) sim_rate=104839 (inst/sec) elapsed = 0:0:09:58 / Thu Apr 12 17:45:05 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(8,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62763887 (ipc=106.7) sim_rate=104781 (inst/sec) elapsed = 0:0:09:59 / Thu Apr 12 17:45:06 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62830086 (ipc=106.6) sim_rate=104716 (inst/sec) elapsed = 0:0:10:00 / Thu Apr 12 17:45:07 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62902439 (ipc=106.5) sim_rate=104662 (inst/sec) elapsed = 0:0:10:01 / Thu Apr 12 17:45:08 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62969415 (ipc=106.5) sim_rate=104600 (inst/sec) elapsed = 0:0:10:02 / Thu Apr 12 17:45:09 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(2,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 63039331 (ipc=106.4) sim_rate=104542 (inst/sec) elapsed = 0:0:10:03 / Thu Apr 12 17:45:10 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(4,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 63113336 (ipc=106.3) sim_rate=104492 (inst/sec) elapsed = 0:0:10:04 / Thu Apr 12 17:45:11 2018
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 63182176 (ipc=106.3) sim_rate=104433 (inst/sec) elapsed = 0:0:10:05 / Thu Apr 12 17:45:12 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 63245796 (ipc=106.2) sim_rate=104366 (inst/sec) elapsed = 0:0:10:06 / Thu Apr 12 17:45:13 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 63317048 (ipc=106.1) sim_rate=104311 (inst/sec) elapsed = 0:0:10:07 / Thu Apr 12 17:45:14 2018
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 63386135 (ipc=106.1) sim_rate=104253 (inst/sec) elapsed = 0:0:10:08 / Thu Apr 12 17:45:15 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63453036 (ipc=106.0) sim_rate=104192 (inst/sec) elapsed = 0:0:10:09 / Thu Apr 12 17:45:16 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63529864 (ipc=106.0) sim_rate=104147 (inst/sec) elapsed = 0:0:10:10 / Thu Apr 12 17:45:17 2018
GPGPU-Sim uArch: cycles simulated: 600500  inst.: 63591714 (ipc=105.9) sim_rate=104078 (inst/sec) elapsed = 0:0:10:11 / Thu Apr 12 17:45:18 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 63659646 (ipc=105.8) sim_rate=104019 (inst/sec) elapsed = 0:0:10:12 / Thu Apr 12 17:45:19 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(4,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 602500  inst.: 63727352 (ipc=105.8) sim_rate=103959 (inst/sec) elapsed = 0:0:10:13 / Thu Apr 12 17:45:20 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(2,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63830430 (ipc=105.7) sim_rate=103958 (inst/sec) elapsed = 0:0:10:14 / Thu Apr 12 17:45:21 2018
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63895806 (ipc=105.6) sim_rate=103895 (inst/sec) elapsed = 0:0:10:15 / Thu Apr 12 17:45:22 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(4,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63957960 (ipc=105.5) sim_rate=103827 (inst/sec) elapsed = 0:0:10:16 / Thu Apr 12 17:45:23 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(7,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 64022074 (ipc=105.5) sim_rate=103763 (inst/sec) elapsed = 0:0:10:17 / Thu Apr 12 17:45:24 2018
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 64075519 (ipc=105.4) sim_rate=103682 (inst/sec) elapsed = 0:0:10:18 / Thu Apr 12 17:45:25 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 64138982 (ipc=105.3) sim_rate=103617 (inst/sec) elapsed = 0:0:10:19 / Thu Apr 12 17:45:26 2018
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 64193089 (ipc=105.2) sim_rate=103537 (inst/sec) elapsed = 0:0:10:20 / Thu Apr 12 17:45:27 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(2,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 64257404 (ipc=105.2) sim_rate=103474 (inst/sec) elapsed = 0:0:10:21 / Thu Apr 12 17:45:28 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64354044 (ipc=105.1) sim_rate=103463 (inst/sec) elapsed = 0:0:10:22 / Thu Apr 12 17:45:29 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64407089 (ipc=105.0) sim_rate=103382 (inst/sec) elapsed = 0:0:10:23 / Thu Apr 12 17:45:30 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64472022 (ipc=104.9) sim_rate=103320 (inst/sec) elapsed = 0:0:10:24 / Thu Apr 12 17:45:31 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(8,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64533605 (ipc=104.8) sim_rate=103253 (inst/sec) elapsed = 0:0:10:25 / Thu Apr 12 17:45:32 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64586846 (ipc=104.8) sim_rate=103173 (inst/sec) elapsed = 0:0:10:26 / Thu Apr 12 17:45:33 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64655462 (ipc=104.7) sim_rate=103118 (inst/sec) elapsed = 0:0:10:27 / Thu Apr 12 17:45:34 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(0,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64742192 (ipc=104.6) sim_rate=103092 (inst/sec) elapsed = 0:0:10:28 / Thu Apr 12 17:45:35 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64802052 (ipc=104.5) sim_rate=103023 (inst/sec) elapsed = 0:0:10:29 / Thu Apr 12 17:45:36 2018
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64888434 (ipc=104.4) sim_rate=102997 (inst/sec) elapsed = 0:0:10:30 / Thu Apr 12 17:45:37 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64940594 (ipc=104.3) sim_rate=102916 (inst/sec) elapsed = 0:0:10:31 / Thu Apr 12 17:45:38 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 65001034 (ipc=104.3) sim_rate=102849 (inst/sec) elapsed = 0:0:10:32 / Thu Apr 12 17:45:39 2018
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 65053280 (ipc=104.2) sim_rate=102769 (inst/sec) elapsed = 0:0:10:33 / Thu Apr 12 17:45:40 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(8,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 65111459 (ipc=104.1) sim_rate=102699 (inst/sec) elapsed = 0:0:10:34 / Thu Apr 12 17:45:41 2018
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 65160983 (ipc=104.0) sim_rate=102615 (inst/sec) elapsed = 0:0:10:35 / Thu Apr 12 17:45:42 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(4,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 65251621 (ipc=103.9) sim_rate=102596 (inst/sec) elapsed = 0:0:10:36 / Thu Apr 12 17:45:43 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 65315230 (ipc=103.8) sim_rate=102535 (inst/sec) elapsed = 0:0:10:37 / Thu Apr 12 17:45:44 2018
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 65372503 (ipc=103.8) sim_rate=102464 (inst/sec) elapsed = 0:0:10:38 / Thu Apr 12 17:45:45 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(3,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 65426692 (ipc=103.7) sim_rate=102389 (inst/sec) elapsed = 0:0:10:39 / Thu Apr 12 17:45:46 2018
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65486084 (ipc=103.6) sim_rate=102322 (inst/sec) elapsed = 0:0:10:40 / Thu Apr 12 17:45:47 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(3,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65572289 (ipc=103.5) sim_rate=102296 (inst/sec) elapsed = 0:0:10:41 / Thu Apr 12 17:45:48 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(8,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65632980 (ipc=103.4) sim_rate=102232 (inst/sec) elapsed = 0:0:10:42 / Thu Apr 12 17:45:49 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65695031 (ipc=103.4) sim_rate=102169 (inst/sec) elapsed = 0:0:10:43 / Thu Apr 12 17:45:50 2018
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65724760 (ipc=103.3) sim_rate=102057 (inst/sec) elapsed = 0:0:10:44 / Thu Apr 12 17:45:51 2018
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65781764 (ipc=103.3) sim_rate=101987 (inst/sec) elapsed = 0:0:10:45 / Thu Apr 12 17:45:52 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65863044 (ipc=103.2) sim_rate=101955 (inst/sec) elapsed = 0:0:10:46 / Thu Apr 12 17:45:53 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65928847 (ipc=103.1) sim_rate=101899 (inst/sec) elapsed = 0:0:10:47 / Thu Apr 12 17:45:54 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65987538 (ipc=103.0) sim_rate=101832 (inst/sec) elapsed = 0:0:10:48 / Thu Apr 12 17:45:55 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 66050475 (ipc=103.0) sim_rate=101772 (inst/sec) elapsed = 0:0:10:49 / Thu Apr 12 17:45:56 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 643000  inst.: 66147324 (ipc=102.9) sim_rate=101765 (inst/sec) elapsed = 0:0:10:50 / Thu Apr 12 17:45:57 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 66201306 (ipc=102.8) sim_rate=101691 (inst/sec) elapsed = 0:0:10:51 / Thu Apr 12 17:45:58 2018
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 66262725 (ipc=102.7) sim_rate=101629 (inst/sec) elapsed = 0:0:10:52 / Thu Apr 12 17:45:59 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(4,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 66320100 (ipc=102.7) sim_rate=101562 (inst/sec) elapsed = 0:0:10:53 / Thu Apr 12 17:46:00 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66380295 (ipc=102.6) sim_rate=101498 (inst/sec) elapsed = 0:0:10:54 / Thu Apr 12 17:46:01 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(7,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66441207 (ipc=102.5) sim_rate=101436 (inst/sec) elapsed = 0:0:10:55 / Thu Apr 12 17:46:02 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66497234 (ipc=102.5) sim_rate=101367 (inst/sec) elapsed = 0:0:10:56 / Thu Apr 12 17:46:03 2018
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66557031 (ipc=102.4) sim_rate=101304 (inst/sec) elapsed = 0:0:10:57 / Thu Apr 12 17:46:04 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66631847 (ipc=102.3) sim_rate=101264 (inst/sec) elapsed = 0:0:10:58 / Thu Apr 12 17:46:05 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66687659 (ipc=102.2) sim_rate=101195 (inst/sec) elapsed = 0:0:10:59 / Thu Apr 12 17:46:06 2018
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66740333 (ipc=102.1) sim_rate=101121 (inst/sec) elapsed = 0:0:11:00 / Thu Apr 12 17:46:07 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 66792093 (ipc=102.1) sim_rate=101047 (inst/sec) elapsed = 0:0:11:01 / Thu Apr 12 17:46:08 2018
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66849730 (ipc=102.0) sim_rate=100981 (inst/sec) elapsed = 0:0:11:02 / Thu Apr 12 17:46:09 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66910553 (ipc=101.9) sim_rate=100920 (inst/sec) elapsed = 0:0:11:03 / Thu Apr 12 17:46:10 2018
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66965960 (ipc=101.8) sim_rate=100852 (inst/sec) elapsed = 0:0:11:04 / Thu Apr 12 17:46:11 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 67018698 (ipc=101.8) sim_rate=100779 (inst/sec) elapsed = 0:0:11:05 / Thu Apr 12 17:46:12 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(5,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 67100157 (ipc=101.7) sim_rate=100750 (inst/sec) elapsed = 0:0:11:06 / Thu Apr 12 17:46:13 2018
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 67164246 (ipc=101.6) sim_rate=100696 (inst/sec) elapsed = 0:0:11:07 / Thu Apr 12 17:46:14 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(4,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 67226218 (ipc=101.6) sim_rate=100638 (inst/sec) elapsed = 0:0:11:08 / Thu Apr 12 17:46:15 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 67279325 (ipc=101.5) sim_rate=100567 (inst/sec) elapsed = 0:0:11:09 / Thu Apr 12 17:46:16 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 67342470 (ipc=101.4) sim_rate=100511 (inst/sec) elapsed = 0:0:11:10 / Thu Apr 12 17:46:17 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 67399172 (ipc=101.4) sim_rate=100445 (inst/sec) elapsed = 0:0:11:11 / Thu Apr 12 17:46:18 2018
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67458435 (ipc=101.3) sim_rate=100384 (inst/sec) elapsed = 0:0:11:12 / Thu Apr 12 17:46:19 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(5,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67519109 (ipc=101.2) sim_rate=100325 (inst/sec) elapsed = 0:0:11:13 / Thu Apr 12 17:46:20 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(3,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67573134 (ipc=101.2) sim_rate=100256 (inst/sec) elapsed = 0:0:11:14 / Thu Apr 12 17:46:21 2018
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67631676 (ipc=101.1) sim_rate=100195 (inst/sec) elapsed = 0:0:11:15 / Thu Apr 12 17:46:22 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67686817 (ipc=101.0) sim_rate=100128 (inst/sec) elapsed = 0:0:11:16 / Thu Apr 12 17:46:23 2018
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67741342 (ipc=101.0) sim_rate=100061 (inst/sec) elapsed = 0:0:11:17 / Thu Apr 12 17:46:24 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67802957 (ipc=100.9) sim_rate=100004 (inst/sec) elapsed = 0:0:11:18 / Thu Apr 12 17:46:25 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(2,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67888164 (ipc=100.8) sim_rate=99982 (inst/sec) elapsed = 0:0:11:19 / Thu Apr 12 17:46:26 2018
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67953440 (ipc=100.7) sim_rate=99931 (inst/sec) elapsed = 0:0:11:20 / Thu Apr 12 17:46:27 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 68015014 (ipc=100.7) sim_rate=99875 (inst/sec) elapsed = 0:0:11:21 / Thu Apr 12 17:46:28 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(3,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 68099657 (ipc=100.6) sim_rate=99852 (inst/sec) elapsed = 0:0:11:22 / Thu Apr 12 17:46:29 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 68161916 (ipc=100.5) sim_rate=99797 (inst/sec) elapsed = 0:0:11:23 / Thu Apr 12 17:46:30 2018
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68221103 (ipc=100.5) sim_rate=99738 (inst/sec) elapsed = 0:0:11:24 / Thu Apr 12 17:46:31 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(7,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 68312508 (ipc=100.4) sim_rate=99726 (inst/sec) elapsed = 0:0:11:25 / Thu Apr 12 17:46:32 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68371674 (ipc=100.3) sim_rate=99667 (inst/sec) elapsed = 0:0:11:26 / Thu Apr 12 17:46:33 2018
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68428539 (ipc=100.3) sim_rate=99604 (inst/sec) elapsed = 0:0:11:27 / Thu Apr 12 17:46:34 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(4,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68514583 (ipc=100.2) sim_rate=99585 (inst/sec) elapsed = 0:0:11:28 / Thu Apr 12 17:46:35 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(6,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68571816 (ipc=100.1) sim_rate=99523 (inst/sec) elapsed = 0:0:11:29 / Thu Apr 12 17:46:36 2018
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68651860 (ipc=100.0) sim_rate=99495 (inst/sec) elapsed = 0:0:11:30 / Thu Apr 12 17:46:37 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(4,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68707782 (ipc=99.9) sim_rate=99432 (inst/sec) elapsed = 0:0:11:31 / Thu Apr 12 17:46:38 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68789812 (ipc=99.8) sim_rate=99407 (inst/sec) elapsed = 0:0:11:32 / Thu Apr 12 17:46:39 2018
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68843570 (ipc=99.8) sim_rate=99341 (inst/sec) elapsed = 0:0:11:33 / Thu Apr 12 17:46:40 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(2,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68896075 (ipc=99.7) sim_rate=99273 (inst/sec) elapsed = 0:0:11:34 / Thu Apr 12 17:46:41 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(7,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 68953145 (ipc=99.6) sim_rate=99213 (inst/sec) elapsed = 0:0:11:35 / Thu Apr 12 17:46:42 2018
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 69037517 (ipc=99.5) sim_rate=99191 (inst/sec) elapsed = 0:0:11:36 / Thu Apr 12 17:46:43 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 69090483 (ipc=99.5) sim_rate=99125 (inst/sec) elapsed = 0:0:11:37 / Thu Apr 12 17:46:44 2018
GPGPU-Sim uArch: cycles simulated: 695500  inst.: 69142438 (ipc=99.4) sim_rate=99057 (inst/sec) elapsed = 0:0:11:38 / Thu Apr 12 17:46:45 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 69221994 (ipc=99.3) sim_rate=99030 (inst/sec) elapsed = 0:0:11:39 / Thu Apr 12 17:46:46 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(0,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 69281666 (ipc=99.3) sim_rate=98973 (inst/sec) elapsed = 0:0:11:40 / Thu Apr 12 17:46:47 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(1,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 69359326 (ipc=99.2) sim_rate=98943 (inst/sec) elapsed = 0:0:11:41 / Thu Apr 12 17:46:48 2018
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69418787 (ipc=99.1) sim_rate=98887 (inst/sec) elapsed = 0:0:11:42 / Thu Apr 12 17:46:49 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69496639 (ipc=99.0) sim_rate=98857 (inst/sec) elapsed = 0:0:11:43 / Thu Apr 12 17:46:50 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69554216 (ipc=98.9) sim_rate=98798 (inst/sec) elapsed = 0:0:11:44 / Thu Apr 12 17:46:51 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69641561 (ipc=98.9) sim_rate=98782 (inst/sec) elapsed = 0:0:11:45 / Thu Apr 12 17:46:52 2018
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69701147 (ipc=98.8) sim_rate=98726 (inst/sec) elapsed = 0:0:11:46 / Thu Apr 12 17:46:53 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69788430 (ipc=98.7) sim_rate=98710 (inst/sec) elapsed = 0:0:11:47 / Thu Apr 12 17:46:54 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(4,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69845766 (ipc=98.7) sim_rate=98652 (inst/sec) elapsed = 0:0:11:48 / Thu Apr 12 17:46:55 2018
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69900333 (ipc=98.6) sim_rate=98590 (inst/sec) elapsed = 0:0:11:49 / Thu Apr 12 17:46:56 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(2,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69982821 (ipc=98.5) sim_rate=98567 (inst/sec) elapsed = 0:0:11:50 / Thu Apr 12 17:46:57 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 70038783 (ipc=98.4) sim_rate=98507 (inst/sec) elapsed = 0:0:11:51 / Thu Apr 12 17:46:58 2018
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 70095442 (ipc=98.4) sim_rate=98448 (inst/sec) elapsed = 0:0:11:52 / Thu Apr 12 17:46:59 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(6,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 70177589 (ipc=98.3) sim_rate=98425 (inst/sec) elapsed = 0:0:11:53 / Thu Apr 12 17:47:00 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 70257900 (ipc=98.2) sim_rate=98400 (inst/sec) elapsed = 0:0:11:54 / Thu Apr 12 17:47:01 2018
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 70316736 (ipc=98.1) sim_rate=98345 (inst/sec) elapsed = 0:0:11:55 / Thu Apr 12 17:47:02 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(1,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 717500  inst.: 70378848 (ipc=98.1) sim_rate=98294 (inst/sec) elapsed = 0:0:11:56 / Thu Apr 12 17:47:03 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 70462813 (ipc=98.0) sim_rate=98274 (inst/sec) elapsed = 0:0:11:57 / Thu Apr 12 17:47:04 2018
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 70522072 (ipc=97.9) sim_rate=98220 (inst/sec) elapsed = 0:0:11:58 / Thu Apr 12 17:47:05 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(8,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70596383 (ipc=97.8) sim_rate=98186 (inst/sec) elapsed = 0:0:11:59 / Thu Apr 12 17:47:06 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 70655794 (ipc=97.8) sim_rate=98133 (inst/sec) elapsed = 0:0:12:00 / Thu Apr 12 17:47:07 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(2,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70731180 (ipc=97.7) sim_rate=98101 (inst/sec) elapsed = 0:0:12:01 / Thu Apr 12 17:47:08 2018
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 70789659 (ipc=97.6) sim_rate=98046 (inst/sec) elapsed = 0:0:12:02 / Thu Apr 12 17:47:09 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70877848 (ipc=97.6) sim_rate=98032 (inst/sec) elapsed = 0:0:12:03 / Thu Apr 12 17:47:10 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 70941027 (ipc=97.5) sim_rate=97984 (inst/sec) elapsed = 0:0:12:04 / Thu Apr 12 17:47:11 2018
GPGPU-Sim uArch: cycles simulated: 729000  inst.: 71013546 (ipc=97.4) sim_rate=97949 (inst/sec) elapsed = 0:0:12:05 / Thu Apr 12 17:47:12 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(0,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 730000  inst.: 71068026 (ipc=97.4) sim_rate=97889 (inst/sec) elapsed = 0:0:12:06 / Thu Apr 12 17:47:13 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 71158571 (ipc=97.3) sim_rate=97879 (inst/sec) elapsed = 0:0:12:07 / Thu Apr 12 17:47:14 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(3,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 732500  inst.: 71219191 (ipc=97.2) sim_rate=97828 (inst/sec) elapsed = 0:0:12:08 / Thu Apr 12 17:47:15 2018
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 71300833 (ipc=97.1) sim_rate=97806 (inst/sec) elapsed = 0:0:12:09 / Thu Apr 12 17:47:16 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 71358942 (ipc=97.1) sim_rate=97751 (inst/sec) elapsed = 0:0:12:10 / Thu Apr 12 17:47:17 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71442287 (ipc=97.0) sim_rate=97732 (inst/sec) elapsed = 0:0:12:11 / Thu Apr 12 17:47:18 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 71527403 (ipc=96.9) sim_rate=97715 (inst/sec) elapsed = 0:0:12:12 / Thu Apr 12 17:47:19 2018
GPGPU-Sim uArch: cycles simulated: 739000  inst.: 71584230 (ipc=96.9) sim_rate=97659 (inst/sec) elapsed = 0:0:12:13 / Thu Apr 12 17:47:20 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(4,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 71646818 (ipc=96.8) sim_rate=97611 (inst/sec) elapsed = 0:0:12:14 / Thu Apr 12 17:47:21 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 71735896 (ipc=96.7) sim_rate=97599 (inst/sec) elapsed = 0:0:12:15 / Thu Apr 12 17:47:22 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 71819995 (ipc=96.7) sim_rate=97581 (inst/sec) elapsed = 0:0:12:16 / Thu Apr 12 17:47:23 2018
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 71882791 (ipc=96.6) sim_rate=97534 (inst/sec) elapsed = 0:0:12:17 / Thu Apr 12 17:47:24 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71938624 (ipc=96.6) sim_rate=97477 (inst/sec) elapsed = 0:0:12:18 / Thu Apr 12 17:47:25 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 72029194 (ipc=96.5) sim_rate=97468 (inst/sec) elapsed = 0:0:12:19 / Thu Apr 12 17:47:26 2018
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 72081912 (ipc=96.4) sim_rate=97407 (inst/sec) elapsed = 0:0:12:20 / Thu Apr 12 17:47:27 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 72163823 (ipc=96.3) sim_rate=97387 (inst/sec) elapsed = 0:0:12:21 / Thu Apr 12 17:47:28 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(5,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72218239 (ipc=96.3) sim_rate=97329 (inst/sec) elapsed = 0:0:12:22 / Thu Apr 12 17:47:29 2018
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 72276789 (ipc=96.2) sim_rate=97276 (inst/sec) elapsed = 0:0:12:23 / Thu Apr 12 17:47:30 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(6,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 72367614 (ipc=96.2) sim_rate=97268 (inst/sec) elapsed = 0:0:12:24 / Thu Apr 12 17:47:31 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72428430 (ipc=96.1) sim_rate=97219 (inst/sec) elapsed = 0:0:12:25 / Thu Apr 12 17:47:32 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72515166 (ipc=96.0) sim_rate=97205 (inst/sec) elapsed = 0:0:12:26 / Thu Apr 12 17:47:33 2018
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 72574933 (ipc=96.0) sim_rate=97155 (inst/sec) elapsed = 0:0:12:27 / Thu Apr 12 17:47:34 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 72659817 (ipc=95.9) sim_rate=97138 (inst/sec) elapsed = 0:0:12:28 / Thu Apr 12 17:47:35 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(1,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72720451 (ipc=95.9) sim_rate=97090 (inst/sec) elapsed = 0:0:12:29 / Thu Apr 12 17:47:36 2018
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72777260 (ipc=95.8) sim_rate=97036 (inst/sec) elapsed = 0:0:12:30 / Thu Apr 12 17:47:37 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(5,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72864757 (ipc=95.7) sim_rate=97023 (inst/sec) elapsed = 0:0:12:31 / Thu Apr 12 17:47:38 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72921894 (ipc=95.7) sim_rate=96970 (inst/sec) elapsed = 0:0:12:32 / Thu Apr 12 17:47:39 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(2,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 73007755 (ipc=95.6) sim_rate=96955 (inst/sec) elapsed = 0:0:12:33 / Thu Apr 12 17:47:40 2018
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 73069131 (ipc=95.6) sim_rate=96908 (inst/sec) elapsed = 0:0:12:34 / Thu Apr 12 17:47:41 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 73152151 (ipc=95.5) sim_rate=96890 (inst/sec) elapsed = 0:0:12:35 / Thu Apr 12 17:47:42 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 767500  inst.: 73245773 (ipc=95.4) sim_rate=96885 (inst/sec) elapsed = 0:0:12:36 / Thu Apr 12 17:47:43 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 769000  inst.: 73333109 (ipc=95.4) sim_rate=96873 (inst/sec) elapsed = 0:0:12:37 / Thu Apr 12 17:47:44 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(5,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 73397270 (ipc=95.3) sim_rate=96830 (inst/sec) elapsed = 0:0:12:38 / Thu Apr 12 17:47:45 2018
GPGPU-Sim uArch: cycles simulated: 771500  inst.: 73478038 (ipc=95.2) sim_rate=96809 (inst/sec) elapsed = 0:0:12:39 / Thu Apr 12 17:47:46 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(8,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 773000  inst.: 73564625 (ipc=95.2) sim_rate=96795 (inst/sec) elapsed = 0:0:12:40 / Thu Apr 12 17:47:47 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(0,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 73622062 (ipc=95.1) sim_rate=96743 (inst/sec) elapsed = 0:0:12:41 / Thu Apr 12 17:47:48 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(0,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 73681405 (ipc=95.1) sim_rate=96694 (inst/sec) elapsed = 0:0:12:42 / Thu Apr 12 17:47:49 2018
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 73762698 (ipc=95.0) sim_rate=96674 (inst/sec) elapsed = 0:0:12:43 / Thu Apr 12 17:47:50 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(3,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 778000  inst.: 73853283 (ipc=94.9) sim_rate=96666 (inst/sec) elapsed = 0:0:12:44 / Thu Apr 12 17:47:51 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 779000  inst.: 73909239 (ipc=94.9) sim_rate=96613 (inst/sec) elapsed = 0:0:12:45 / Thu Apr 12 17:47:52 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(3,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 73999218 (ipc=94.8) sim_rate=96604 (inst/sec) elapsed = 0:0:12:46 / Thu Apr 12 17:47:53 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 782000  inst.: 74093017 (ipc=94.7) sim_rate=96601 (inst/sec) elapsed = 0:0:12:47 / Thu Apr 12 17:47:54 2018
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 74154958 (ipc=94.7) sim_rate=96555 (inst/sec) elapsed = 0:0:12:48 / Thu Apr 12 17:47:55 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 74243127 (ipc=94.6) sim_rate=96545 (inst/sec) elapsed = 0:0:12:49 / Thu Apr 12 17:47:56 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 74329959 (ipc=94.6) sim_rate=96532 (inst/sec) elapsed = 0:0:12:50 / Thu Apr 12 17:47:57 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(4,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 74375862 (ipc=94.5) sim_rate=96466 (inst/sec) elapsed = 0:0:12:51 / Thu Apr 12 17:47:58 2018
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 74454159 (ipc=94.4) sim_rate=96443 (inst/sec) elapsed = 0:0:12:52 / Thu Apr 12 17:47:59 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74513698 (ipc=94.4) sim_rate=96395 (inst/sec) elapsed = 0:0:12:53 / Thu Apr 12 17:48:00 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(1,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 74605756 (ipc=94.3) sim_rate=96389 (inst/sec) elapsed = 0:0:12:54 / Thu Apr 12 17:48:01 2018
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74664463 (ipc=94.3) sim_rate=96341 (inst/sec) elapsed = 0:0:12:55 / Thu Apr 12 17:48:02 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(5,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74758019 (ipc=94.2) sim_rate=96337 (inst/sec) elapsed = 0:0:12:56 / Thu Apr 12 17:48:03 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(0,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74816533 (ipc=94.2) sim_rate=96288 (inst/sec) elapsed = 0:0:12:57 / Thu Apr 12 17:48:04 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(0,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 74876572 (ipc=94.1) sim_rate=96242 (inst/sec) elapsed = 0:0:12:58 / Thu Apr 12 17:48:05 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(4,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74961043 (ipc=94.1) sim_rate=96227 (inst/sec) elapsed = 0:0:12:59 / Thu Apr 12 17:48:06 2018
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 75024410 (ipc=94.0) sim_rate=96185 (inst/sec) elapsed = 0:0:13:00 / Thu Apr 12 17:48:07 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(2,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 75106745 (ipc=93.9) sim_rate=96167 (inst/sec) elapsed = 0:0:13:01 / Thu Apr 12 17:48:08 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 800500  inst.: 75161163 (ipc=93.9) sim_rate=96114 (inst/sec) elapsed = 0:0:13:02 / Thu Apr 12 17:48:09 2018
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 75253900 (ipc=93.8) sim_rate=96109 (inst/sec) elapsed = 0:0:13:03 / Thu Apr 12 17:48:10 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 75312143 (ipc=93.8) sim_rate=96061 (inst/sec) elapsed = 0:0:13:04 / Thu Apr 12 17:48:11 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 804500  inst.: 75397501 (ipc=93.7) sim_rate=96047 (inst/sec) elapsed = 0:0:13:05 / Thu Apr 12 17:48:12 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 805500  inst.: 75458053 (ipc=93.7) sim_rate=96002 (inst/sec) elapsed = 0:0:13:06 / Thu Apr 12 17:48:13 2018
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 75516831 (ipc=93.6) sim_rate=95955 (inst/sec) elapsed = 0:0:13:07 / Thu Apr 12 17:48:14 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 808000  inst.: 75607426 (ipc=93.6) sim_rate=95948 (inst/sec) elapsed = 0:0:13:08 / Thu Apr 12 17:48:15 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(1,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 75692532 (ipc=93.5) sim_rate=95934 (inst/sec) elapsed = 0:0:13:09 / Thu Apr 12 17:48:16 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 75757321 (ipc=93.5) sim_rate=95895 (inst/sec) elapsed = 0:0:13:10 / Thu Apr 12 17:48:17 2018
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 75842676 (ipc=93.4) sim_rate=95882 (inst/sec) elapsed = 0:0:13:11 / Thu Apr 12 17:48:18 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 75900716 (ipc=93.4) sim_rate=95834 (inst/sec) elapsed = 0:0:13:12 / Thu Apr 12 17:48:19 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(8,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 814000  inst.: 75967073 (ipc=93.3) sim_rate=95797 (inst/sec) elapsed = 0:0:13:13 / Thu Apr 12 17:48:20 2018
GPGPU-Sim uArch: cycles simulated: 815000  inst.: 76029335 (ipc=93.3) sim_rate=95754 (inst/sec) elapsed = 0:0:13:14 / Thu Apr 12 17:48:21 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(0,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 76121956 (ipc=93.2) sim_rate=95750 (inst/sec) elapsed = 0:0:13:15 / Thu Apr 12 17:48:22 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(5,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 76208324 (ipc=93.2) sim_rate=95739 (inst/sec) elapsed = 0:0:13:16 / Thu Apr 12 17:48:23 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 76268532 (ipc=93.1) sim_rate=95694 (inst/sec) elapsed = 0:0:13:17 / Thu Apr 12 17:48:24 2018
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 76334267 (ipc=93.1) sim_rate=95656 (inst/sec) elapsed = 0:0:13:18 / Thu Apr 12 17:48:25 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(0,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76427991 (ipc=93.0) sim_rate=95654 (inst/sec) elapsed = 0:0:13:19 / Thu Apr 12 17:48:26 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 823000  inst.: 76516755 (ipc=93.0) sim_rate=95645 (inst/sec) elapsed = 0:0:13:20 / Thu Apr 12 17:48:27 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 76577703 (ipc=92.9) sim_rate=95602 (inst/sec) elapsed = 0:0:13:21 / Thu Apr 12 17:48:28 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(0,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 825500  inst.: 76678648 (ipc=92.9) sim_rate=95609 (inst/sec) elapsed = 0:0:13:22 / Thu Apr 12 17:48:29 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 826500  inst.: 76739813 (ipc=92.8) sim_rate=95566 (inst/sec) elapsed = 0:0:13:23 / Thu Apr 12 17:48:30 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 828000  inst.: 76832342 (ipc=92.8) sim_rate=95562 (inst/sec) elapsed = 0:0:13:24 / Thu Apr 12 17:48:31 2018
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76907050 (ipc=92.8) sim_rate=95536 (inst/sec) elapsed = 0:0:13:25 / Thu Apr 12 17:48:32 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(1,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 830500  inst.: 77007872 (ipc=92.7) sim_rate=95543 (inst/sec) elapsed = 0:0:13:26 / Thu Apr 12 17:48:33 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 77072052 (ipc=92.7) sim_rate=95504 (inst/sec) elapsed = 0:0:13:27 / Thu Apr 12 17:48:34 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 833000  inst.: 77155981 (ipc=92.6) sim_rate=95490 (inst/sec) elapsed = 0:0:13:28 / Thu Apr 12 17:48:35 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(8,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 834500  inst.: 77250138 (ipc=92.6) sim_rate=95488 (inst/sec) elapsed = 0:0:13:29 / Thu Apr 12 17:48:36 2018
GPGPU-Sim uArch: cycles simulated: 835500  inst.: 77309238 (ipc=92.5) sim_rate=95443 (inst/sec) elapsed = 0:0:13:30 / Thu Apr 12 17:48:37 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(3,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 836500  inst.: 77372588 (ipc=92.5) sim_rate=95403 (inst/sec) elapsed = 0:0:13:31 / Thu Apr 12 17:48:38 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 838000  inst.: 77480389 (ipc=92.5) sim_rate=95419 (inst/sec) elapsed = 0:0:13:32 / Thu Apr 12 17:48:39 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(2,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 77583615 (ipc=92.4) sim_rate=95428 (inst/sec) elapsed = 0:0:13:33 / Thu Apr 12 17:48:40 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 77670245 (ipc=92.4) sim_rate=95417 (inst/sec) elapsed = 0:0:13:34 / Thu Apr 12 17:48:41 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 842000  inst.: 77737524 (ipc=92.3) sim_rate=95383 (inst/sec) elapsed = 0:0:13:35 / Thu Apr 12 17:48:42 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 77825563 (ipc=92.3) sim_rate=95374 (inst/sec) elapsed = 0:0:13:36 / Thu Apr 12 17:48:43 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 77913954 (ipc=92.2) sim_rate=95365 (inst/sec) elapsed = 0:0:13:37 / Thu Apr 12 17:48:44 2018
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 77981398 (ipc=92.2) sim_rate=95331 (inst/sec) elapsed = 0:0:13:38 / Thu Apr 12 17:48:45 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(2,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 847000  inst.: 78044054 (ipc=92.1) sim_rate=95291 (inst/sec) elapsed = 0:0:13:39 / Thu Apr 12 17:48:46 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 848500  inst.: 78140264 (ipc=92.1) sim_rate=95293 (inst/sec) elapsed = 0:0:13:40 / Thu Apr 12 17:48:47 2018
GPGPU-Sim uArch: cycles simulated: 849500  inst.: 78203339 (ipc=92.1) sim_rate=95253 (inst/sec) elapsed = 0:0:13:41 / Thu Apr 12 17:48:48 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(7,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 851000  inst.: 78296180 (ipc=92.0) sim_rate=95250 (inst/sec) elapsed = 0:0:13:42 / Thu Apr 12 17:48:49 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 78383659 (ipc=91.9) sim_rate=95241 (inst/sec) elapsed = 0:0:13:43 / Thu Apr 12 17:48:50 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(4,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 853500  inst.: 78447171 (ipc=91.9) sim_rate=95202 (inst/sec) elapsed = 0:0:13:44 / Thu Apr 12 17:48:51 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 855000  inst.: 78535505 (ipc=91.9) sim_rate=95194 (inst/sec) elapsed = 0:0:13:45 / Thu Apr 12 17:48:52 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(3,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 856000  inst.: 78603072 (ipc=91.8) sim_rate=95161 (inst/sec) elapsed = 0:0:13:46 / Thu Apr 12 17:48:53 2018
GPGPU-Sim uArch: cycles simulated: 857500  inst.: 78690448 (ipc=91.8) sim_rate=95151 (inst/sec) elapsed = 0:0:13:47 / Thu Apr 12 17:48:54 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 78748759 (ipc=91.7) sim_rate=95107 (inst/sec) elapsed = 0:0:13:48 / Thu Apr 12 17:48:55 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(7,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 860000  inst.: 78840092 (ipc=91.7) sim_rate=95102 (inst/sec) elapsed = 0:0:13:49 / Thu Apr 12 17:48:56 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 861000  inst.: 78902353 (ipc=91.6) sim_rate=95063 (inst/sec) elapsed = 0:0:13:50 / Thu Apr 12 17:48:57 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(7,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 862500  inst.: 78996143 (ipc=91.6) sim_rate=95061 (inst/sec) elapsed = 0:0:13:51 / Thu Apr 12 17:48:58 2018
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 79053627 (ipc=91.6) sim_rate=95016 (inst/sec) elapsed = 0:0:13:52 / Thu Apr 12 17:48:59 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 79155487 (ipc=91.5) sim_rate=95024 (inst/sec) elapsed = 0:0:13:53 / Thu Apr 12 17:49:00 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(3,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 79208890 (ipc=91.5) sim_rate=94974 (inst/sec) elapsed = 0:0:13:54 / Thu Apr 12 17:49:01 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 79306231 (ipc=91.4) sim_rate=94977 (inst/sec) elapsed = 0:0:13:55 / Thu Apr 12 17:49:02 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 79397822 (ipc=91.4) sim_rate=94973 (inst/sec) elapsed = 0:0:13:56 / Thu Apr 12 17:49:03 2018
GPGPU-Sim uArch: cycles simulated: 870000  inst.: 79461225 (ipc=91.3) sim_rate=94935 (inst/sec) elapsed = 0:0:13:57 / Thu Apr 12 17:49:04 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(0,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 79551808 (ipc=91.3) sim_rate=94930 (inst/sec) elapsed = 0:0:13:58 / Thu Apr 12 17:49:05 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 79620052 (ipc=91.3) sim_rate=94898 (inst/sec) elapsed = 0:0:13:59 / Thu Apr 12 17:49:06 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 79717334 (ipc=91.2) sim_rate=94901 (inst/sec) elapsed = 0:0:14:00 / Thu Apr 12 17:49:07 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 875500  inst.: 79812646 (ipc=91.2) sim_rate=94902 (inst/sec) elapsed = 0:0:14:01 / Thu Apr 12 17:49:08 2018
GPGPU-Sim uArch: cycles simulated: 876500  inst.: 79874141 (ipc=91.1) sim_rate=94862 (inst/sec) elapsed = 0:0:14:02 / Thu Apr 12 17:49:09 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(3,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 878000  inst.: 79984736 (ipc=91.1) sim_rate=94881 (inst/sec) elapsed = 0:0:14:03 / Thu Apr 12 17:49:10 2018
GPGPU-Sim uArch: cycles simulated: 879000  inst.: 80046093 (ipc=91.1) sim_rate=94841 (inst/sec) elapsed = 0:0:14:04 / Thu Apr 12 17:49:11 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(0,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 880500  inst.: 80141905 (ipc=91.0) sim_rate=94842 (inst/sec) elapsed = 0:0:14:05 / Thu Apr 12 17:49:12 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(5,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 882000  inst.: 80231885 (ipc=91.0) sim_rate=94836 (inst/sec) elapsed = 0:0:14:06 / Thu Apr 12 17:49:13 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(0,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 883000  inst.: 80291144 (ipc=90.9) sim_rate=94794 (inst/sec) elapsed = 0:0:14:07 / Thu Apr 12 17:49:14 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(8,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 884500  inst.: 80378286 (ipc=90.9) sim_rate=94785 (inst/sec) elapsed = 0:0:14:08 / Thu Apr 12 17:49:15 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 80471213 (ipc=90.8) sim_rate=94783 (inst/sec) elapsed = 0:0:14:09 / Thu Apr 12 17:49:16 2018
GPGPU-Sim uArch: cycles simulated: 887000  inst.: 80542804 (ipc=90.8) sim_rate=94756 (inst/sec) elapsed = 0:0:14:10 / Thu Apr 12 17:49:17 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 888500  inst.: 80639443 (ipc=90.8) sim_rate=94758 (inst/sec) elapsed = 0:0:14:11 / Thu Apr 12 17:49:18 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(4,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 889500  inst.: 80699599 (ipc=90.7) sim_rate=94717 (inst/sec) elapsed = 0:0:14:12 / Thu Apr 12 17:49:19 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 80805201 (ipc=90.7) sim_rate=94730 (inst/sec) elapsed = 0:0:14:13 / Thu Apr 12 17:49:20 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 892000  inst.: 80871803 (ipc=90.7) sim_rate=94697 (inst/sec) elapsed = 0:0:14:14 / Thu Apr 12 17:49:21 2018
GPGPU-Sim uArch: cycles simulated: 893000  inst.: 80938432 (ipc=90.6) sim_rate=94664 (inst/sec) elapsed = 0:0:14:15 / Thu Apr 12 17:49:22 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 894500  inst.: 81025484 (ipc=90.6) sim_rate=94655 (inst/sec) elapsed = 0:0:14:16 / Thu Apr 12 17:49:23 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 895500  inst.: 81095840 (ipc=90.6) sim_rate=94627 (inst/sec) elapsed = 0:0:14:17 / Thu Apr 12 17:49:24 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 81185053 (ipc=90.5) sim_rate=94621 (inst/sec) elapsed = 0:0:14:18 / Thu Apr 12 17:49:25 2018
GPGPU-Sim uArch: cycles simulated: 898000  inst.: 81251404 (ipc=90.5) sim_rate=94588 (inst/sec) elapsed = 0:0:14:19 / Thu Apr 12 17:49:26 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(8,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 899500  inst.: 81354710 (ipc=90.4) sim_rate=94598 (inst/sec) elapsed = 0:0:14:20 / Thu Apr 12 17:49:27 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(1,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 900500  inst.: 81429011 (ipc=90.4) sim_rate=94574 (inst/sec) elapsed = 0:0:14:21 / Thu Apr 12 17:49:28 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(7,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 81499613 (ipc=90.4) sim_rate=94547 (inst/sec) elapsed = 0:0:14:22 / Thu Apr 12 17:49:29 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(4,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 903000  inst.: 81594122 (ipc=90.4) sim_rate=94547 (inst/sec) elapsed = 0:0:14:23 / Thu Apr 12 17:49:30 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(4,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 81692499 (ipc=90.3) sim_rate=94551 (inst/sec) elapsed = 0:0:14:24 / Thu Apr 12 17:49:31 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(2,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 905500  inst.: 81760373 (ipc=90.3) sim_rate=94520 (inst/sec) elapsed = 0:0:14:25 / Thu Apr 12 17:49:32 2018
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 81822735 (ipc=90.3) sim_rate=94483 (inst/sec) elapsed = 0:0:14:26 / Thu Apr 12 17:49:33 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 908000  inst.: 81930538 (ipc=90.2) sim_rate=94498 (inst/sec) elapsed = 0:0:14:27 / Thu Apr 12 17:49:34 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 81989888 (ipc=90.2) sim_rate=94458 (inst/sec) elapsed = 0:0:14:28 / Thu Apr 12 17:49:35 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 910500  inst.: 82088881 (ipc=90.2) sim_rate=94463 (inst/sec) elapsed = 0:0:14:29 / Thu Apr 12 17:49:36 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(2,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 911500  inst.: 82158009 (ipc=90.1) sim_rate=94434 (inst/sec) elapsed = 0:0:14:30 / Thu Apr 12 17:49:37 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(5,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 82264336 (ipc=90.1) sim_rate=94448 (inst/sec) elapsed = 0:0:14:31 / Thu Apr 12 17:49:38 2018
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 82324493 (ipc=90.1) sim_rate=94408 (inst/sec) elapsed = 0:0:14:32 / Thu Apr 12 17:49:39 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 82422758 (ipc=90.0) sim_rate=94413 (inst/sec) elapsed = 0:0:14:33 / Thu Apr 12 17:49:40 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 82480597 (ipc=90.0) sim_rate=94371 (inst/sec) elapsed = 0:0:14:34 / Thu Apr 12 17:49:41 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 918000  inst.: 82577018 (ipc=90.0) sim_rate=94373 (inst/sec) elapsed = 0:0:14:35 / Thu Apr 12 17:49:42 2018
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 82634261 (ipc=89.9) sim_rate=94331 (inst/sec) elapsed = 0:0:14:36 / Thu Apr 12 17:49:43 2018
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 82733281 (ipc=89.9) sim_rate=94336 (inst/sec) elapsed = 0:0:14:37 / Thu Apr 12 17:49:44 2018
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 82800568 (ipc=89.9) sim_rate=94305 (inst/sec) elapsed = 0:0:14:38 / Thu Apr 12 17:49:45 2018
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(1,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 923000  inst.: 82891309 (ipc=89.8) sim_rate=94301 (inst/sec) elapsed = 0:0:14:39 / Thu Apr 12 17:49:46 2018
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 924000  inst.: 82950122 (ipc=89.8) sim_rate=94261 (inst/sec) elapsed = 0:0:14:40 / Thu Apr 12 17:49:47 2018
GPGPU-Sim uArch: cycles simulated: 925000  inst.: 83015821 (ipc=89.7) sim_rate=94229 (inst/sec) elapsed = 0:0:14:41 / Thu Apr 12 17:49:48 2018
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(7,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 926500  inst.: 83104726 (ipc=89.7) sim_rate=94223 (inst/sec) elapsed = 0:0:14:42 / Thu Apr 12 17:49:49 2018
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 927500  inst.: 83171013 (ipc=89.7) sim_rate=94191 (inst/sec) elapsed = 0:0:14:43 / Thu Apr 12 17:49:50 2018
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(8,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 928500  inst.: 83242363 (ipc=89.7) sim_rate=94165 (inst/sec) elapsed = 0:0:14:44 / Thu Apr 12 17:49:51 2018
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(8,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 930000  inst.: 83346200 (ipc=89.6) sim_rate=94176 (inst/sec) elapsed = 0:0:14:45 / Thu Apr 12 17:49:52 2018
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 931500  inst.: 83442706 (ipc=89.6) sim_rate=94179 (inst/sec) elapsed = 0:0:14:46 / Thu Apr 12 17:49:53 2018
GPGPU-Sim uArch: cycles simulated: 932500  inst.: 83504552 (ipc=89.5) sim_rate=94142 (inst/sec) elapsed = 0:0:14:47 / Thu Apr 12 17:49:54 2018
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(4,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 934000  inst.: 83612031 (ipc=89.5) sim_rate=94157 (inst/sec) elapsed = 0:0:14:48 / Thu Apr 12 17:49:55 2018
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(6,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 935000  inst.: 83668163 (ipc=89.5) sim_rate=94114 (inst/sec) elapsed = 0:0:14:49 / Thu Apr 12 17:49:56 2018
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 936500  inst.: 83764335 (ipc=89.4) sim_rate=94117 (inst/sec) elapsed = 0:0:14:50 / Thu Apr 12 17:49:57 2018
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(8,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 937500  inst.: 83830102 (ipc=89.4) sim_rate=94085 (inst/sec) elapsed = 0:0:14:51 / Thu Apr 12 17:49:58 2018
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(3,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 83932837 (ipc=89.4) sim_rate=94095 (inst/sec) elapsed = 0:0:14:52 / Thu Apr 12 17:49:59 2018
GPGPU-Sim uArch: cycles simulated: 940000  inst.: 83995934 (ipc=89.4) sim_rate=94060 (inst/sec) elapsed = 0:0:14:53 / Thu Apr 12 17:50:00 2018
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 941500  inst.: 84102962 (ipc=89.3) sim_rate=94074 (inst/sec) elapsed = 0:0:14:54 / Thu Apr 12 17:50:01 2018
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 943000  inst.: 84201651 (ipc=89.3) sim_rate=94080 (inst/sec) elapsed = 0:0:14:55 / Thu Apr 12 17:50:02 2018
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 944000  inst.: 84260952 (ipc=89.3) sim_rate=94041 (inst/sec) elapsed = 0:0:14:56 / Thu Apr 12 17:50:03 2018
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 945500  inst.: 84363311 (ipc=89.2) sim_rate=94050 (inst/sec) elapsed = 0:0:14:57 / Thu Apr 12 17:50:04 2018
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(5,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 946500  inst.: 84437597 (ipc=89.2) sim_rate=94028 (inst/sec) elapsed = 0:0:14:58 / Thu Apr 12 17:50:05 2018
GPGPU-Sim uArch: cycles simulated: 947500  inst.: 84501806 (ipc=89.2) sim_rate=93995 (inst/sec) elapsed = 0:0:14:59 / Thu Apr 12 17:50:06 2018
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 949000  inst.: 84601323 (ipc=89.1) sim_rate=94001 (inst/sec) elapsed = 0:0:15:00 / Thu Apr 12 17:50:07 2018
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(8,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 950500  inst.: 84695846 (ipc=89.1) sim_rate=94002 (inst/sec) elapsed = 0:0:15:01 / Thu Apr 12 17:50:08 2018
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(1,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 951500  inst.: 84761485 (ipc=89.1) sim_rate=93970 (inst/sec) elapsed = 0:0:15:02 / Thu Apr 12 17:50:09 2018
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 84854397 (ipc=89.0) sim_rate=93969 (inst/sec) elapsed = 0:0:15:03 / Thu Apr 12 17:50:10 2018
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(6,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 954500  inst.: 84949118 (ipc=89.0) sim_rate=93970 (inst/sec) elapsed = 0:0:15:04 / Thu Apr 12 17:50:11 2018
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(0,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 955500  inst.: 85014389 (ipc=89.0) sim_rate=93938 (inst/sec) elapsed = 0:0:15:05 / Thu Apr 12 17:50:12 2018
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(7,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 957000  inst.: 85116182 (ipc=88.9) sim_rate=93947 (inst/sec) elapsed = 0:0:15:06 / Thu Apr 12 17:50:13 2018
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(2,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 958500  inst.: 85221207 (ipc=88.9) sim_rate=93959 (inst/sec) elapsed = 0:0:15:07 / Thu Apr 12 17:50:14 2018
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(0,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 959500  inst.: 85291486 (ipc=88.9) sim_rate=93933 (inst/sec) elapsed = 0:0:15:08 / Thu Apr 12 17:50:15 2018
GPGPU-Sim uArch: cycles simulated: 961000  inst.: 85387667 (ipc=88.9) sim_rate=93935 (inst/sec) elapsed = 0:0:15:09 / Thu Apr 12 17:50:16 2018
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(8,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 962500  inst.: 85480055 (ipc=88.8) sim_rate=93934 (inst/sec) elapsed = 0:0:15:10 / Thu Apr 12 17:50:17 2018
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(3,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 963500  inst.: 85545244 (ipc=88.8) sim_rate=93902 (inst/sec) elapsed = 0:0:15:11 / Thu Apr 12 17:50:18 2018
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(7,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 965000  inst.: 85634381 (ipc=88.7) sim_rate=93897 (inst/sec) elapsed = 0:0:15:12 / Thu Apr 12 17:50:19 2018
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(0,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 966500  inst.: 85730140 (ipc=88.7) sim_rate=93899 (inst/sec) elapsed = 0:0:15:13 / Thu Apr 12 17:50:20 2018
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(6,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 967500  inst.: 85797993 (ipc=88.7) sim_rate=93870 (inst/sec) elapsed = 0:0:15:14 / Thu Apr 12 17:50:21 2018
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 969000  inst.: 85901973 (ipc=88.7) sim_rate=93881 (inst/sec) elapsed = 0:0:15:15 / Thu Apr 12 17:50:22 2018
GPGPU-Sim uArch: cycles simulated: 970000  inst.: 85970018 (ipc=88.6) sim_rate=93853 (inst/sec) elapsed = 0:0:15:16 / Thu Apr 12 17:50:23 2018
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 971500  inst.: 86065217 (ipc=88.6) sim_rate=93855 (inst/sec) elapsed = 0:0:15:17 / Thu Apr 12 17:50:24 2018
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(3,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 973000  inst.: 86163594 (ipc=88.6) sim_rate=93860 (inst/sec) elapsed = 0:0:15:18 / Thu Apr 12 17:50:25 2018
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(5,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 974000  inst.: 86233515 (ipc=88.5) sim_rate=93834 (inst/sec) elapsed = 0:0:15:19 / Thu Apr 12 17:50:26 2018
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 975500  inst.: 86328882 (ipc=88.5) sim_rate=93835 (inst/sec) elapsed = 0:0:15:20 / Thu Apr 12 17:50:27 2018
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(0,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 976500  inst.: 86396723 (ipc=88.5) sim_rate=93807 (inst/sec) elapsed = 0:0:15:21 / Thu Apr 12 17:50:28 2018
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(8,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 978000  inst.: 86494643 (ipc=88.4) sim_rate=93811 (inst/sec) elapsed = 0:0:15:22 / Thu Apr 12 17:50:29 2018
GPGPU-Sim uArch: cycles simulated: 979000  inst.: 86563238 (ipc=88.4) sim_rate=93784 (inst/sec) elapsed = 0:0:15:23 / Thu Apr 12 17:50:30 2018
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 980000  inst.: 86621994 (ipc=88.4) sim_rate=93746 (inst/sec) elapsed = 0:0:15:24 / Thu Apr 12 17:50:31 2018
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(1,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 981500  inst.: 86711997 (ipc=88.3) sim_rate=93742 (inst/sec) elapsed = 0:0:15:25 / Thu Apr 12 17:50:32 2018
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 983000  inst.: 86804013 (ipc=88.3) sim_rate=93740 (inst/sec) elapsed = 0:0:15:26 / Thu Apr 12 17:50:33 2018
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(8,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 984000  inst.: 86866998 (ipc=88.3) sim_rate=93707 (inst/sec) elapsed = 0:0:15:27 / Thu Apr 12 17:50:34 2018
GPGPU-Sim uArch: cycles simulated: 985500  inst.: 86952187 (ipc=88.2) sim_rate=93698 (inst/sec) elapsed = 0:0:15:28 / Thu Apr 12 17:50:35 2018
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(1,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 987000  inst.: 87052145 (ipc=88.2) sim_rate=93705 (inst/sec) elapsed = 0:0:15:29 / Thu Apr 12 17:50:36 2018
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(5,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 988500  inst.: 87156452 (ipc=88.2) sim_rate=93716 (inst/sec) elapsed = 0:0:15:30 / Thu Apr 12 17:50:37 2018
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 989500  inst.: 87223471 (ipc=88.1) sim_rate=93687 (inst/sec) elapsed = 0:0:15:31 / Thu Apr 12 17:50:38 2018
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(0,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 87327326 (ipc=88.1) sim_rate=93698 (inst/sec) elapsed = 0:0:15:32 / Thu Apr 12 17:50:39 2018
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 992000  inst.: 87392548 (ipc=88.1) sim_rate=93668 (inst/sec) elapsed = 0:0:15:33 / Thu Apr 12 17:50:40 2018
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(1,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 993500  inst.: 87493091 (ipc=88.1) sim_rate=93675 (inst/sec) elapsed = 0:0:15:34 / Thu Apr 12 17:50:41 2018
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(1,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 87556972 (ipc=88.0) sim_rate=93643 (inst/sec) elapsed = 0:0:15:35 / Thu Apr 12 17:50:42 2018
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(2,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 996000  inst.: 87652248 (ipc=88.0) sim_rate=93645 (inst/sec) elapsed = 0:0:15:36 / Thu Apr 12 17:50:43 2018
GPGPU-Sim uArch: cycles simulated: 997500  inst.: 87746769 (ipc=88.0) sim_rate=93646 (inst/sec) elapsed = 0:0:15:37 / Thu Apr 12 17:50:44 2018
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(3,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 998500  inst.: 87816355 (ipc=87.9) sim_rate=93620 (inst/sec) elapsed = 0:0:15:38 / Thu Apr 12 17:50:45 2018
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(6,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1000000  inst.: 87910503 (ipc=87.9) sim_rate=93621 (inst/sec) elapsed = 0:0:15:39 / Thu Apr 12 17:50:46 2018
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 88002000 (ipc=87.9) sim_rate=93619 (inst/sec) elapsed = 0:0:15:40 / Thu Apr 12 17:50:47 2018
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1002500  inst.: 88072529 (ipc=87.9) sim_rate=93594 (inst/sec) elapsed = 0:0:15:41 / Thu Apr 12 17:50:48 2018
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(3,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1004000  inst.: 88164287 (ipc=87.8) sim_rate=93592 (inst/sec) elapsed = 0:0:15:42 / Thu Apr 12 17:50:49 2018
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(8,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1005500  inst.: 88252750 (ipc=87.8) sim_rate=93587 (inst/sec) elapsed = 0:0:15:43 / Thu Apr 12 17:50:50 2018
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1007000  inst.: 88347485 (ipc=87.7) sim_rate=93588 (inst/sec) elapsed = 0:0:15:44 / Thu Apr 12 17:50:51 2018
GPGPU-Sim uArch: cycles simulated: 1008000  inst.: 88411775 (ipc=87.7) sim_rate=93557 (inst/sec) elapsed = 0:0:15:45 / Thu Apr 12 17:50:52 2018
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1009500  inst.: 88505731 (ipc=87.7) sim_rate=93557 (inst/sec) elapsed = 0:0:15:46 / Thu Apr 12 17:50:53 2018
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(0,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1010500  inst.: 88574364 (ipc=87.7) sim_rate=93531 (inst/sec) elapsed = 0:0:15:47 / Thu Apr 12 17:50:54 2018
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1012000  inst.: 88676612 (ipc=87.6) sim_rate=93540 (inst/sec) elapsed = 0:0:15:48 / Thu Apr 12 17:50:55 2018
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1013000  inst.: 88743648 (ipc=87.6) sim_rate=93512 (inst/sec) elapsed = 0:0:15:49 / Thu Apr 12 17:50:56 2018
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1014500  inst.: 88845619 (ipc=87.6) sim_rate=93521 (inst/sec) elapsed = 0:0:15:50 / Thu Apr 12 17:50:57 2018
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1016000  inst.: 88938930 (ipc=87.5) sim_rate=93521 (inst/sec) elapsed = 0:0:15:51 / Thu Apr 12 17:50:58 2018
GPGPU-Sim uArch: cycles simulated: 1017000  inst.: 89002096 (ipc=87.5) sim_rate=93489 (inst/sec) elapsed = 0:0:15:52 / Thu Apr 12 17:50:59 2018
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1018500  inst.: 89095586 (ipc=87.5) sim_rate=93489 (inst/sec) elapsed = 0:0:15:53 / Thu Apr 12 17:51:00 2018
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1019500  inst.: 89162699 (ipc=87.5) sim_rate=93461 (inst/sec) elapsed = 0:0:15:54 / Thu Apr 12 17:51:01 2018
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(8,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1021000  inst.: 89267737 (ipc=87.4) sim_rate=93474 (inst/sec) elapsed = 0:0:15:55 / Thu Apr 12 17:51:02 2018
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1022000  inst.: 89341379 (ipc=87.4) sim_rate=93453 (inst/sec) elapsed = 0:0:15:56 / Thu Apr 12 17:51:03 2018
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(4,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1023500  inst.: 89438103 (ipc=87.4) sim_rate=93456 (inst/sec) elapsed = 0:0:15:57 / Thu Apr 12 17:51:04 2018
GPGPU-Sim uArch: cycles simulated: 1024500  inst.: 89500877 (ipc=87.4) sim_rate=93424 (inst/sec) elapsed = 0:0:15:58 / Thu Apr 12 17:51:05 2018
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1025500  inst.: 89567297 (ipc=87.3) sim_rate=93396 (inst/sec) elapsed = 0:0:15:59 / Thu Apr 12 17:51:06 2018
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(2,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1027000  inst.: 89673220 (ipc=87.3) sim_rate=93409 (inst/sec) elapsed = 0:0:16:00 / Thu Apr 12 17:51:07 2018
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1028000  inst.: 89740486 (ipc=87.3) sim_rate=93382 (inst/sec) elapsed = 0:0:16:01 / Thu Apr 12 17:51:08 2018
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(0,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 89828241 (ipc=87.3) sim_rate=93376 (inst/sec) elapsed = 0:0:16:02 / Thu Apr 12 17:51:09 2018
GPGPU-Sim uArch: cycles simulated: 1030500  inst.: 89890237 (ipc=87.2) sim_rate=93343 (inst/sec) elapsed = 0:0:16:03 / Thu Apr 12 17:51:10 2018
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(4,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1032000  inst.: 89984446 (ipc=87.2) sim_rate=93344 (inst/sec) elapsed = 0:0:16:04 / Thu Apr 12 17:51:11 2018
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1033500  inst.: 90091046 (ipc=87.2) sim_rate=93358 (inst/sec) elapsed = 0:0:16:05 / Thu Apr 12 17:51:12 2018
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1034500  inst.: 90158532 (ipc=87.2) sim_rate=93331 (inst/sec) elapsed = 0:0:16:06 / Thu Apr 12 17:51:13 2018
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(3,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1036000  inst.: 90252884 (ipc=87.1) sim_rate=93332 (inst/sec) elapsed = 0:0:16:07 / Thu Apr 12 17:51:14 2018
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(5,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1037000  inst.: 90316836 (ipc=87.1) sim_rate=93302 (inst/sec) elapsed = 0:0:16:08 / Thu Apr 12 17:51:15 2018
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1038500  inst.: 90417018 (ipc=87.1) sim_rate=93309 (inst/sec) elapsed = 0:0:16:09 / Thu Apr 12 17:51:16 2018
GPGPU-Sim uArch: cycles simulated: 1039500  inst.: 90481130 (ipc=87.0) sim_rate=93279 (inst/sec) elapsed = 0:0:16:10 / Thu Apr 12 17:51:17 2018
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(1,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1040500  inst.: 90550396 (ipc=87.0) sim_rate=93254 (inst/sec) elapsed = 0:0:16:11 / Thu Apr 12 17:51:18 2018
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1042000  inst.: 90640131 (ipc=87.0) sim_rate=93251 (inst/sec) elapsed = 0:0:16:12 / Thu Apr 12 17:51:19 2018
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1043000  inst.: 90707703 (ipc=87.0) sim_rate=93224 (inst/sec) elapsed = 0:0:16:13 / Thu Apr 12 17:51:20 2018
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1044500  inst.: 90807200 (ipc=86.9) sim_rate=93231 (inst/sec) elapsed = 0:0:16:14 / Thu Apr 12 17:51:21 2018
GPGPU-Sim uArch: cycles simulated: 1045500  inst.: 90869299 (ipc=86.9) sim_rate=93199 (inst/sec) elapsed = 0:0:16:15 / Thu Apr 12 17:51:22 2018
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(0,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 90976485 (ipc=86.9) sim_rate=93213 (inst/sec) elapsed = 0:0:16:16 / Thu Apr 12 17:51:23 2018
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(2,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1048000  inst.: 91044604 (ipc=86.9) sim_rate=93187 (inst/sec) elapsed = 0:0:16:17 / Thu Apr 12 17:51:24 2018
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1049500  inst.: 91147204 (ipc=86.8) sim_rate=93197 (inst/sec) elapsed = 0:0:16:18 / Thu Apr 12 17:51:25 2018
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1050500  inst.: 91211183 (ipc=86.8) sim_rate=93167 (inst/sec) elapsed = 0:0:16:19 / Thu Apr 12 17:51:26 2018
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1052000  inst.: 91309975 (ipc=86.8) sim_rate=93173 (inst/sec) elapsed = 0:0:16:20 / Thu Apr 12 17:51:27 2018
GPGPU-Sim uArch: cycles simulated: 1053000  inst.: 91377083 (ipc=86.8) sim_rate=93146 (inst/sec) elapsed = 0:0:16:21 / Thu Apr 12 17:51:28 2018
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1054000  inst.: 91440689 (ipc=86.8) sim_rate=93116 (inst/sec) elapsed = 0:0:16:22 / Thu Apr 12 17:51:29 2018
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1055500  inst.: 91543114 (ipc=86.7) sim_rate=93126 (inst/sec) elapsed = 0:0:16:23 / Thu Apr 12 17:51:30 2018
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(5,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1056500  inst.: 91609051 (ipc=86.7) sim_rate=93098 (inst/sec) elapsed = 0:0:16:24 / Thu Apr 12 17:51:31 2018
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1058000  inst.: 91709130 (ipc=86.7) sim_rate=93105 (inst/sec) elapsed = 0:0:16:25 / Thu Apr 12 17:51:32 2018
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(2,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1059500  inst.: 91808389 (ipc=86.7) sim_rate=93111 (inst/sec) elapsed = 0:0:16:26 / Thu Apr 12 17:51:33 2018
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(8,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1060500  inst.: 91880889 (ipc=86.6) sim_rate=93091 (inst/sec) elapsed = 0:0:16:27 / Thu Apr 12 17:51:34 2018
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(0,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1062000  inst.: 91985568 (ipc=86.6) sim_rate=93102 (inst/sec) elapsed = 0:0:16:28 / Thu Apr 12 17:51:35 2018
GPGPU-Sim uArch: cycles simulated: 1063000  inst.: 92038627 (ipc=86.6) sim_rate=93062 (inst/sec) elapsed = 0:0:16:29 / Thu Apr 12 17:51:36 2018
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1064500  inst.: 92147269 (ipc=86.6) sim_rate=93078 (inst/sec) elapsed = 0:0:16:30 / Thu Apr 12 17:51:37 2018
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(5,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1066000  inst.: 92248917 (ipc=86.5) sim_rate=93086 (inst/sec) elapsed = 0:0:16:31 / Thu Apr 12 17:51:38 2018
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1067000  inst.: 92317141 (ipc=86.5) sim_rate=93061 (inst/sec) elapsed = 0:0:16:32 / Thu Apr 12 17:51:39 2018
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(4,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1068500  inst.: 92429422 (ipc=86.5) sim_rate=93080 (inst/sec) elapsed = 0:0:16:33 / Thu Apr 12 17:51:40 2018
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1069500  inst.: 92506025 (ipc=86.5) sim_rate=93064 (inst/sec) elapsed = 0:0:16:34 / Thu Apr 12 17:51:41 2018
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(0,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1070500  inst.: 92577618 (ipc=86.5) sim_rate=93042 (inst/sec) elapsed = 0:0:16:35 / Thu Apr 12 17:51:42 2018
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1072000  inst.: 92677430 (ipc=86.5) sim_rate=93049 (inst/sec) elapsed = 0:0:16:36 / Thu Apr 12 17:51:43 2018
GPGPU-Sim uArch: cycles simulated: 1073000  inst.: 92744046 (ipc=86.4) sim_rate=93023 (inst/sec) elapsed = 0:0:16:37 / Thu Apr 12 17:51:44 2018
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(8,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1074500  inst.: 92844913 (ipc=86.4) sim_rate=93030 (inst/sec) elapsed = 0:0:16:38 / Thu Apr 12 17:51:45 2018
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(8,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1075500  inst.: 92916224 (ipc=86.4) sim_rate=93009 (inst/sec) elapsed = 0:0:16:39 / Thu Apr 12 17:51:46 2018
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1076500  inst.: 92987737 (ipc=86.4) sim_rate=92987 (inst/sec) elapsed = 0:0:16:40 / Thu Apr 12 17:51:47 2018
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(0,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1078000  inst.: 93092597 (ipc=86.4) sim_rate=92999 (inst/sec) elapsed = 0:0:16:41 / Thu Apr 12 17:51:48 2018
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(0,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1079000  inst.: 93163613 (ipc=86.3) sim_rate=92977 (inst/sec) elapsed = 0:0:16:42 / Thu Apr 12 17:51:49 2018
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1080500  inst.: 93265670 (ipc=86.3) sim_rate=92986 (inst/sec) elapsed = 0:0:16:43 / Thu Apr 12 17:51:50 2018
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1082000  inst.: 93370339 (ipc=86.3) sim_rate=92998 (inst/sec) elapsed = 0:0:16:44 / Thu Apr 12 17:51:51 2018
GPGPU-Sim uArch: cycles simulated: 1083000  inst.: 93439709 (ipc=86.3) sim_rate=92974 (inst/sec) elapsed = 0:0:16:45 / Thu Apr 12 17:51:52 2018
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(2,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1084500  inst.: 93543414 (ipc=86.3) sim_rate=92985 (inst/sec) elapsed = 0:0:16:46 / Thu Apr 12 17:51:53 2018
GPGPU-Sim uArch: cycles simulated: 1086000  inst.: 93639296 (ipc=86.2) sim_rate=92988 (inst/sec) elapsed = 0:0:16:47 / Thu Apr 12 17:51:54 2018
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(4,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1087000  inst.: 93706505 (ipc=86.2) sim_rate=92962 (inst/sec) elapsed = 0:0:16:48 / Thu Apr 12 17:51:55 2018
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(4,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1088500  inst.: 93817255 (ipc=86.2) sim_rate=92980 (inst/sec) elapsed = 0:0:16:49 / Thu Apr 12 17:51:56 2018
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(2,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1090000  inst.: 93919280 (ipc=86.2) sim_rate=92989 (inst/sec) elapsed = 0:0:16:50 / Thu Apr 12 17:51:57 2018
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(5,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1091000  inst.: 93985433 (ipc=86.1) sim_rate=92962 (inst/sec) elapsed = 0:0:16:51 / Thu Apr 12 17:51:58 2018
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(0,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1092500  inst.: 94088336 (ipc=86.1) sim_rate=92972 (inst/sec) elapsed = 0:0:16:52 / Thu Apr 12 17:51:59 2018
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(5,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1093500  inst.: 94154149 (ipc=86.1) sim_rate=92945 (inst/sec) elapsed = 0:0:16:53 / Thu Apr 12 17:52:00 2018
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(3,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1095000  inst.: 94253813 (ipc=86.1) sim_rate=92952 (inst/sec) elapsed = 0:0:16:54 / Thu Apr 12 17:52:01 2018
GPGPU-Sim uArch: cycles simulated: 1096000  inst.: 94317553 (ipc=86.1) sim_rate=92923 (inst/sec) elapsed = 0:0:16:55 / Thu Apr 12 17:52:02 2018
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1097500  inst.: 94420816 (ipc=86.0) sim_rate=92933 (inst/sec) elapsed = 0:0:16:56 / Thu Apr 12 17:52:03 2018
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(0,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1099000  inst.: 94523102 (ipc=86.0) sim_rate=92943 (inst/sec) elapsed = 0:0:16:57 / Thu Apr 12 17:52:04 2018
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(8,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1100000  inst.: 94591660 (ipc=86.0) sim_rate=92919 (inst/sec) elapsed = 0:0:16:58 / Thu Apr 12 17:52:05 2018
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1101500  inst.: 94696738 (ipc=86.0) sim_rate=92931 (inst/sec) elapsed = 0:0:16:59 / Thu Apr 12 17:52:06 2018
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1103000  inst.: 94793613 (ipc=85.9) sim_rate=92934 (inst/sec) elapsed = 0:0:17:00 / Thu Apr 12 17:52:07 2018
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(6,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 94898776 (ipc=85.9) sim_rate=92946 (inst/sec) elapsed = 0:0:17:01 / Thu Apr 12 17:52:08 2018
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1105500  inst.: 94970571 (ipc=85.9) sim_rate=92926 (inst/sec) elapsed = 0:0:17:02 / Thu Apr 12 17:52:09 2018
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(1,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1107000  inst.: 95069486 (ipc=85.9) sim_rate=92932 (inst/sec) elapsed = 0:0:17:03 / Thu Apr 12 17:52:10 2018
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(1,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1108500  inst.: 95175389 (ipc=85.9) sim_rate=92944 (inst/sec) elapsed = 0:0:17:04 / Thu Apr 12 17:52:11 2018
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(1,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1109500  inst.: 95245256 (ipc=85.8) sim_rate=92922 (inst/sec) elapsed = 0:0:17:05 / Thu Apr 12 17:52:12 2018
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(0,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1111000  inst.: 95348492 (ipc=85.8) sim_rate=92932 (inst/sec) elapsed = 0:0:17:06 / Thu Apr 12 17:52:13 2018
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(8,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1112500  inst.: 95457311 (ipc=85.8) sim_rate=92947 (inst/sec) elapsed = 0:0:17:07 / Thu Apr 12 17:52:14 2018
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1113500  inst.: 95530779 (ipc=85.8) sim_rate=92928 (inst/sec) elapsed = 0:0:17:08 / Thu Apr 12 17:52:15 2018
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(5,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1115000  inst.: 95646461 (ipc=85.8) sim_rate=92950 (inst/sec) elapsed = 0:0:17:09 / Thu Apr 12 17:52:16 2018
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1116000  inst.: 95722319 (ipc=85.8) sim_rate=92934 (inst/sec) elapsed = 0:0:17:10 / Thu Apr 12 17:52:17 2018
GPGPU-Sim uArch: cycles simulated: 1117000  inst.: 95798804 (ipc=85.8) sim_rate=92918 (inst/sec) elapsed = 0:0:17:11 / Thu Apr 12 17:52:18 2018
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(5,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1118500  inst.: 95897886 (ipc=85.7) sim_rate=92924 (inst/sec) elapsed = 0:0:17:12 / Thu Apr 12 17:52:19 2018
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1119500  inst.: 95970298 (ipc=85.7) sim_rate=92904 (inst/sec) elapsed = 0:0:17:13 / Thu Apr 12 17:52:20 2018
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(6,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1120500  inst.: 96042802 (ipc=85.7) sim_rate=92884 (inst/sec) elapsed = 0:0:17:14 / Thu Apr 12 17:52:21 2018
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1121500  inst.: 96123486 (ipc=85.7) sim_rate=92872 (inst/sec) elapsed = 0:0:17:15 / Thu Apr 12 17:52:22 2018
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(1,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1122500  inst.: 96200851 (ipc=85.7) sim_rate=92857 (inst/sec) elapsed = 0:0:17:16 / Thu Apr 12 17:52:23 2018
GPGPU-Sim uArch: cycles simulated: 1123500  inst.: 96272479 (ipc=85.7) sim_rate=92837 (inst/sec) elapsed = 0:0:17:17 / Thu Apr 12 17:52:24 2018
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(6,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1125000  inst.: 96382961 (ipc=85.7) sim_rate=92854 (inst/sec) elapsed = 0:0:17:18 / Thu Apr 12 17:52:25 2018
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(0,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1126000  inst.: 96452260 (ipc=85.7) sim_rate=92831 (inst/sec) elapsed = 0:0:17:19 / Thu Apr 12 17:52:26 2018
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(3,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1127000  inst.: 96522829 (ipc=85.6) sim_rate=92810 (inst/sec) elapsed = 0:0:17:20 / Thu Apr 12 17:52:27 2018
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(0,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 96599365 (ipc=85.6) sim_rate=92794 (inst/sec) elapsed = 0:0:17:21 / Thu Apr 12 17:52:28 2018
GPGPU-Sim uArch: cycles simulated: 1129000  inst.: 96679086 (ipc=85.6) sim_rate=92782 (inst/sec) elapsed = 0:0:17:22 / Thu Apr 12 17:52:29 2018
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(0,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1130500  inst.: 96784175 (ipc=85.6) sim_rate=92794 (inst/sec) elapsed = 0:0:17:23 / Thu Apr 12 17:52:30 2018
GPGPU-Sim uArch: cycles simulated: 1131500  inst.: 96856551 (ipc=85.6) sim_rate=92774 (inst/sec) elapsed = 0:0:17:24 / Thu Apr 12 17:52:31 2018
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1133000  inst.: 96961518 (ipc=85.6) sim_rate=92786 (inst/sec) elapsed = 0:0:17:25 / Thu Apr 12 17:52:32 2018
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1134000  inst.: 97028051 (ipc=85.6) sim_rate=92761 (inst/sec) elapsed = 0:0:17:26 / Thu Apr 12 17:52:33 2018
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(5,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1135500  inst.: 97131572 (ipc=85.5) sim_rate=92771 (inst/sec) elapsed = 0:0:17:27 / Thu Apr 12 17:52:34 2018
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1137000  inst.: 97243124 (ipc=85.5) sim_rate=92789 (inst/sec) elapsed = 0:0:17:28 / Thu Apr 12 17:52:35 2018
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(0,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1138000  inst.: 97311787 (ipc=85.5) sim_rate=92766 (inst/sec) elapsed = 0:0:17:29 / Thu Apr 12 17:52:36 2018
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1139500  inst.: 97417143 (ipc=85.5) sim_rate=92778 (inst/sec) elapsed = 0:0:17:30 / Thu Apr 12 17:52:37 2018
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(2,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1141000  inst.: 97521400 (ipc=85.5) sim_rate=92789 (inst/sec) elapsed = 0:0:17:31 / Thu Apr 12 17:52:38 2018
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1142000  inst.: 97602805 (ipc=85.5) sim_rate=92778 (inst/sec) elapsed = 0:0:17:32 / Thu Apr 12 17:52:39 2018
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1143500  inst.: 97709120 (ipc=85.4) sim_rate=92791 (inst/sec) elapsed = 0:0:17:33 / Thu Apr 12 17:52:40 2018
GPGPU-Sim PTX: 98800000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1145000  inst.: 97817581 (ipc=85.4) sim_rate=92806 (inst/sec) elapsed = 0:0:17:34 / Thu Apr 12 17:52:41 2018
GPGPU-Sim PTX: 98900000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1146000  inst.: 97896154 (ipc=85.4) sim_rate=92792 (inst/sec) elapsed = 0:0:17:35 / Thu Apr 12 17:52:42 2018
GPGPU-Sim PTX: 99000000 instructions simulated : ctaid=(0,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1147500  inst.: 98005996 (ipc=85.4) sim_rate=92808 (inst/sec) elapsed = 0:0:17:36 / Thu Apr 12 17:52:43 2018
GPGPU-Sim PTX: 99100000 instructions simulated : ctaid=(6,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1148500  inst.: 98080781 (ipc=85.4) sim_rate=92791 (inst/sec) elapsed = 0:0:17:37 / Thu Apr 12 17:52:44 2018
GPGPU-Sim PTX: 99200000 instructions simulated : ctaid=(0,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1150000  inst.: 98189692 (ipc=85.4) sim_rate=92806 (inst/sec) elapsed = 0:0:17:38 / Thu Apr 12 17:52:45 2018
GPGPU-Sim uArch: cycles simulated: 1151000  inst.: 98250239 (ipc=85.4) sim_rate=92776 (inst/sec) elapsed = 0:0:17:39 / Thu Apr 12 17:52:46 2018
GPGPU-Sim PTX: 99300000 instructions simulated : ctaid=(7,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1152000  inst.: 98318330 (ipc=85.3) sim_rate=92753 (inst/sec) elapsed = 0:0:17:40 / Thu Apr 12 17:52:47 2018
GPGPU-Sim PTX: 99400000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 98425629 (ipc=85.3) sim_rate=92766 (inst/sec) elapsed = 0:0:17:41 / Thu Apr 12 17:52:48 2018
GPGPU-Sim PTX: 99500000 instructions simulated : ctaid=(5,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1155000  inst.: 98526706 (ipc=85.3) sim_rate=92774 (inst/sec) elapsed = 0:0:17:42 / Thu Apr 12 17:52:49 2018
GPGPU-Sim PTX: 99600000 instructions simulated : ctaid=(7,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1156000  inst.: 98606553 (ipc=85.3) sim_rate=92762 (inst/sec) elapsed = 0:0:17:43 / Thu Apr 12 17:52:50 2018
GPGPU-Sim PTX: 99700000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1157500  inst.: 98707847 (ipc=85.3) sim_rate=92770 (inst/sec) elapsed = 0:0:17:44 / Thu Apr 12 17:52:51 2018
GPGPU-Sim PTX: 99800000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1158500  inst.: 98784109 (ipc=85.3) sim_rate=92755 (inst/sec) elapsed = 0:0:17:45 / Thu Apr 12 17:52:52 2018
GPGPU-Sim PTX: 99900000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1160000  inst.: 98882824 (ipc=85.2) sim_rate=92760 (inst/sec) elapsed = 0:0:17:46 / Thu Apr 12 17:52:53 2018
GPGPU-Sim PTX: 100000000 instructions simulated : ctaid=(0,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1161000  inst.: 98956424 (ipc=85.2) sim_rate=92742 (inst/sec) elapsed = 0:0:17:47 / Thu Apr 12 17:52:54 2018
GPGPU-Sim PTX: 100100000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1162500  inst.: 99069346 (ipc=85.2) sim_rate=92761 (inst/sec) elapsed = 0:0:17:48 / Thu Apr 12 17:52:55 2018
GPGPU-Sim PTX: 100200000 instructions simulated : ctaid=(6,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1163500  inst.: 99142031 (ipc=85.2) sim_rate=92742 (inst/sec) elapsed = 0:0:17:49 / Thu Apr 12 17:52:56 2018
GPGPU-Sim uArch: cycles simulated: 1164500  inst.: 99213137 (ipc=85.2) sim_rate=92722 (inst/sec) elapsed = 0:0:17:50 / Thu Apr 12 17:52:57 2018
GPGPU-Sim PTX: 100300000 instructions simulated : ctaid=(7,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1166000  inst.: 99322615 (ipc=85.2) sim_rate=92738 (inst/sec) elapsed = 0:0:17:51 / Thu Apr 12 17:52:58 2018
GPGPU-Sim PTX: 100400000 instructions simulated : ctaid=(8,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1167000  inst.: 99395441 (ipc=85.2) sim_rate=92719 (inst/sec) elapsed = 0:0:17:52 / Thu Apr 12 17:52:59 2018
GPGPU-Sim PTX: 100500000 instructions simulated : ctaid=(3,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1168500  inst.: 99501472 (ipc=85.2) sim_rate=92732 (inst/sec) elapsed = 0:0:17:53 / Thu Apr 12 17:53:00 2018
GPGPU-Sim PTX: 100600000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1169500  inst.: 99580096 (ipc=85.1) sim_rate=92718 (inst/sec) elapsed = 0:0:17:54 / Thu Apr 12 17:53:01 2018
GPGPU-Sim PTX: 100700000 instructions simulated : ctaid=(2,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1171000  inst.: 99680030 (ipc=85.1) sim_rate=92725 (inst/sec) elapsed = 0:0:17:55 / Thu Apr 12 17:53:02 2018
GPGPU-Sim PTX: 100800000 instructions simulated : ctaid=(6,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1172500  inst.: 99797105 (ipc=85.1) sim_rate=92748 (inst/sec) elapsed = 0:0:17:56 / Thu Apr 12 17:53:03 2018
GPGPU-Sim PTX: 100900000 instructions simulated : ctaid=(4,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1173500  inst.: 99873180 (ipc=85.1) sim_rate=92732 (inst/sec) elapsed = 0:0:17:57 / Thu Apr 12 17:53:04 2018
GPGPU-Sim PTX: 101000000 instructions simulated : ctaid=(2,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1174500  inst.: 99949971 (ipc=85.1) sim_rate=92717 (inst/sec) elapsed = 0:0:17:58 / Thu Apr 12 17:53:05 2018
GPGPU-Sim PTX: 101100000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1176000  inst.: 100049061 (ipc=85.1) sim_rate=92723 (inst/sec) elapsed = 0:0:17:59 / Thu Apr 12 17:53:06 2018
GPGPU-Sim PTX: 101200000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1177500  inst.: 100161946 (ipc=85.1) sim_rate=92742 (inst/sec) elapsed = 0:0:18:00 / Thu Apr 12 17:53:07 2018
GPGPU-Sim PTX: 101300000 instructions simulated : ctaid=(1,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1179000  inst.: 100273338 (ipc=85.0) sim_rate=92759 (inst/sec) elapsed = 0:0:18:01 / Thu Apr 12 17:53:08 2018
GPGPU-Sim PTX: 101400000 instructions simulated : ctaid=(5,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1180000  inst.: 100350803 (ipc=85.0) sim_rate=92745 (inst/sec) elapsed = 0:0:18:02 / Thu Apr 12 17:53:09 2018
GPGPU-Sim PTX: 101500000 instructions simulated : ctaid=(3,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1181500  inst.: 100459316 (ipc=85.0) sim_rate=92760 (inst/sec) elapsed = 0:0:18:03 / Thu Apr 12 17:53:10 2018
GPGPU-Sim PTX: 101600000 instructions simulated : ctaid=(3,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1183000  inst.: 100572491 (ipc=85.0) sim_rate=92779 (inst/sec) elapsed = 0:0:18:04 / Thu Apr 12 17:53:11 2018
GPGPU-Sim PTX: 101700000 instructions simulated : ctaid=(3,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1184000  inst.: 100648727 (ipc=85.0) sim_rate=92763 (inst/sec) elapsed = 0:0:18:05 / Thu Apr 12 17:53:12 2018
GPGPU-Sim PTX: 101800000 instructions simulated : ctaid=(8,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1185500  inst.: 100763205 (ipc=85.0) sim_rate=92783 (inst/sec) elapsed = 0:0:18:06 / Thu Apr 12 17:53:13 2018
GPGPU-Sim PTX: 101900000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1187000  inst.: 100874132 (ipc=85.0) sim_rate=92800 (inst/sec) elapsed = 0:0:18:07 / Thu Apr 12 17:53:14 2018
GPGPU-Sim PTX: 102000000 instructions simulated : ctaid=(1,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1188000  inst.: 100944365 (ipc=85.0) sim_rate=92779 (inst/sec) elapsed = 0:0:18:08 / Thu Apr 12 17:53:15 2018
GPGPU-Sim PTX: 102100000 instructions simulated : ctaid=(7,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 101063015 (ipc=85.0) sim_rate=92803 (inst/sec) elapsed = 0:0:18:09 / Thu Apr 12 17:53:16 2018
GPGPU-Sim PTX: 102200000 instructions simulated : ctaid=(2,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1190500  inst.: 101140671 (ipc=85.0) sim_rate=92789 (inst/sec) elapsed = 0:0:18:10 / Thu Apr 12 17:53:17 2018
GPGPU-Sim PTX: 102300000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1192000  inst.: 101250826 (ipc=84.9) sim_rate=92805 (inst/sec) elapsed = 0:0:18:11 / Thu Apr 12 17:53:18 2018
GPGPU-Sim PTX: 102400000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1193500  inst.: 101355649 (ipc=84.9) sim_rate=92816 (inst/sec) elapsed = 0:0:18:12 / Thu Apr 12 17:53:19 2018
GPGPU-Sim PTX: 102500000 instructions simulated : ctaid=(2,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1194500  inst.: 101427149 (ipc=84.9) sim_rate=92797 (inst/sec) elapsed = 0:0:18:13 / Thu Apr 12 17:53:20 2018
GPGPU-Sim PTX: 102600000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1196000  inst.: 101544233 (ipc=84.9) sim_rate=92819 (inst/sec) elapsed = 0:0:18:14 / Thu Apr 12 17:53:21 2018
GPGPU-Sim PTX: 102700000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1197000  inst.: 101627254 (ipc=84.9) sim_rate=92810 (inst/sec) elapsed = 0:0:18:15 / Thu Apr 12 17:53:22 2018
GPGPU-Sim PTX: 102800000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1198500  inst.: 101738825 (ipc=84.9) sim_rate=92827 (inst/sec) elapsed = 0:0:18:16 / Thu Apr 12 17:53:23 2018
GPGPU-Sim PTX: 102900000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1200000  inst.: 101840679 (ipc=84.9) sim_rate=92835 (inst/sec) elapsed = 0:0:18:17 / Thu Apr 12 17:53:24 2018
GPGPU-Sim PTX: 103000000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1201000  inst.: 101914897 (ipc=84.9) sim_rate=92818 (inst/sec) elapsed = 0:0:18:18 / Thu Apr 12 17:53:25 2018
GPGPU-Sim PTX: 103100000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1202000  inst.: 101992411 (ipc=84.9) sim_rate=92804 (inst/sec) elapsed = 0:0:18:19 / Thu Apr 12 17:53:26 2018
GPGPU-Sim PTX: 103200000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1203500  inst.: 102114131 (ipc=84.8) sim_rate=92831 (inst/sec) elapsed = 0:0:18:20 / Thu Apr 12 17:53:27 2018
GPGPU-Sim PTX: 103300000 instructions simulated : ctaid=(1,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1204500  inst.: 102184983 (ipc=84.8) sim_rate=92811 (inst/sec) elapsed = 0:0:18:21 / Thu Apr 12 17:53:28 2018
GPGPU-Sim PTX: 103400000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1206000  inst.: 102291072 (ipc=84.8) sim_rate=92823 (inst/sec) elapsed = 0:0:18:22 / Thu Apr 12 17:53:29 2018
GPGPU-Sim uArch: cycles simulated: 1206500  inst.: 102332092 (ipc=84.8) sim_rate=92776 (inst/sec) elapsed = 0:0:18:23 / Thu Apr 12 17:53:30 2018
GPGPU-Sim PTX: 103500000 instructions simulated : ctaid=(7,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1207500  inst.: 102410230 (ipc=84.8) sim_rate=92762 (inst/sec) elapsed = 0:0:18:24 / Thu Apr 12 17:53:31 2018
GPGPU-Sim PTX: 103600000 instructions simulated : ctaid=(0,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1209000  inst.: 102531575 (ipc=84.8) sim_rate=92788 (inst/sec) elapsed = 0:0:18:25 / Thu Apr 12 17:53:32 2018
GPGPU-Sim PTX: 103700000 instructions simulated : ctaid=(7,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1210000  inst.: 102599560 (ipc=84.8) sim_rate=92766 (inst/sec) elapsed = 0:0:18:26 / Thu Apr 12 17:53:33 2018
GPGPU-Sim PTX: 103800000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1211500  inst.: 102707833 (ipc=84.8) sim_rate=92780 (inst/sec) elapsed = 0:0:18:27 / Thu Apr 12 17:53:34 2018
GPGPU-Sim PTX: 103900000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1213000  inst.: 102818056 (ipc=84.8) sim_rate=92796 (inst/sec) elapsed = 0:0:18:28 / Thu Apr 12 17:53:35 2018
GPGPU-Sim PTX: 104000000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1214000  inst.: 102896264 (ipc=84.8) sim_rate=92782 (inst/sec) elapsed = 0:0:18:29 / Thu Apr 12 17:53:36 2018
GPGPU-Sim PTX: 104100000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1215500  inst.: 103013750 (ipc=84.8) sim_rate=92805 (inst/sec) elapsed = 0:0:18:30 / Thu Apr 12 17:53:37 2018
GPGPU-Sim PTX: 104200000 instructions simulated : ctaid=(4,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1216500  inst.: 103092403 (ipc=84.7) sim_rate=92792 (inst/sec) elapsed = 0:0:18:31 / Thu Apr 12 17:53:38 2018
GPGPU-Sim PTX: 104300000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1218000  inst.: 103217479 (ipc=84.7) sim_rate=92821 (inst/sec) elapsed = 0:0:18:32 / Thu Apr 12 17:53:39 2018
GPGPU-Sim PTX: 104400000 instructions simulated : ctaid=(7,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 103285196 (ipc=84.7) sim_rate=92798 (inst/sec) elapsed = 0:0:18:33 / Thu Apr 12 17:53:40 2018
GPGPU-Sim PTX: 104500000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1220500  inst.: 103393136 (ipc=84.7) sim_rate=92812 (inst/sec) elapsed = 0:0:18:34 / Thu Apr 12 17:53:41 2018
GPGPU-Sim PTX: 104600000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1221500  inst.: 103472328 (ipc=84.7) sim_rate=92800 (inst/sec) elapsed = 0:0:18:35 / Thu Apr 12 17:53:42 2018
GPGPU-Sim PTX: 104700000 instructions simulated : ctaid=(2,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1223000  inst.: 103585457 (ipc=84.7) sim_rate=92818 (inst/sec) elapsed = 0:0:18:36 / Thu Apr 12 17:53:43 2018
GPGPU-Sim PTX: 104800000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1224000  inst.: 103664370 (ipc=84.7) sim_rate=92806 (inst/sec) elapsed = 0:0:18:37 / Thu Apr 12 17:53:44 2018
GPGPU-Sim PTX: 104900000 instructions simulated : ctaid=(0,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1225000  inst.: 103755689 (ipc=84.7) sim_rate=92804 (inst/sec) elapsed = 0:0:18:38 / Thu Apr 12 17:53:45 2018
GPGPU-Sim PTX: 105000000 instructions simulated : ctaid=(5,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1226500  inst.: 103879905 (ipc=84.7) sim_rate=92832 (inst/sec) elapsed = 0:0:18:39 / Thu Apr 12 17:53:46 2018
GPGPU-Sim PTX: 105100000 instructions simulated : ctaid=(6,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1227500  inst.: 103956119 (ipc=84.7) sim_rate=92817 (inst/sec) elapsed = 0:0:18:40 / Thu Apr 12 17:53:47 2018
GPGPU-Sim PTX: 105200000 instructions simulated : ctaid=(3,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1229000  inst.: 104075610 (ipc=84.7) sim_rate=92841 (inst/sec) elapsed = 0:0:18:41 / Thu Apr 12 17:53:48 2018
GPGPU-Sim PTX: 105300000 instructions simulated : ctaid=(7,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1230000  inst.: 104159476 (ipc=84.7) sim_rate=92833 (inst/sec) elapsed = 0:0:18:42 / Thu Apr 12 17:53:49 2018
GPGPU-Sim PTX: 105400000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1231500  inst.: 104271486 (ipc=84.7) sim_rate=92850 (inst/sec) elapsed = 0:0:18:43 / Thu Apr 12 17:53:50 2018
GPGPU-Sim PTX: 105500000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1232500  inst.: 104348678 (ipc=84.7) sim_rate=92836 (inst/sec) elapsed = 0:0:18:44 / Thu Apr 12 17:53:51 2018
GPGPU-Sim PTX: 105600000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1234000  inst.: 104465885 (ipc=84.7) sim_rate=92858 (inst/sec) elapsed = 0:0:18:45 / Thu Apr 12 17:53:52 2018
GPGPU-Sim PTX: 105700000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1235000  inst.: 104543983 (ipc=84.7) sim_rate=92845 (inst/sec) elapsed = 0:0:18:46 / Thu Apr 12 17:53:53 2018
GPGPU-Sim PTX: 105800000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1236500  inst.: 104663610 (ipc=84.6) sim_rate=92869 (inst/sec) elapsed = 0:0:18:47 / Thu Apr 12 17:53:54 2018
GPGPU-Sim PTX: 105900000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 104750116 (ipc=84.6) sim_rate=92863 (inst/sec) elapsed = 0:0:18:48 / Thu Apr 12 17:53:55 2018
GPGPU-Sim uArch: cycles simulated: 1238500  inst.: 104820847 (ipc=84.6) sim_rate=92843 (inst/sec) elapsed = 0:0:18:49 / Thu Apr 12 17:53:56 2018
GPGPU-Sim PTX: 106000000 instructions simulated : ctaid=(2,3,0) tid=(1,7,0)
GPGPU-Sim PTX: 106100000 instructions simulated : ctaid=(6,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1240000  inst.: 104939872 (ipc=84.6) sim_rate=92867 (inst/sec) elapsed = 0:0:18:50 / Thu Apr 12 17:53:57 2018
GPGPU-Sim uArch: cycles simulated: 1241000  inst.: 105014104 (ipc=84.6) sim_rate=92850 (inst/sec) elapsed = 0:0:18:51 / Thu Apr 12 17:53:58 2018
GPGPU-Sim PTX: 106200000 instructions simulated : ctaid=(1,3,0) tid=(2,6,0)
GPGPU-Sim PTX: 106300000 instructions simulated : ctaid=(0,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1242500  inst.: 105130032 (ipc=84.6) sim_rate=92871 (inst/sec) elapsed = 0:0:18:52 / Thu Apr 12 17:53:59 2018
GPGPU-Sim PTX: 106400000 instructions simulated : ctaid=(1,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1244000  inst.: 105242403 (ipc=84.6) sim_rate=92888 (inst/sec) elapsed = 0:0:18:53 / Thu Apr 12 17:54:00 2018
GPGPU-Sim uArch: cycles simulated: 1245000  inst.: 105321476 (ipc=84.6) sim_rate=92876 (inst/sec) elapsed = 0:0:18:54 / Thu Apr 12 17:54:01 2018
GPGPU-Sim PTX: 106500000 instructions simulated : ctaid=(3,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1246000  inst.: 105405356 (ipc=84.6) sim_rate=92868 (inst/sec) elapsed = 0:0:18:55 / Thu Apr 12 17:54:02 2018
GPGPU-Sim PTX: 106600000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim PTX: 106700000 instructions simulated : ctaid=(8,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1247500  inst.: 105527553 (ipc=84.6) sim_rate=92893 (inst/sec) elapsed = 0:0:18:56 / Thu Apr 12 17:54:03 2018
GPGPU-Sim uArch: cycles simulated: 1248500  inst.: 105600234 (ipc=84.6) sim_rate=92876 (inst/sec) elapsed = 0:0:18:57 / Thu Apr 12 17:54:04 2018
GPGPU-Sim PTX: 106800000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1250000  inst.: 105713625 (ipc=84.6) sim_rate=92894 (inst/sec) elapsed = 0:0:18:58 / Thu Apr 12 17:54:05 2018
GPGPU-Sim PTX: 106900000 instructions simulated : ctaid=(6,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1251000  inst.: 105789319 (ipc=84.6) sim_rate=92879 (inst/sec) elapsed = 0:0:18:59 / Thu Apr 12 17:54:06 2018
GPGPU-Sim PTX: 107000000 instructions simulated : ctaid=(1,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1252500  inst.: 105896080 (ipc=84.5) sim_rate=92891 (inst/sec) elapsed = 0:0:19:00 / Thu Apr 12 17:54:07 2018
GPGPU-Sim PTX: 107100000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1253500  inst.: 105969630 (ipc=84.5) sim_rate=92874 (inst/sec) elapsed = 0:0:19:01 / Thu Apr 12 17:54:08 2018
GPGPU-Sim PTX: 107200000 instructions simulated : ctaid=(2,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1255000  inst.: 106091747 (ipc=84.5) sim_rate=92899 (inst/sec) elapsed = 0:0:19:02 / Thu Apr 12 17:54:09 2018
GPGPU-Sim PTX: 107300000 instructions simulated : ctaid=(2,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1256000  inst.: 106165052 (ipc=84.5) sim_rate=92882 (inst/sec) elapsed = 0:0:19:03 / Thu Apr 12 17:54:10 2018
GPGPU-Sim PTX: 107400000 instructions simulated : ctaid=(1,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1257500  inst.: 106276222 (ipc=84.5) sim_rate=92898 (inst/sec) elapsed = 0:0:19:04 / Thu Apr 12 17:54:11 2018
GPGPU-Sim PTX: 107500000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1258500  inst.: 106346376 (ipc=84.5) sim_rate=92878 (inst/sec) elapsed = 0:0:19:05 / Thu Apr 12 17:54:12 2018
GPGPU-Sim PTX: 107600000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1259500  inst.: 106422820 (ipc=84.5) sim_rate=92864 (inst/sec) elapsed = 0:0:19:06 / Thu Apr 12 17:54:13 2018
GPGPU-Sim PTX: 107700000 instructions simulated : ctaid=(0,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1261000  inst.: 106534557 (ipc=84.5) sim_rate=92881 (inst/sec) elapsed = 0:0:19:07 / Thu Apr 12 17:54:14 2018
GPGPU-Sim PTX: 107800000 instructions simulated : ctaid=(8,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1262000  inst.: 106602608 (ipc=84.5) sim_rate=92859 (inst/sec) elapsed = 0:0:19:08 / Thu Apr 12 17:54:15 2018
GPGPU-Sim PTX: 107900000 instructions simulated : ctaid=(0,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1263500  inst.: 106712336 (ipc=84.5) sim_rate=92874 (inst/sec) elapsed = 0:0:19:09 / Thu Apr 12 17:54:16 2018
GPGPU-Sim PTX: 108000000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1265000  inst.: 106816685 (ipc=84.4) sim_rate=92884 (inst/sec) elapsed = 0:0:19:10 / Thu Apr 12 17:54:17 2018
GPGPU-Sim uArch: cycles simulated: 1266000  inst.: 106885917 (ipc=84.4) sim_rate=92863 (inst/sec) elapsed = 0:0:19:11 / Thu Apr 12 17:54:18 2018
GPGPU-Sim PTX: 108100000 instructions simulated : ctaid=(5,4,0) tid=(6,6,0)
GPGPU-Sim PTX: 108200000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1267500  inst.: 106999098 (ipc=84.4) sim_rate=92881 (inst/sec) elapsed = 0:0:19:12 / Thu Apr 12 17:54:19 2018
GPGPU-Sim uArch: cycles simulated: 1268500  inst.: 107079319 (ipc=84.4) sim_rate=92870 (inst/sec) elapsed = 0:0:19:13 / Thu Apr 12 17:54:20 2018
GPGPU-Sim PTX: 108300000 instructions simulated : ctaid=(8,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1269500  inst.: 107154628 (ipc=84.4) sim_rate=92854 (inst/sec) elapsed = 0:0:19:14 / Thu Apr 12 17:54:21 2018
GPGPU-Sim PTX: 108400000 instructions simulated : ctaid=(6,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1270500  inst.: 107235316 (ipc=84.4) sim_rate=92844 (inst/sec) elapsed = 0:0:19:15 / Thu Apr 12 17:54:22 2018
GPGPU-Sim PTX: 108500000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1272000  inst.: 107361662 (ipc=84.4) sim_rate=92873 (inst/sec) elapsed = 0:0:19:16 / Thu Apr 12 17:54:23 2018
GPGPU-Sim PTX: 108600000 instructions simulated : ctaid=(4,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1273000  inst.: 107430317 (ipc=84.4) sim_rate=92852 (inst/sec) elapsed = 0:0:19:17 / Thu Apr 12 17:54:24 2018
GPGPU-Sim PTX: 108700000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1274500  inst.: 107547170 (ipc=84.4) sim_rate=92873 (inst/sec) elapsed = 0:0:19:18 / Thu Apr 12 17:54:25 2018
GPGPU-Sim PTX: 108800000 instructions simulated : ctaid=(0,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1276000  inst.: 107655974 (ipc=84.4) sim_rate=92886 (inst/sec) elapsed = 0:0:19:19 / Thu Apr 12 17:54:26 2018
GPGPU-Sim PTX: 108900000 instructions simulated : ctaid=(8,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1277000  inst.: 107739486 (ipc=84.4) sim_rate=92878 (inst/sec) elapsed = 0:0:19:20 / Thu Apr 12 17:54:27 2018
GPGPU-Sim PTX: 109000000 instructions simulated : ctaid=(5,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1278500  inst.: 107852885 (ipc=84.4) sim_rate=92896 (inst/sec) elapsed = 0:0:19:21 / Thu Apr 12 17:54:28 2018
GPGPU-Sim PTX: 109100000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1279500  inst.: 107937584 (ipc=84.4) sim_rate=92889 (inst/sec) elapsed = 0:0:19:22 / Thu Apr 12 17:54:29 2018
GPGPU-Sim PTX: 109200000 instructions simulated : ctaid=(3,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1281000  inst.: 108049220 (ipc=84.3) sim_rate=92905 (inst/sec) elapsed = 0:0:19:23 / Thu Apr 12 17:54:30 2018
GPGPU-Sim PTX: 109300000 instructions simulated : ctaid=(1,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1282000  inst.: 108128874 (ipc=84.3) sim_rate=92894 (inst/sec) elapsed = 0:0:19:24 / Thu Apr 12 17:54:31 2018
GPGPU-Sim PTX: 109400000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1283500  inst.: 108258074 (ipc=84.3) sim_rate=92925 (inst/sec) elapsed = 0:0:19:25 / Thu Apr 12 17:54:32 2018
GPGPU-Sim PTX: 109500000 instructions simulated : ctaid=(1,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1284500  inst.: 108328957 (ipc=84.3) sim_rate=92906 (inst/sec) elapsed = 0:0:19:26 / Thu Apr 12 17:54:33 2018
GPGPU-Sim PTX: 109600000 instructions simulated : ctaid=(8,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1285500  inst.: 108399432 (ipc=84.3) sim_rate=92887 (inst/sec) elapsed = 0:0:19:27 / Thu Apr 12 17:54:34 2018
GPGPU-Sim PTX: 109700000 instructions simulated : ctaid=(1,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1287000  inst.: 108520972 (ipc=84.3) sim_rate=92911 (inst/sec) elapsed = 0:0:19:28 / Thu Apr 12 17:54:35 2018
GPGPU-Sim PTX: 109800000 instructions simulated : ctaid=(2,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1288000  inst.: 108591234 (ipc=84.3) sim_rate=92892 (inst/sec) elapsed = 0:0:19:29 / Thu Apr 12 17:54:36 2018
GPGPU-Sim PTX: 109900000 instructions simulated : ctaid=(8,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1289000  inst.: 108673372 (ipc=84.3) sim_rate=92883 (inst/sec) elapsed = 0:0:19:30 / Thu Apr 12 17:54:37 2018
GPGPU-Sim PTX: 110000000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1290500  inst.: 108802807 (ipc=84.3) sim_rate=92914 (inst/sec) elapsed = 0:0:19:31 / Thu Apr 12 17:54:38 2018
GPGPU-Sim PTX: 110100000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1291500  inst.: 108879838 (ipc=84.3) sim_rate=92900 (inst/sec) elapsed = 0:0:19:32 / Thu Apr 12 17:54:39 2018
GPGPU-Sim PTX: 110200000 instructions simulated : ctaid=(8,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1293000  inst.: 108999349 (ipc=84.3) sim_rate=92923 (inst/sec) elapsed = 0:0:19:33 / Thu Apr 12 17:54:40 2018
GPGPU-Sim PTX: 110300000 instructions simulated : ctaid=(4,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1294000  inst.: 109082817 (ipc=84.3) sim_rate=92915 (inst/sec) elapsed = 0:0:19:34 / Thu Apr 12 17:54:41 2018
GPGPU-Sim PTX: 110400000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1295000  inst.: 109161917 (ipc=84.3) sim_rate=92903 (inst/sec) elapsed = 0:0:19:35 / Thu Apr 12 17:54:42 2018
GPGPU-Sim uArch: cycles simulated: 1296000  inst.: 109238596 (ipc=84.3) sim_rate=92889 (inst/sec) elapsed = 0:0:19:36 / Thu Apr 12 17:54:43 2018
GPGPU-Sim PTX: 110500000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 110600000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1297500  inst.: 109356928 (ipc=84.3) sim_rate=92911 (inst/sec) elapsed = 0:0:19:37 / Thu Apr 12 17:54:44 2018
GPGPU-Sim PTX: 110700000 instructions simulated : ctaid=(3,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1298500  inst.: 109448177 (ipc=84.3) sim_rate=92910 (inst/sec) elapsed = 0:0:19:38 / Thu Apr 12 17:54:45 2018
GPGPU-Sim uArch: cycles simulated: 1299500  inst.: 109524470 (ipc=84.3) sim_rate=92896 (inst/sec) elapsed = 0:0:19:39 / Thu Apr 12 17:54:46 2018
GPGPU-Sim PTX: 110800000 instructions simulated : ctaid=(1,4,0) tid=(4,4,0)
GPGPU-Sim PTX: 110900000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1301000  inst.: 109647635 (ipc=84.3) sim_rate=92921 (inst/sec) elapsed = 0:0:19:40 / Thu Apr 12 17:54:47 2018
GPGPU-Sim uArch: cycles simulated: 1302000  inst.: 109719691 (ipc=84.3) sim_rate=92904 (inst/sec) elapsed = 0:0:19:41 / Thu Apr 12 17:54:48 2018
GPGPU-Sim PTX: 111000000 instructions simulated : ctaid=(1,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 111100000 instructions simulated : ctaid=(2,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1303500  inst.: 109841146 (ipc=84.3) sim_rate=92928 (inst/sec) elapsed = 0:0:19:42 / Thu Apr 12 17:54:49 2018
GPGPU-Sim uArch: cycles simulated: 1304500  inst.: 109920199 (ipc=84.3) sim_rate=92916 (inst/sec) elapsed = 0:0:19:43 / Thu Apr 12 17:54:50 2018
GPGPU-Sim PTX: 111200000 instructions simulated : ctaid=(3,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1305500  inst.: 110001179 (ipc=84.3) sim_rate=92906 (inst/sec) elapsed = 0:0:19:44 / Thu Apr 12 17:54:51 2018
GPGPU-Sim PTX: 111300000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim PTX: 111400000 instructions simulated : ctaid=(6,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1307000  inst.: 110128827 (ipc=84.3) sim_rate=92935 (inst/sec) elapsed = 0:0:19:45 / Thu Apr 12 17:54:52 2018
GPGPU-Sim uArch: cycles simulated: 1308000  inst.: 110210763 (ipc=84.3) sim_rate=92926 (inst/sec) elapsed = 0:0:19:46 / Thu Apr 12 17:54:53 2018
GPGPU-Sim PTX: 111500000 instructions simulated : ctaid=(6,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1309000  inst.: 110287450 (ipc=84.3) sim_rate=92912 (inst/sec) elapsed = 0:0:19:47 / Thu Apr 12 17:54:54 2018
GPGPU-Sim PTX: 111600000 instructions simulated : ctaid=(4,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1310500  inst.: 110409097 (ipc=84.2) sim_rate=92936 (inst/sec) elapsed = 0:0:19:48 / Thu Apr 12 17:54:55 2018
GPGPU-Sim PTX: 111700000 instructions simulated : ctaid=(4,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1311500  inst.: 110494234 (ipc=84.3) sim_rate=92930 (inst/sec) elapsed = 0:0:19:49 / Thu Apr 12 17:54:56 2018
GPGPU-Sim PTX: 111800000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1312500  inst.: 110576148 (ipc=84.2) sim_rate=92921 (inst/sec) elapsed = 0:0:19:50 / Thu Apr 12 17:54:57 2018
GPGPU-Sim PTX: 111900000 instructions simulated : ctaid=(8,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1313500  inst.: 110663233 (ipc=84.3) sim_rate=92916 (inst/sec) elapsed = 0:0:19:51 / Thu Apr 12 17:54:58 2018
GPGPU-Sim PTX: 112000000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1315000  inst.: 110791125 (ipc=84.3) sim_rate=92945 (inst/sec) elapsed = 0:0:19:52 / Thu Apr 12 17:54:59 2018
GPGPU-Sim PTX: 112100000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1316000  inst.: 110870793 (ipc=84.2) sim_rate=92934 (inst/sec) elapsed = 0:0:19:53 / Thu Apr 12 17:55:00 2018
GPGPU-Sim PTX: 112200000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1317000  inst.: 110952617 (ipc=84.2) sim_rate=92925 (inst/sec) elapsed = 0:0:19:54 / Thu Apr 12 17:55:01 2018
GPGPU-Sim PTX: 112300000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1318000  inst.: 111031856 (ipc=84.2) sim_rate=92913 (inst/sec) elapsed = 0:0:19:55 / Thu Apr 12 17:55:02 2018
GPGPU-Sim PTX: 112400000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1319000  inst.: 111118676 (ipc=84.2) sim_rate=92908 (inst/sec) elapsed = 0:0:19:56 / Thu Apr 12 17:55:03 2018
GPGPU-Sim PTX: 112500000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1320500  inst.: 111229161 (ipc=84.2) sim_rate=92923 (inst/sec) elapsed = 0:0:19:57 / Thu Apr 12 17:55:04 2018
GPGPU-Sim PTX: 112600000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1322000  inst.: 111356485 (ipc=84.2) sim_rate=92951 (inst/sec) elapsed = 0:0:19:58 / Thu Apr 12 17:55:05 2018
GPGPU-Sim PTX: 112700000 instructions simulated : ctaid=(3,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1323000  inst.: 111433962 (ipc=84.2) sim_rate=92939 (inst/sec) elapsed = 0:0:19:59 / Thu Apr 12 17:55:06 2018
GPGPU-Sim PTX: 112800000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1324500  inst.: 111540525 (ipc=84.2) sim_rate=92950 (inst/sec) elapsed = 0:0:20:00 / Thu Apr 12 17:55:07 2018
GPGPU-Sim PTX: 112900000 instructions simulated : ctaid=(0,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1325500  inst.: 111613507 (ipc=84.2) sim_rate=92933 (inst/sec) elapsed = 0:0:20:01 / Thu Apr 12 17:55:08 2018
GPGPU-Sim PTX: 113000000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1327000  inst.: 111727695 (ipc=84.2) sim_rate=92951 (inst/sec) elapsed = 0:0:20:02 / Thu Apr 12 17:55:09 2018
GPGPU-Sim PTX: 113100000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1328000  inst.: 111812321 (ipc=84.2) sim_rate=92944 (inst/sec) elapsed = 0:0:20:03 / Thu Apr 12 17:55:10 2018
GPGPU-Sim PTX: 113200000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1329500  inst.: 111917388 (ipc=84.2) sim_rate=92954 (inst/sec) elapsed = 0:0:20:04 / Thu Apr 12 17:55:11 2018
GPGPU-Sim PTX: 113300000 instructions simulated : ctaid=(3,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1330500  inst.: 111999120 (ipc=84.2) sim_rate=92945 (inst/sec) elapsed = 0:0:20:05 / Thu Apr 12 17:55:12 2018
GPGPU-Sim PTX: 113400000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1331500  inst.: 112082108 (ipc=84.2) sim_rate=92937 (inst/sec) elapsed = 0:0:20:06 / Thu Apr 12 17:55:13 2018
GPGPU-Sim PTX: 113500000 instructions simulated : ctaid=(6,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1333000  inst.: 112200955 (ipc=84.2) sim_rate=92958 (inst/sec) elapsed = 0:0:20:07 / Thu Apr 12 17:55:14 2018
GPGPU-Sim PTX: 113600000 instructions simulated : ctaid=(1,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1334000  inst.: 112286210 (ipc=84.2) sim_rate=92952 (inst/sec) elapsed = 0:0:20:08 / Thu Apr 12 17:55:15 2018
GPGPU-Sim PTX: 113700000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1335500  inst.: 112412574 (ipc=84.2) sim_rate=92979 (inst/sec) elapsed = 0:0:20:09 / Thu Apr 12 17:55:16 2018
GPGPU-Sim PTX: 113800000 instructions simulated : ctaid=(0,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1336500  inst.: 112498266 (ipc=84.2) sim_rate=92973 (inst/sec) elapsed = 0:0:20:10 / Thu Apr 12 17:55:17 2018
GPGPU-Sim uArch: cycles simulated: 1337500  inst.: 112568569 (ipc=84.2) sim_rate=92955 (inst/sec) elapsed = 0:0:20:11 / Thu Apr 12 17:55:18 2018
GPGPU-Sim PTX: 113900000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1338500  inst.: 112641866 (ipc=84.2) sim_rate=92938 (inst/sec) elapsed = 0:0:20:12 / Thu Apr 12 17:55:19 2018
GPGPU-Sim PTX: 114000000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1340000  inst.: 112762729 (ipc=84.2) sim_rate=92961 (inst/sec) elapsed = 0:0:20:13 / Thu Apr 12 17:55:20 2018
GPGPU-Sim PTX: 114100000 instructions simulated : ctaid=(7,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1341000  inst.: 112851893 (ipc=84.2) sim_rate=92958 (inst/sec) elapsed = 0:0:20:14 / Thu Apr 12 17:55:21 2018
GPGPU-Sim PTX: 114200000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1342000  inst.: 112931230 (ipc=84.2) sim_rate=92947 (inst/sec) elapsed = 0:0:20:15 / Thu Apr 12 17:55:22 2018
GPGPU-Sim PTX: 114300000 instructions simulated : ctaid=(2,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1343000  inst.: 113008294 (ipc=84.1) sim_rate=92934 (inst/sec) elapsed = 0:0:20:16 / Thu Apr 12 17:55:23 2018
GPGPU-Sim PTX: 114400000 instructions simulated : ctaid=(3,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1344500  inst.: 113128196 (ipc=84.1) sim_rate=92956 (inst/sec) elapsed = 0:0:20:17 / Thu Apr 12 17:55:24 2018
GPGPU-Sim PTX: 114500000 instructions simulated : ctaid=(0,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1345500  inst.: 113208650 (ipc=84.1) sim_rate=92946 (inst/sec) elapsed = 0:0:20:18 / Thu Apr 12 17:55:25 2018
GPGPU-Sim PTX: 114600000 instructions simulated : ctaid=(4,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1347000  inst.: 113327697 (ipc=84.1) sim_rate=92967 (inst/sec) elapsed = 0:0:20:19 / Thu Apr 12 17:55:26 2018
GPGPU-Sim PTX: 114700000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1348000  inst.: 113404609 (ipc=84.1) sim_rate=92954 (inst/sec) elapsed = 0:0:20:20 / Thu Apr 12 17:55:27 2018
GPGPU-Sim PTX: 114800000 instructions simulated : ctaid=(2,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1349000  inst.: 113478563 (ipc=84.1) sim_rate=92939 (inst/sec) elapsed = 0:0:20:21 / Thu Apr 12 17:55:28 2018
GPGPU-Sim PTX: 114900000 instructions simulated : ctaid=(1,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1350000  inst.: 113559422 (ipc=84.1) sim_rate=92929 (inst/sec) elapsed = 0:0:20:22 / Thu Apr 12 17:55:29 2018
GPGPU-Sim PTX: 115000000 instructions simulated : ctaid=(1,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1351500  inst.: 113675830 (ipc=84.1) sim_rate=92948 (inst/sec) elapsed = 0:0:20:23 / Thu Apr 12 17:55:30 2018
GPGPU-Sim PTX: 115100000 instructions simulated : ctaid=(6,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1352500  inst.: 113755914 (ipc=84.1) sim_rate=92937 (inst/sec) elapsed = 0:0:20:24 / Thu Apr 12 17:55:31 2018
GPGPU-Sim PTX: 115200000 instructions simulated : ctaid=(4,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1353500  inst.: 113848177 (ipc=84.1) sim_rate=92937 (inst/sec) elapsed = 0:0:20:25 / Thu Apr 12 17:55:32 2018
GPGPU-Sim uArch: cycles simulated: 1354500  inst.: 113927978 (ipc=84.1) sim_rate=92926 (inst/sec) elapsed = 0:0:20:26 / Thu Apr 12 17:55:33 2018
GPGPU-Sim PTX: 115300000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1355500  inst.: 114009793 (ipc=84.1) sim_rate=92917 (inst/sec) elapsed = 0:0:20:27 / Thu Apr 12 17:55:34 2018
GPGPU-Sim PTX: 115400000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1356500  inst.: 114093560 (ipc=84.1) sim_rate=92910 (inst/sec) elapsed = 0:0:20:28 / Thu Apr 12 17:55:35 2018
GPGPU-Sim PTX: 115500000 instructions simulated : ctaid=(0,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1357500  inst.: 114173622 (ipc=84.1) sim_rate=92899 (inst/sec) elapsed = 0:0:20:29 / Thu Apr 12 17:55:36 2018
GPGPU-Sim PTX: 115600000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1359000  inst.: 114273294 (ipc=84.1) sim_rate=92905 (inst/sec) elapsed = 0:0:20:30 / Thu Apr 12 17:55:37 2018
GPGPU-Sim PTX: 115700000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1360000  inst.: 114349721 (ipc=84.1) sim_rate=92891 (inst/sec) elapsed = 0:0:20:31 / Thu Apr 12 17:55:38 2018
GPGPU-Sim PTX: 115800000 instructions simulated : ctaid=(0,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1361500  inst.: 114469061 (ipc=84.1) sim_rate=92913 (inst/sec) elapsed = 0:0:20:32 / Thu Apr 12 17:55:39 2018
GPGPU-Sim PTX: 115900000 instructions simulated : ctaid=(3,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1362500  inst.: 114543355 (ipc=84.1) sim_rate=92898 (inst/sec) elapsed = 0:0:20:33 / Thu Apr 12 17:55:40 2018
GPGPU-Sim PTX: 116000000 instructions simulated : ctaid=(1,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1364000  inst.: 114653544 (ipc=84.1) sim_rate=92912 (inst/sec) elapsed = 0:0:20:34 / Thu Apr 12 17:55:41 2018
GPGPU-Sim PTX: 116100000 instructions simulated : ctaid=(1,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1365000  inst.: 114732421 (ipc=84.1) sim_rate=92900 (inst/sec) elapsed = 0:0:20:35 / Thu Apr 12 17:55:42 2018
GPGPU-Sim PTX: 116200000 instructions simulated : ctaid=(1,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1366500  inst.: 114849754 (ipc=84.0) sim_rate=92920 (inst/sec) elapsed = 0:0:20:36 / Thu Apr 12 17:55:43 2018
GPGPU-Sim PTX: 116300000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1368000  inst.: 114970869 (ipc=84.0) sim_rate=92943 (inst/sec) elapsed = 0:0:20:37 / Thu Apr 12 17:55:44 2018
GPGPU-Sim PTX: 116400000 instructions simulated : ctaid=(2,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1369000  inst.: 115039542 (ipc=84.0) sim_rate=92923 (inst/sec) elapsed = 0:0:20:38 / Thu Apr 12 17:55:45 2018
GPGPU-Sim PTX: 116500000 instructions simulated : ctaid=(5,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1370500  inst.: 115163884 (ipc=84.0) sim_rate=92949 (inst/sec) elapsed = 0:0:20:39 / Thu Apr 12 17:55:46 2018
GPGPU-Sim PTX: 116600000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1371500  inst.: 115244838 (ipc=84.0) sim_rate=92939 (inst/sec) elapsed = 0:0:20:40 / Thu Apr 12 17:55:47 2018
GPGPU-Sim PTX: 116700000 instructions simulated : ctaid=(4,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1372500  inst.: 115322252 (ipc=84.0) sim_rate=92926 (inst/sec) elapsed = 0:0:20:41 / Thu Apr 12 17:55:48 2018
GPGPU-Sim PTX: 116800000 instructions simulated : ctaid=(7,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1374000  inst.: 115439079 (ipc=84.0) sim_rate=92946 (inst/sec) elapsed = 0:0:20:42 / Thu Apr 12 17:55:49 2018
GPGPU-Sim PTX: 116900000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1375000  inst.: 115513217 (ipc=84.0) sim_rate=92930 (inst/sec) elapsed = 0:0:20:43 / Thu Apr 12 17:55:50 2018
GPGPU-Sim PTX: 117000000 instructions simulated : ctaid=(1,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1376500  inst.: 115619181 (ipc=84.0) sim_rate=92941 (inst/sec) elapsed = 0:0:20:44 / Thu Apr 12 17:55:51 2018
GPGPU-Sim uArch: cycles simulated: 1377500  inst.: 115693031 (ipc=84.0) sim_rate=92926 (inst/sec) elapsed = 0:0:20:45 / Thu Apr 12 17:55:52 2018
GPGPU-Sim PTX: 117100000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1378500  inst.: 115774794 (ipc=84.0) sim_rate=92917 (inst/sec) elapsed = 0:0:20:46 / Thu Apr 12 17:55:53 2018
GPGPU-Sim PTX: 117200000 instructions simulated : ctaid=(0,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1380000  inst.: 115882586 (ipc=84.0) sim_rate=92929 (inst/sec) elapsed = 0:0:20:47 / Thu Apr 12 17:55:54 2018
GPGPU-Sim PTX: 117300000 instructions simulated : ctaid=(8,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1381000  inst.: 115968179 (ipc=84.0) sim_rate=92923 (inst/sec) elapsed = 0:0:20:48 / Thu Apr 12 17:55:55 2018
GPGPU-Sim PTX: 117400000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1382500  inst.: 116069808 (ipc=84.0) sim_rate=92930 (inst/sec) elapsed = 0:0:20:49 / Thu Apr 12 17:55:56 2018
GPGPU-Sim PTX: 117500000 instructions simulated : ctaid=(4,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1384000  inst.: 116183905 (ipc=83.9) sim_rate=92947 (inst/sec) elapsed = 0:0:20:50 / Thu Apr 12 17:55:57 2018
GPGPU-Sim PTX: 117600000 instructions simulated : ctaid=(2,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1385000  inst.: 116265029 (ipc=83.9) sim_rate=92937 (inst/sec) elapsed = 0:0:20:51 / Thu Apr 12 17:55:58 2018
GPGPU-Sim PTX: 117700000 instructions simulated : ctaid=(0,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1386000  inst.: 116349722 (ipc=83.9) sim_rate=92931 (inst/sec) elapsed = 0:0:20:52 / Thu Apr 12 17:55:59 2018
GPGPU-Sim PTX: 117800000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1387500  inst.: 116479639 (ipc=83.9) sim_rate=92960 (inst/sec) elapsed = 0:0:20:53 / Thu Apr 12 17:56:00 2018
GPGPU-Sim PTX: 117900000 instructions simulated : ctaid=(0,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1388500  inst.: 116554472 (ipc=83.9) sim_rate=92946 (inst/sec) elapsed = 0:0:20:54 / Thu Apr 12 17:56:01 2018
GPGPU-Sim PTX: 118000000 instructions simulated : ctaid=(8,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1390000  inst.: 116666948 (ipc=83.9) sim_rate=92961 (inst/sec) elapsed = 0:0:20:55 / Thu Apr 12 17:56:02 2018
GPGPU-Sim PTX: 118100000 instructions simulated : ctaid=(2,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1391000  inst.: 116746382 (ipc=83.9) sim_rate=92950 (inst/sec) elapsed = 0:0:20:56 / Thu Apr 12 17:56:03 2018
GPGPU-Sim PTX: 118200000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1392500  inst.: 116866322 (ipc=83.9) sim_rate=92972 (inst/sec) elapsed = 0:0:20:57 / Thu Apr 12 17:56:04 2018
GPGPU-Sim PTX: 118300000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1393500  inst.: 116956478 (ipc=83.9) sim_rate=92970 (inst/sec) elapsed = 0:0:20:58 / Thu Apr 12 17:56:05 2018
GPGPU-Sim PTX: 118400000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1394500  inst.: 117033847 (ipc=83.9) sim_rate=92957 (inst/sec) elapsed = 0:0:20:59 / Thu Apr 12 17:56:06 2018
GPGPU-Sim PTX: 118500000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1396000  inst.: 117150462 (ipc=83.9) sim_rate=92976 (inst/sec) elapsed = 0:0:21:00 / Thu Apr 12 17:56:07 2018
GPGPU-Sim PTX: 118600000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1397000  inst.: 117225530 (ipc=83.9) sim_rate=92962 (inst/sec) elapsed = 0:0:21:01 / Thu Apr 12 17:56:08 2018
GPGPU-Sim PTX: 118700000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1398500  inst.: 117359927 (ipc=83.9) sim_rate=92995 (inst/sec) elapsed = 0:0:21:02 / Thu Apr 12 17:56:09 2018
GPGPU-Sim PTX: 118800000 instructions simulated : ctaid=(7,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1399500  inst.: 117439920 (ipc=83.9) sim_rate=92984 (inst/sec) elapsed = 0:0:21:03 / Thu Apr 12 17:56:10 2018
GPGPU-Sim PTX: 118900000 instructions simulated : ctaid=(3,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1401000  inst.: 117558890 (ipc=83.9) sim_rate=93005 (inst/sec) elapsed = 0:0:21:04 / Thu Apr 12 17:56:11 2018
GPGPU-Sim PTX: 119000000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1402000  inst.: 117638873 (ipc=83.9) sim_rate=92995 (inst/sec) elapsed = 0:0:21:05 / Thu Apr 12 17:56:12 2018
GPGPU-Sim PTX: 119100000 instructions simulated : ctaid=(0,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1403000  inst.: 117717859 (ipc=83.9) sim_rate=92984 (inst/sec) elapsed = 0:0:21:06 / Thu Apr 12 17:56:13 2018
GPGPU-Sim PTX: 119200000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1404500  inst.: 117844403 (ipc=83.9) sim_rate=93010 (inst/sec) elapsed = 0:0:21:07 / Thu Apr 12 17:56:14 2018
GPGPU-Sim PTX: 119300000 instructions simulated : ctaid=(8,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1405500  inst.: 117939244 (ipc=83.9) sim_rate=93012 (inst/sec) elapsed = 0:0:21:08 / Thu Apr 12 17:56:15 2018
GPGPU-Sim PTX: 119400000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 119500000 instructions simulated : ctaid=(1,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1407000  inst.: 118056106 (ipc=83.9) sim_rate=93030 (inst/sec) elapsed = 0:0:21:09 / Thu Apr 12 17:56:16 2018
GPGPU-Sim uArch: cycles simulated: 1408000  inst.: 118131968 (ipc=83.9) sim_rate=93017 (inst/sec) elapsed = 0:0:21:10 / Thu Apr 12 17:56:17 2018
GPGPU-Sim PTX: 119600000 instructions simulated : ctaid=(4,2,0) tid=(5,4,0)
GPGPU-Sim PTX: 119700000 instructions simulated : ctaid=(0,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1409500  inst.: 118247636 (ipc=83.9) sim_rate=93035 (inst/sec) elapsed = 0:0:21:11 / Thu Apr 12 17:56:18 2018
GPGPU-Sim uArch: cycles simulated: 1410500  inst.: 118324899 (ipc=83.9) sim_rate=93022 (inst/sec) elapsed = 0:0:21:12 / Thu Apr 12 17:56:19 2018
GPGPU-Sim PTX: 119800000 instructions simulated : ctaid=(1,0,0) tid=(1,2,0)
GPGPU-Sim PTX: 119900000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1412000  inst.: 118448148 (ipc=83.9) sim_rate=93046 (inst/sec) elapsed = 0:0:21:13 / Thu Apr 12 17:56:20 2018
GPGPU-Sim uArch: cycles simulated: 1413000  inst.: 118531720 (ipc=83.9) sim_rate=93039 (inst/sec) elapsed = 0:0:21:14 / Thu Apr 12 17:56:21 2018
GPGPU-Sim PTX: 120000000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1414000  inst.: 118607406 (ipc=83.9) sim_rate=93025 (inst/sec) elapsed = 0:0:21:15 / Thu Apr 12 17:56:22 2018
GPGPU-Sim PTX: 120100000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1415500  inst.: 118732413 (ipc=83.9) sim_rate=93050 (inst/sec) elapsed = 0:0:21:16 / Thu Apr 12 17:56:23 2018
GPGPU-Sim PTX: 120200000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1416500  inst.: 118812074 (ipc=83.9) sim_rate=93039 (inst/sec) elapsed = 0:0:21:17 / Thu Apr 12 17:56:24 2018
GPGPU-Sim PTX: 120300000 instructions simulated : ctaid=(6,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1417500  inst.: 118886868 (ipc=83.9) sim_rate=93025 (inst/sec) elapsed = 0:0:21:18 / Thu Apr 12 17:56:25 2018
GPGPU-Sim PTX: 120400000 instructions simulated : ctaid=(7,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1419000  inst.: 119000228 (ipc=83.9) sim_rate=93041 (inst/sec) elapsed = 0:0:21:19 / Thu Apr 12 17:56:26 2018
GPGPU-Sim PTX: 120500000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1420000  inst.: 119075546 (ipc=83.9) sim_rate=93027 (inst/sec) elapsed = 0:0:21:20 / Thu Apr 12 17:56:27 2018
GPGPU-Sim PTX: 120600000 instructions simulated : ctaid=(3,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1421500  inst.: 119187159 (ipc=83.8) sim_rate=93042 (inst/sec) elapsed = 0:0:21:21 / Thu Apr 12 17:56:28 2018
GPGPU-Sim PTX: 120700000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1423000  inst.: 119297058 (ipc=83.8) sim_rate=93055 (inst/sec) elapsed = 0:0:21:22 / Thu Apr 12 17:56:29 2018
GPGPU-Sim PTX: 120800000 instructions simulated : ctaid=(7,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1424500  inst.: 119411049 (ipc=83.8) sim_rate=93071 (inst/sec) elapsed = 0:0:21:23 / Thu Apr 12 17:56:30 2018
GPGPU-Sim PTX: 120900000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 121000000 instructions simulated : ctaid=(3,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1426000  inst.: 119520362 (ipc=83.8) sim_rate=93084 (inst/sec) elapsed = 0:0:21:24 / Thu Apr 12 17:56:31 2018
GPGPU-Sim PTX: 121100000 instructions simulated : ctaid=(5,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1427500  inst.: 119630730 (ipc=83.8) sim_rate=93097 (inst/sec) elapsed = 0:0:21:25 / Thu Apr 12 17:56:32 2018
GPGPU-Sim uArch: cycles simulated: 1428500  inst.: 119707030 (ipc=83.8) sim_rate=93084 (inst/sec) elapsed = 0:0:21:26 / Thu Apr 12 17:56:33 2018
GPGPU-Sim PTX: 121200000 instructions simulated : ctaid=(3,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 121300000 instructions simulated : ctaid=(0,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1430000  inst.: 119816561 (ipc=83.8) sim_rate=93097 (inst/sec) elapsed = 0:0:21:27 / Thu Apr 12 17:56:34 2018
GPGPU-Sim PTX: 121400000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1431500  inst.: 119934173 (ipc=83.8) sim_rate=93116 (inst/sec) elapsed = 0:0:21:28 / Thu Apr 12 17:56:35 2018
GPGPU-Sim PTX: 121500000 instructions simulated : ctaid=(0,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1432500  inst.: 120014078 (ipc=83.8) sim_rate=93106 (inst/sec) elapsed = 0:0:21:29 / Thu Apr 12 17:56:36 2018
GPGPU-Sim PTX: 121600000 instructions simulated : ctaid=(7,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1434000  inst.: 120120783 (ipc=83.8) sim_rate=93116 (inst/sec) elapsed = 0:0:21:30 / Thu Apr 12 17:56:37 2018
GPGPU-Sim uArch: cycles simulated: 1435000  inst.: 120189284 (ipc=83.8) sim_rate=93097 (inst/sec) elapsed = 0:0:21:31 / Thu Apr 12 17:56:38 2018
GPGPU-Sim PTX: 121700000 instructions simulated : ctaid=(2,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 121800000 instructions simulated : ctaid=(3,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1436500  inst.: 120305271 (ipc=83.7) sim_rate=93115 (inst/sec) elapsed = 0:0:21:32 / Thu Apr 12 17:56:39 2018
GPGPU-Sim uArch: cycles simulated: 1437500  inst.: 120392149 (ipc=83.8) sim_rate=93110 (inst/sec) elapsed = 0:0:21:33 / Thu Apr 12 17:56:40 2018
GPGPU-Sim PTX: 121900000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim PTX: 122000000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1439000  inst.: 120513869 (ipc=83.7) sim_rate=93132 (inst/sec) elapsed = 0:0:21:34 / Thu Apr 12 17:56:41 2018
GPGPU-Sim PTX: 122100000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1440500  inst.: 120644581 (ipc=83.8) sim_rate=93161 (inst/sec) elapsed = 0:0:21:35 / Thu Apr 12 17:56:42 2018
GPGPU-Sim PTX: 122200000 instructions simulated : ctaid=(0,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1442000  inst.: 120759405 (ipc=83.7) sim_rate=93178 (inst/sec) elapsed = 0:0:21:36 / Thu Apr 12 17:56:43 2018
GPGPU-Sim PTX: 122300000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1443000  inst.: 120838852 (ipc=83.7) sim_rate=93167 (inst/sec) elapsed = 0:0:21:37 / Thu Apr 12 17:56:44 2018
GPGPU-Sim PTX: 122400000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1444500  inst.: 120955587 (ipc=83.7) sim_rate=93186 (inst/sec) elapsed = 0:0:21:38 / Thu Apr 12 17:56:45 2018
GPGPU-Sim PTX: 122500000 instructions simulated : ctaid=(8,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1445500  inst.: 121040142 (ipc=83.7) sim_rate=93179 (inst/sec) elapsed = 0:0:21:39 / Thu Apr 12 17:56:46 2018
GPGPU-Sim PTX: 122600000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1447000  inst.: 121156401 (ipc=83.7) sim_rate=93197 (inst/sec) elapsed = 0:0:21:40 / Thu Apr 12 17:56:47 2018
GPGPU-Sim PTX: 122700000 instructions simulated : ctaid=(1,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1448500  inst.: 121271038 (ipc=83.7) sim_rate=93213 (inst/sec) elapsed = 0:0:21:41 / Thu Apr 12 17:56:48 2018
GPGPU-Sim PTX: 122800000 instructions simulated : ctaid=(0,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1449500  inst.: 121350712 (ipc=83.7) sim_rate=93203 (inst/sec) elapsed = 0:0:21:42 / Thu Apr 12 17:56:49 2018
GPGPU-Sim PTX: 122900000 instructions simulated : ctaid=(3,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1450500  inst.: 121433629 (ipc=83.7) sim_rate=93195 (inst/sec) elapsed = 0:0:21:43 / Thu Apr 12 17:56:50 2018
GPGPU-Sim PTX: 123000000 instructions simulated : ctaid=(7,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1452000  inst.: 121551225 (ipc=83.7) sim_rate=93214 (inst/sec) elapsed = 0:0:21:44 / Thu Apr 12 17:56:51 2018
GPGPU-Sim PTX: 123100000 instructions simulated : ctaid=(7,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1453000  inst.: 121633908 (ipc=83.7) sim_rate=93206 (inst/sec) elapsed = 0:0:21:45 / Thu Apr 12 17:56:52 2018
GPGPU-Sim PTX: 123200000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1454000  inst.: 121727768 (ipc=83.7) sim_rate=93206 (inst/sec) elapsed = 0:0:21:46 / Thu Apr 12 17:56:53 2018
GPGPU-Sim PTX: 123300000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1455500  inst.: 121854637 (ipc=83.7) sim_rate=93232 (inst/sec) elapsed = 0:0:21:47 / Thu Apr 12 17:56:54 2018
GPGPU-Sim PTX: 123400000 instructions simulated : ctaid=(8,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1456500  inst.: 121947413 (ipc=83.7) sim_rate=93231 (inst/sec) elapsed = 0:0:21:48 / Thu Apr 12 17:56:55 2018
GPGPU-Sim PTX: 123500000 instructions simulated : ctaid=(4,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1457500  inst.: 122027377 (ipc=83.7) sim_rate=93221 (inst/sec) elapsed = 0:0:21:49 / Thu Apr 12 17:56:56 2018
GPGPU-Sim PTX: 123600000 instructions simulated : ctaid=(7,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1458500  inst.: 122110083 (ipc=83.7) sim_rate=93213 (inst/sec) elapsed = 0:0:21:50 / Thu Apr 12 17:56:57 2018
GPGPU-Sim PTX: 123700000 instructions simulated : ctaid=(5,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1460000  inst.: 122236771 (ipc=83.7) sim_rate=93239 (inst/sec) elapsed = 0:0:21:51 / Thu Apr 12 17:56:58 2018
GPGPU-Sim PTX: 123800000 instructions simulated : ctaid=(5,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1461000  inst.: 122326253 (ipc=83.7) sim_rate=93236 (inst/sec) elapsed = 0:0:21:52 / Thu Apr 12 17:56:59 2018
GPGPU-Sim PTX: 123900000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1462000  inst.: 122413384 (ipc=83.7) sim_rate=93231 (inst/sec) elapsed = 0:0:21:53 / Thu Apr 12 17:57:00 2018
GPGPU-Sim PTX: 124000000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1463000  inst.: 122491099 (ipc=83.7) sim_rate=93220 (inst/sec) elapsed = 0:0:21:54 / Thu Apr 12 17:57:01 2018
GPGPU-Sim PTX: 124100000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1464000  inst.: 122580723 (ipc=83.7) sim_rate=93217 (inst/sec) elapsed = 0:0:21:55 / Thu Apr 12 17:57:02 2018
GPGPU-Sim PTX: 124200000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1465500  inst.: 122701308 (ipc=83.7) sim_rate=93238 (inst/sec) elapsed = 0:0:21:56 / Thu Apr 12 17:57:03 2018
GPGPU-Sim PTX: 124300000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1466500  inst.: 122786383 (ipc=83.7) sim_rate=93231 (inst/sec) elapsed = 0:0:21:57 / Thu Apr 12 17:57:04 2018
GPGPU-Sim PTX: 124400000 instructions simulated : ctaid=(1,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1467500  inst.: 122875346 (ipc=83.7) sim_rate=93228 (inst/sec) elapsed = 0:0:21:58 / Thu Apr 12 17:57:05 2018
GPGPU-Sim PTX: 124500000 instructions simulated : ctaid=(0,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1468500  inst.: 122974218 (ipc=83.7) sim_rate=93232 (inst/sec) elapsed = 0:0:21:59 / Thu Apr 12 17:57:06 2018
GPGPU-Sim PTX: 124600000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1470000  inst.: 123104702 (ipc=83.7) sim_rate=93261 (inst/sec) elapsed = 0:0:22:00 / Thu Apr 12 17:57:07 2018
GPGPU-Sim PTX: 124700000 instructions simulated : ctaid=(5,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1471500  inst.: 123219660 (ipc=83.7) sim_rate=93277 (inst/sec) elapsed = 0:0:22:01 / Thu Apr 12 17:57:08 2018
GPGPU-Sim PTX: 124800000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1472500  inst.: 123303920 (ipc=83.7) sim_rate=93270 (inst/sec) elapsed = 0:0:22:02 / Thu Apr 12 17:57:09 2018
GPGPU-Sim PTX: 124900000 instructions simulated : ctaid=(4,6,0) tid=(6,0,0)
GPGPU-Sim PTX: 125000000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1474000  inst.: 123433039 (ipc=83.7) sim_rate=93297 (inst/sec) elapsed = 0:0:22:03 / Thu Apr 12 17:57:10 2018
GPGPU-Sim uArch: cycles simulated: 1475000  inst.: 123515599 (ipc=83.7) sim_rate=93289 (inst/sec) elapsed = 0:0:22:04 / Thu Apr 12 17:57:11 2018
GPGPU-Sim PTX: 125100000 instructions simulated : ctaid=(3,2,0) tid=(1,6,0)
GPGPU-Sim PTX: 125200000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1476500  inst.: 123637019 (ipc=83.7) sim_rate=93310 (inst/sec) elapsed = 0:0:22:05 / Thu Apr 12 17:57:12 2018
GPGPU-Sim PTX: 125300000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1477500  inst.: 123729612 (ipc=83.7) sim_rate=93310 (inst/sec) elapsed = 0:0:22:06 / Thu Apr 12 17:57:13 2018
GPGPU-Sim uArch: cycles simulated: 1478500  inst.: 123809001 (ipc=83.7) sim_rate=93299 (inst/sec) elapsed = 0:0:22:07 / Thu Apr 12 17:57:14 2018
GPGPU-Sim PTX: 125400000 instructions simulated : ctaid=(6,4,0) tid=(6,4,0)
GPGPU-Sim PTX: 125500000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1480000  inst.: 123938046 (ipc=83.7) sim_rate=93326 (inst/sec) elapsed = 0:0:22:08 / Thu Apr 12 17:57:15 2018
GPGPU-Sim PTX: 125600000 instructions simulated : ctaid=(4,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1481000  inst.: 124022592 (ipc=83.7) sim_rate=93320 (inst/sec) elapsed = 0:0:22:09 / Thu Apr 12 17:57:16 2018
GPGPU-Sim uArch: cycles simulated: 1482000  inst.: 124106216 (ipc=83.7) sim_rate=93312 (inst/sec) elapsed = 0:0:22:10 / Thu Apr 12 17:57:17 2018
GPGPU-Sim PTX: 125700000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 125800000 instructions simulated : ctaid=(4,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1483500  inst.: 124236716 (ipc=83.7) sim_rate=93340 (inst/sec) elapsed = 0:0:22:11 / Thu Apr 12 17:57:18 2018
GPGPU-Sim PTX: 125900000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1484500  inst.: 124317968 (ipc=83.7) sim_rate=93331 (inst/sec) elapsed = 0:0:22:12 / Thu Apr 12 17:57:19 2018
GPGPU-Sim PTX: 126000000 instructions simulated : ctaid=(1,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1486000  inst.: 124443242 (ipc=83.7) sim_rate=93355 (inst/sec) elapsed = 0:0:22:13 / Thu Apr 12 17:57:20 2018
GPGPU-Sim PTX: 126100000 instructions simulated : ctaid=(4,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1487000  inst.: 124523619 (ipc=83.7) sim_rate=93346 (inst/sec) elapsed = 0:0:22:14 / Thu Apr 12 17:57:21 2018
GPGPU-Sim PTX: 126200000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1488000  inst.: 124606341 (ipc=83.7) sim_rate=93338 (inst/sec) elapsed = 0:0:22:15 / Thu Apr 12 17:57:22 2018
GPGPU-Sim PTX: 126300000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1489500  inst.: 124718654 (ipc=83.7) sim_rate=93352 (inst/sec) elapsed = 0:0:22:16 / Thu Apr 12 17:57:23 2018
GPGPU-Sim PTX: 126400000 instructions simulated : ctaid=(4,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1490500  inst.: 124809029 (ipc=83.7) sim_rate=93350 (inst/sec) elapsed = 0:0:22:17 / Thu Apr 12 17:57:24 2018
GPGPU-Sim PTX: 126500000 instructions simulated : ctaid=(6,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1492000  inst.: 124929846 (ipc=83.7) sim_rate=93370 (inst/sec) elapsed = 0:0:22:18 / Thu Apr 12 17:57:25 2018
GPGPU-Sim PTX: 126600000 instructions simulated : ctaid=(5,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1493000  inst.: 125020696 (ipc=83.7) sim_rate=93368 (inst/sec) elapsed = 0:0:22:19 / Thu Apr 12 17:57:26 2018
GPGPU-Sim PTX: 126700000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1494000  inst.: 125100357 (ipc=83.7) sim_rate=93358 (inst/sec) elapsed = 0:0:22:20 / Thu Apr 12 17:57:27 2018
GPGPU-Sim PTX: 126800000 instructions simulated : ctaid=(3,6,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1495500  inst.: 125224112 (ipc=83.7) sim_rate=93381 (inst/sec) elapsed = 0:0:22:21 / Thu Apr 12 17:57:28 2018
GPGPU-Sim PTX: 126900000 instructions simulated : ctaid=(8,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1496500  inst.: 125306527 (ipc=83.7) sim_rate=93372 (inst/sec) elapsed = 0:0:22:22 / Thu Apr 12 17:57:29 2018
GPGPU-Sim PTX: 127000000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1498000  inst.: 125434004 (ipc=83.7) sim_rate=93398 (inst/sec) elapsed = 0:0:22:23 / Thu Apr 12 17:57:30 2018
GPGPU-Sim PTX: 127100000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1499000  inst.: 125512036 (ipc=83.7) sim_rate=93386 (inst/sec) elapsed = 0:0:22:24 / Thu Apr 12 17:57:31 2018
GPGPU-Sim PTX: 127200000 instructions simulated : ctaid=(4,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1500500  inst.: 125638976 (ipc=83.7) sim_rate=93411 (inst/sec) elapsed = 0:0:22:25 / Thu Apr 12 17:57:32 2018
GPGPU-Sim PTX: 127300000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1501500  inst.: 125729266 (ipc=83.7) sim_rate=93409 (inst/sec) elapsed = 0:0:22:26 / Thu Apr 12 17:57:33 2018
GPGPU-Sim PTX: 127400000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1503000  inst.: 125862371 (ipc=83.7) sim_rate=93439 (inst/sec) elapsed = 0:0:22:27 / Thu Apr 12 17:57:34 2018
GPGPU-Sim PTX: 127500000 instructions simulated : ctaid=(4,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1504000  inst.: 125945198 (ipc=83.7) sim_rate=93431 (inst/sec) elapsed = 0:0:22:28 / Thu Apr 12 17:57:35 2018
GPGPU-Sim PTX: 127600000 instructions simulated : ctaid=(1,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1505000  inst.: 126037464 (ipc=83.7) sim_rate=93430 (inst/sec) elapsed = 0:0:22:29 / Thu Apr 12 17:57:36 2018
GPGPU-Sim PTX: 127700000 instructions simulated : ctaid=(0,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1506500  inst.: 126154409 (ipc=83.7) sim_rate=93447 (inst/sec) elapsed = 0:0:22:30 / Thu Apr 12 17:57:37 2018
GPGPU-Sim PTX: 127800000 instructions simulated : ctaid=(2,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1507500  inst.: 126242943 (ipc=83.7) sim_rate=93444 (inst/sec) elapsed = 0:0:22:31 / Thu Apr 12 17:57:38 2018
GPGPU-Sim PTX: 127900000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim PTX: 128000000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1509000  inst.: 126372758 (ipc=83.7) sim_rate=93470 (inst/sec) elapsed = 0:0:22:32 / Thu Apr 12 17:57:39 2018
GPGPU-Sim PTX: 128100000 instructions simulated : ctaid=(6,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1510000  inst.: 126463313 (ipc=83.8) sim_rate=93468 (inst/sec) elapsed = 0:0:22:33 / Thu Apr 12 17:57:40 2018
GPGPU-Sim uArch: cycles simulated: 1511000  inst.: 126541820 (ipc=83.7) sim_rate=93457 (inst/sec) elapsed = 0:0:22:34 / Thu Apr 12 17:57:41 2018
GPGPU-Sim PTX: 128200000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 128300000 instructions simulated : ctaid=(1,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1512500  inst.: 126665729 (ipc=83.7) sim_rate=93480 (inst/sec) elapsed = 0:0:22:35 / Thu Apr 12 17:57:42 2018
GPGPU-Sim PTX: 128400000 instructions simulated : ctaid=(0,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1514000  inst.: 126774837 (ipc=83.7) sim_rate=93491 (inst/sec) elapsed = 0:0:22:36 / Thu Apr 12 17:57:43 2018
GPGPU-Sim PTX: 128500000 instructions simulated : ctaid=(3,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1515000  inst.: 126853945 (ipc=83.7) sim_rate=93481 (inst/sec) elapsed = 0:0:22:37 / Thu Apr 12 17:57:44 2018
GPGPU-Sim PTX: 128600000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1516500  inst.: 126983510 (ipc=83.7) sim_rate=93507 (inst/sec) elapsed = 0:0:22:38 / Thu Apr 12 17:57:45 2018
GPGPU-Sim PTX: 128700000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1517500  inst.: 127073891 (ipc=83.7) sim_rate=93505 (inst/sec) elapsed = 0:0:22:39 / Thu Apr 12 17:57:46 2018
GPGPU-Sim PTX: 128800000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1518500  inst.: 127161045 (ipc=83.7) sim_rate=93500 (inst/sec) elapsed = 0:0:22:40 / Thu Apr 12 17:57:47 2018
GPGPU-Sim PTX: 128900000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1519500  inst.: 127244132 (ipc=83.7) sim_rate=93493 (inst/sec) elapsed = 0:0:22:41 / Thu Apr 12 17:57:48 2018
GPGPU-Sim PTX: 129000000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1521000  inst.: 127370832 (ipc=83.7) sim_rate=93517 (inst/sec) elapsed = 0:0:22:42 / Thu Apr 12 17:57:49 2018
GPGPU-Sim PTX: 129100000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1522000  inst.: 127452936 (ipc=83.7) sim_rate=93509 (inst/sec) elapsed = 0:0:22:43 / Thu Apr 12 17:57:50 2018
GPGPU-Sim PTX: 129200000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1523000  inst.: 127543803 (ipc=83.7) sim_rate=93507 (inst/sec) elapsed = 0:0:22:44 / Thu Apr 12 17:57:51 2018
GPGPU-Sim PTX: 129300000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 1524000  inst.: 127641704 (ipc=83.8) sim_rate=93510 (inst/sec) elapsed = 0:0:22:45 / Thu Apr 12 17:57:52 2018
GPGPU-Sim uArch: cycles simulated: 1525000  inst.: 127719501 (ipc=83.8) sim_rate=93498 (inst/sec) elapsed = 0:0:22:46 / Thu Apr 12 17:57:53 2018
GPGPU-Sim PTX: 129400000 instructions simulated : ctaid=(3,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1526000  inst.: 127813142 (ipc=83.8) sim_rate=93499 (inst/sec) elapsed = 0:0:22:47 / Thu Apr 12 17:57:54 2018
GPGPU-Sim PTX: 129500000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 129600000 instructions simulated : ctaid=(0,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1527500  inst.: 127922228 (ipc=83.7) sim_rate=93510 (inst/sec) elapsed = 0:0:22:48 / Thu Apr 12 17:57:55 2018
GPGPU-Sim uArch: cycles simulated: 1528500  inst.: 128006900 (ipc=83.7) sim_rate=93503 (inst/sec) elapsed = 0:0:22:49 / Thu Apr 12 17:57:56 2018
GPGPU-Sim PTX: 129700000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim PTX: 129800000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1530000  inst.: 128130742 (ipc=83.7) sim_rate=93526 (inst/sec) elapsed = 0:0:22:50 / Thu Apr 12 17:57:57 2018
GPGPU-Sim PTX: 129900000 instructions simulated : ctaid=(5,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1531000  inst.: 128229551 (ipc=83.8) sim_rate=93529 (inst/sec) elapsed = 0:0:22:51 / Thu Apr 12 17:57:58 2018
GPGPU-Sim PTX: 130000000 instructions simulated : ctaid=(7,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1532000  inst.: 128324378 (ipc=83.8) sim_rate=93530 (inst/sec) elapsed = 0:0:22:52 / Thu Apr 12 17:57:59 2018
GPGPU-Sim PTX: 130100000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1533500  inst.: 128454831 (ipc=83.8) sim_rate=93557 (inst/sec) elapsed = 0:0:22:53 / Thu Apr 12 17:58:00 2018
GPGPU-Sim PTX: 130200000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1535000  inst.: 128578570 (ipc=83.8) sim_rate=93579 (inst/sec) elapsed = 0:0:22:54 / Thu Apr 12 17:58:01 2018
GPGPU-Sim PTX: 130300000 instructions simulated : ctaid=(8,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1536000  inst.: 128666107 (ipc=83.8) sim_rate=93575 (inst/sec) elapsed = 0:0:22:55 / Thu Apr 12 17:58:02 2018
GPGPU-Sim PTX: 130400000 instructions simulated : ctaid=(5,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1537000  inst.: 128740094 (ipc=83.8) sim_rate=93561 (inst/sec) elapsed = 0:0:22:56 / Thu Apr 12 17:58:03 2018
GPGPU-Sim PTX: 130500000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1538500  inst.: 128868496 (ipc=83.8) sim_rate=93586 (inst/sec) elapsed = 0:0:22:57 / Thu Apr 12 17:58:04 2018
GPGPU-Sim PTX: 130600000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1539500  inst.: 128973202 (ipc=83.8) sim_rate=93594 (inst/sec) elapsed = 0:0:22:58 / Thu Apr 12 17:58:05 2018
GPGPU-Sim PTX: 130700000 instructions simulated : ctaid=(3,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1540500  inst.: 129055095 (ipc=83.8) sim_rate=93586 (inst/sec) elapsed = 0:0:22:59 / Thu Apr 12 17:58:06 2018
GPGPU-Sim PTX: 130800000 instructions simulated : ctaid=(7,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1541500  inst.: 129148311 (ipc=83.8) sim_rate=93585 (inst/sec) elapsed = 0:0:23:00 / Thu Apr 12 17:58:07 2018
GPGPU-Sim PTX: 130900000 instructions simulated : ctaid=(4,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1542500  inst.: 129236182 (ipc=83.8) sim_rate=93581 (inst/sec) elapsed = 0:0:23:01 / Thu Apr 12 17:58:08 2018
GPGPU-Sim PTX: 131000000 instructions simulated : ctaid=(5,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1544000  inst.: 129356175 (ipc=83.8) sim_rate=93600 (inst/sec) elapsed = 0:0:23:02 / Thu Apr 12 17:58:09 2018
GPGPU-Sim PTX: 131100000 instructions simulated : ctaid=(5,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1545000  inst.: 129449536 (ipc=83.8) sim_rate=93600 (inst/sec) elapsed = 0:0:23:03 / Thu Apr 12 17:58:10 2018
GPGPU-Sim PTX: 131200000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1546000  inst.: 129537747 (ipc=83.8) sim_rate=93596 (inst/sec) elapsed = 0:0:23:04 / Thu Apr 12 17:58:11 2018
GPGPU-Sim PTX: 131300000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1547000  inst.: 129621584 (ipc=83.8) sim_rate=93589 (inst/sec) elapsed = 0:0:23:05 / Thu Apr 12 17:58:12 2018
GPGPU-Sim PTX: 131400000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1548500  inst.: 129732962 (ipc=83.8) sim_rate=93602 (inst/sec) elapsed = 0:0:23:06 / Thu Apr 12 17:58:13 2018
GPGPU-Sim PTX: 131500000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1549500  inst.: 129815883 (ipc=83.8) sim_rate=93594 (inst/sec) elapsed = 0:0:23:07 / Thu Apr 12 17:58:14 2018
GPGPU-Sim PTX: 131600000 instructions simulated : ctaid=(3,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1551000  inst.: 129944274 (ipc=83.8) sim_rate=93619 (inst/sec) elapsed = 0:0:23:08 / Thu Apr 12 17:58:15 2018
GPGPU-Sim PTX: 131700000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1552000  inst.: 130040277 (ipc=83.8) sim_rate=93621 (inst/sec) elapsed = 0:0:23:09 / Thu Apr 12 17:58:16 2018
GPGPU-Sim PTX: 131800000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1553000  inst.: 130131375 (ipc=83.8) sim_rate=93619 (inst/sec) elapsed = 0:0:23:10 / Thu Apr 12 17:58:17 2018
GPGPU-Sim PTX: 131900000 instructions simulated : ctaid=(4,1,0) tid=(4,5,0)
GPGPU-Sim PTX: 132000000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1554500  inst.: 130264923 (ipc=83.8) sim_rate=93648 (inst/sec) elapsed = 0:0:23:11 / Thu Apr 12 17:58:18 2018
GPGPU-Sim uArch: cycles simulated: 1555500  inst.: 130340447 (ipc=83.8) sim_rate=93635 (inst/sec) elapsed = 0:0:23:12 / Thu Apr 12 17:58:19 2018
GPGPU-Sim PTX: 132100000 instructions simulated : ctaid=(3,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1557000  inst.: 130453571 (ipc=83.8) sim_rate=93649 (inst/sec) elapsed = 0:0:23:13 / Thu Apr 12 17:58:20 2018
GPGPU-Sim PTX: 132200000 instructions simulated : ctaid=(0,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1558000  inst.: 130554365 (ipc=83.8) sim_rate=93654 (inst/sec) elapsed = 0:0:23:14 / Thu Apr 12 17:58:21 2018
GPGPU-Sim PTX: 132300000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1559000  inst.: 130644690 (ipc=83.8) sim_rate=93652 (inst/sec) elapsed = 0:0:23:15 / Thu Apr 12 17:58:22 2018
GPGPU-Sim PTX: 132400000 instructions simulated : ctaid=(6,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1560000  inst.: 130734834 (ipc=83.8) sim_rate=93649 (inst/sec) elapsed = 0:0:23:16 / Thu Apr 12 17:58:23 2018
GPGPU-Sim PTX: 132500000 instructions simulated : ctaid=(0,5,0) tid=(3,6,0)
GPGPU-Sim PTX: 132600000 instructions simulated : ctaid=(5,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1561500  inst.: 130875554 (ipc=83.8) sim_rate=93683 (inst/sec) elapsed = 0:0:23:17 / Thu Apr 12 17:58:24 2018
GPGPU-Sim PTX: 132700000 instructions simulated : ctaid=(0,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1562500  inst.: 130967985 (ipc=83.8) sim_rate=93682 (inst/sec) elapsed = 0:0:23:18 / Thu Apr 12 17:58:25 2018
GPGPU-Sim PTX: 132800000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1563500  inst.: 131049617 (ipc=83.8) sim_rate=93673 (inst/sec) elapsed = 0:0:23:19 / Thu Apr 12 17:58:26 2018
GPGPU-Sim PTX: 132900000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1565000  inst.: 131162795 (ipc=83.8) sim_rate=93687 (inst/sec) elapsed = 0:0:23:20 / Thu Apr 12 17:58:27 2018
GPGPU-Sim uArch: cycles simulated: 1566000  inst.: 131238789 (ipc=83.8) sim_rate=93675 (inst/sec) elapsed = 0:0:23:21 / Thu Apr 12 17:58:28 2018
GPGPU-Sim PTX: 133000000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim PTX: 133100000 instructions simulated : ctaid=(3,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1567500  inst.: 131357410 (ipc=83.8) sim_rate=93692 (inst/sec) elapsed = 0:0:23:22 / Thu Apr 12 17:58:29 2018
GPGPU-Sim PTX: 133200000 instructions simulated : ctaid=(5,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1568500  inst.: 131458216 (ipc=83.8) sim_rate=93697 (inst/sec) elapsed = 0:0:23:23 / Thu Apr 12 17:58:30 2018
GPGPU-Sim PTX: 133300000 instructions simulated : ctaid=(1,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1569500  inst.: 131557236 (ipc=83.8) sim_rate=93701 (inst/sec) elapsed = 0:0:23:24 / Thu Apr 12 17:58:31 2018
GPGPU-Sim PTX: 133400000 instructions simulated : ctaid=(8,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1570500  inst.: 131655000 (ipc=83.8) sim_rate=93704 (inst/sec) elapsed = 0:0:23:25 / Thu Apr 12 17:58:32 2018
GPGPU-Sim PTX: 133500000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1571500  inst.: 131742298 (ipc=83.8) sim_rate=93700 (inst/sec) elapsed = 0:0:23:26 / Thu Apr 12 17:58:33 2018
GPGPU-Sim PTX: 133600000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1573000  inst.: 131864209 (ipc=83.8) sim_rate=93720 (inst/sec) elapsed = 0:0:23:27 / Thu Apr 12 17:58:34 2018
GPGPU-Sim PTX: 133700000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1574500  inst.: 131993603 (ipc=83.8) sim_rate=93745 (inst/sec) elapsed = 0:0:23:28 / Thu Apr 12 17:58:35 2018
GPGPU-Sim PTX: 133800000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1575500  inst.: 132089334 (ipc=83.8) sim_rate=93746 (inst/sec) elapsed = 0:0:23:29 / Thu Apr 12 17:58:36 2018
GPGPU-Sim PTX: 133900000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1576500  inst.: 132185811 (ipc=83.8) sim_rate=93748 (inst/sec) elapsed = 0:0:23:30 / Thu Apr 12 17:58:37 2018
GPGPU-Sim PTX: 134000000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1578000  inst.: 132311228 (ipc=83.8) sim_rate=93771 (inst/sec) elapsed = 0:0:23:31 / Thu Apr 12 17:58:38 2018
GPGPU-Sim PTX: 134100000 instructions simulated : ctaid=(3,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1579000  inst.: 132397778 (ipc=83.8) sim_rate=93766 (inst/sec) elapsed = 0:0:23:32 / Thu Apr 12 17:58:39 2018
GPGPU-Sim PTX: 134200000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1580000  inst.: 132486833 (ipc=83.9) sim_rate=93762 (inst/sec) elapsed = 0:0:23:33 / Thu Apr 12 17:58:40 2018
GPGPU-Sim PTX: 134300000 instructions simulated : ctaid=(1,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 134400000 instructions simulated : ctaid=(0,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1581500  inst.: 132613368 (ipc=83.9) sim_rate=93785 (inst/sec) elapsed = 0:0:23:34 / Thu Apr 12 17:58:41 2018
GPGPU-Sim PTX: 134500000 instructions simulated : ctaid=(1,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1582500  inst.: 132720461 (ipc=83.9) sim_rate=93795 (inst/sec) elapsed = 0:0:23:35 / Thu Apr 12 17:58:42 2018
GPGPU-Sim PTX: 134600000 instructions simulated : ctaid=(5,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1583500  inst.: 132806803 (ipc=83.9) sim_rate=93790 (inst/sec) elapsed = 0:0:23:36 / Thu Apr 12 17:58:43 2018
GPGPU-Sim uArch: cycles simulated: 1584500  inst.: 132882900 (ipc=83.9) sim_rate=93777 (inst/sec) elapsed = 0:0:23:37 / Thu Apr 12 17:58:44 2018
GPGPU-Sim PTX: 134700000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim PTX: 134800000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1586000  inst.: 133021372 (ipc=83.9) sim_rate=93809 (inst/sec) elapsed = 0:0:23:38 / Thu Apr 12 17:58:45 2018
GPGPU-Sim PTX: 134900000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1587000  inst.: 133106046 (ipc=83.9) sim_rate=93802 (inst/sec) elapsed = 0:0:23:39 / Thu Apr 12 17:58:46 2018
GPGPU-Sim PTX: 135000000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1588500  inst.: 133241697 (ipc=83.9) sim_rate=93832 (inst/sec) elapsed = 0:0:23:40 / Thu Apr 12 17:58:47 2018
GPGPU-Sim PTX: 135100000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1589500  inst.: 133325528 (ipc=83.9) sim_rate=93825 (inst/sec) elapsed = 0:0:23:41 / Thu Apr 12 17:58:48 2018
GPGPU-Sim PTX: 135200000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1590500  inst.: 133417912 (ipc=83.9) sim_rate=93824 (inst/sec) elapsed = 0:0:23:42 / Thu Apr 12 17:58:49 2018
GPGPU-Sim PTX: 135300000 instructions simulated : ctaid=(7,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1592000  inst.: 133552567 (ipc=83.9) sim_rate=93852 (inst/sec) elapsed = 0:0:23:43 / Thu Apr 12 17:58:50 2018
GPGPU-Sim PTX: 135400000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1593000  inst.: 133638355 (ipc=83.9) sim_rate=93847 (inst/sec) elapsed = 0:0:23:44 / Thu Apr 12 17:58:51 2018
GPGPU-Sim PTX: 135500000 instructions simulated : ctaid=(3,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1594000  inst.: 133727843 (ipc=83.9) sim_rate=93844 (inst/sec) elapsed = 0:0:23:45 / Thu Apr 12 17:58:52 2018
GPGPU-Sim PTX: 135600000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1595500  inst.: 133845048 (ipc=83.9) sim_rate=93860 (inst/sec) elapsed = 0:0:23:46 / Thu Apr 12 17:58:53 2018
GPGPU-Sim PTX: 135700000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1596500  inst.: 133927255 (ipc=83.9) sim_rate=93852 (inst/sec) elapsed = 0:0:23:47 / Thu Apr 12 17:58:54 2018
GPGPU-Sim PTX: 135800000 instructions simulated : ctaid=(0,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1597500  inst.: 134018686 (ipc=83.9) sim_rate=93850 (inst/sec) elapsed = 0:0:23:48 / Thu Apr 12 17:58:55 2018
GPGPU-Sim PTX: 135900000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1599000  inst.: 134148336 (ipc=83.9) sim_rate=93875 (inst/sec) elapsed = 0:0:23:49 / Thu Apr 12 17:58:56 2018
GPGPU-Sim PTX: 136000000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1600000  inst.: 134227301 (ipc=83.9) sim_rate=93865 (inst/sec) elapsed = 0:0:23:50 / Thu Apr 12 17:58:57 2018
GPGPU-Sim PTX: 136100000 instructions simulated : ctaid=(2,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1601500  inst.: 134347695 (ipc=83.9) sim_rate=93883 (inst/sec) elapsed = 0:0:23:51 / Thu Apr 12 17:58:58 2018
GPGPU-Sim PTX: 136200000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim PTX: 136300000 instructions simulated : ctaid=(0,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1603000  inst.: 134480720 (ipc=83.9) sim_rate=93911 (inst/sec) elapsed = 0:0:23:52 / Thu Apr 12 17:58:59 2018
GPGPU-Sim PTX: 136400000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1604000  inst.: 134576519 (ipc=83.9) sim_rate=93912 (inst/sec) elapsed = 0:0:23:53 / Thu Apr 12 17:59:00 2018
GPGPU-Sim uArch: cycles simulated: 1605000  inst.: 134655062 (ipc=83.9) sim_rate=93901 (inst/sec) elapsed = 0:0:23:54 / Thu Apr 12 17:59:01 2018
GPGPU-Sim PTX: 136500000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1606000  inst.: 134741545 (ipc=83.9) sim_rate=93896 (inst/sec) elapsed = 0:0:23:55 / Thu Apr 12 17:59:02 2018
GPGPU-Sim PTX: 136600000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim PTX: 136700000 instructions simulated : ctaid=(5,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1607500  inst.: 134872222 (ipc=83.9) sim_rate=93922 (inst/sec) elapsed = 0:0:23:56 / Thu Apr 12 17:59:03 2018
GPGPU-Sim PTX: 136800000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1608500  inst.: 134955394 (ipc=83.9) sim_rate=93914 (inst/sec) elapsed = 0:0:23:57 / Thu Apr 12 17:59:04 2018
GPGPU-Sim PTX: 136900000 instructions simulated : ctaid=(0,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1610000  inst.: 135079476 (ipc=83.9) sim_rate=93935 (inst/sec) elapsed = 0:0:23:58 / Thu Apr 12 17:59:05 2018
GPGPU-Sim PTX: 137000000 instructions simulated : ctaid=(5,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1611000  inst.: 135168336 (ipc=83.9) sim_rate=93932 (inst/sec) elapsed = 0:0:23:59 / Thu Apr 12 17:59:06 2018
GPGPU-Sim PTX: 137100000 instructions simulated : ctaid=(7,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1612500  inst.: 135295768 (ipc=83.9) sim_rate=93955 (inst/sec) elapsed = 0:0:24:00 / Thu Apr 12 17:59:07 2018
GPGPU-Sim PTX: 137200000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 1613500  inst.: 135386581 (ipc=83.9) sim_rate=93953 (inst/sec) elapsed = 0:0:24:01 / Thu Apr 12 17:59:08 2018
GPGPU-Sim PTX: 137300000 instructions simulated : ctaid=(3,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1615000  inst.: 135521920 (ipc=83.9) sim_rate=93981 (inst/sec) elapsed = 0:0:24:02 / Thu Apr 12 17:59:09 2018
GPGPU-Sim PTX: 137400000 instructions simulated : ctaid=(2,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1616000  inst.: 135619634 (ipc=83.9) sim_rate=93984 (inst/sec) elapsed = 0:0:24:03 / Thu Apr 12 17:59:10 2018
GPGPU-Sim PTX: 137500000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim PTX: 137600000 instructions simulated : ctaid=(3,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1617500  inst.: 135748816 (ipc=83.9) sim_rate=94008 (inst/sec) elapsed = 0:0:24:04 / Thu Apr 12 17:59:11 2018
GPGPU-Sim PTX: 137700000 instructions simulated : ctaid=(5,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1618500  inst.: 135834699 (ipc=83.9) sim_rate=94003 (inst/sec) elapsed = 0:0:24:05 / Thu Apr 12 17:59:12 2018
GPGPU-Sim PTX: 137800000 instructions simulated : ctaid=(2,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1620000  inst.: 135948936 (ipc=83.9) sim_rate=94017 (inst/sec) elapsed = 0:0:24:06 / Thu Apr 12 17:59:13 2018
GPGPU-Sim uArch: cycles simulated: 1621000  inst.: 136025952 (ipc=83.9) sim_rate=94005 (inst/sec) elapsed = 0:0:24:07 / Thu Apr 12 17:59:14 2018
GPGPU-Sim PTX: 137900000 instructions simulated : ctaid=(3,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 138000000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1622000  inst.: 136132594 (ipc=83.9) sim_rate=94014 (inst/sec) elapsed = 0:0:24:08 / Thu Apr 12 17:59:15 2018
GPGPU-Sim PTX: 138100000 instructions simulated : ctaid=(3,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1623500  inst.: 136265913 (ipc=83.9) sim_rate=94041 (inst/sec) elapsed = 0:0:24:09 / Thu Apr 12 17:59:16 2018
GPGPU-Sim PTX: 138200000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1624500  inst.: 136359042 (ipc=83.9) sim_rate=94040 (inst/sec) elapsed = 0:0:24:10 / Thu Apr 12 17:59:17 2018
GPGPU-Sim PTX: 138300000 instructions simulated : ctaid=(5,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1626000  inst.: 136484193 (ipc=83.9) sim_rate=94062 (inst/sec) elapsed = 0:0:24:11 / Thu Apr 12 17:59:18 2018
GPGPU-Sim PTX: 138400000 instructions simulated : ctaid=(5,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1627000  inst.: 136593465 (ipc=84.0) sim_rate=94072 (inst/sec) elapsed = 0:0:24:12 / Thu Apr 12 17:59:19 2018
GPGPU-Sim PTX: 138500000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1628000  inst.: 136690824 (ipc=84.0) sim_rate=94074 (inst/sec) elapsed = 0:0:24:13 / Thu Apr 12 17:59:20 2018
GPGPU-Sim PTX: 138600000 instructions simulated : ctaid=(7,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1629000  inst.: 136786827 (ipc=84.0) sim_rate=94076 (inst/sec) elapsed = 0:0:24:14 / Thu Apr 12 17:59:21 2018
GPGPU-Sim PTX: 138700000 instructions simulated : ctaid=(6,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1630000  inst.: 136881777 (ipc=84.0) sim_rate=94076 (inst/sec) elapsed = 0:0:24:15 / Thu Apr 12 17:59:22 2018
GPGPU-Sim PTX: 138800000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim PTX: 138900000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1631500  inst.: 137023208 (ipc=84.0) sim_rate=94109 (inst/sec) elapsed = 0:0:24:16 / Thu Apr 12 17:59:23 2018
GPGPU-Sim PTX: 139000000 instructions simulated : ctaid=(4,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1632500  inst.: 137123472 (ipc=84.0) sim_rate=94113 (inst/sec) elapsed = 0:0:24:17 / Thu Apr 12 17:59:24 2018
GPGPU-Sim PTX: 139100000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1633500  inst.: 137217685 (ipc=84.0) sim_rate=94113 (inst/sec) elapsed = 0:0:24:18 / Thu Apr 12 17:59:25 2018
GPGPU-Sim PTX: 139200000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1634500  inst.: 137307818 (ipc=84.0) sim_rate=94110 (inst/sec) elapsed = 0:0:24:19 / Thu Apr 12 17:59:26 2018
GPGPU-Sim PTX: 139300000 instructions simulated : ctaid=(0,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1636000  inst.: 137438734 (ipc=84.0) sim_rate=94136 (inst/sec) elapsed = 0:0:24:20 / Thu Apr 12 17:59:27 2018
GPGPU-Sim PTX: 139400000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1637000  inst.: 137528304 (ipc=84.0) sim_rate=94132 (inst/sec) elapsed = 0:0:24:21 / Thu Apr 12 17:59:28 2018
GPGPU-Sim PTX: 139500000 instructions simulated : ctaid=(4,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1638500  inst.: 137663846 (ipc=84.0) sim_rate=94161 (inst/sec) elapsed = 0:0:24:22 / Thu Apr 12 17:59:29 2018
GPGPU-Sim PTX: 139600000 instructions simulated : ctaid=(5,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1639500  inst.: 137750698 (ipc=84.0) sim_rate=94156 (inst/sec) elapsed = 0:0:24:23 / Thu Apr 12 17:59:30 2018
GPGPU-Sim PTX: 139700000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1640500  inst.: 137839559 (ipc=84.0) sim_rate=94152 (inst/sec) elapsed = 0:0:24:24 / Thu Apr 12 17:59:31 2018
GPGPU-Sim PTX: 139800000 instructions simulated : ctaid=(1,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1641500  inst.: 137931040 (ipc=84.0) sim_rate=94150 (inst/sec) elapsed = 0:0:24:25 / Thu Apr 12 17:59:32 2018
GPGPU-Sim PTX: 139900000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1642500  inst.: 138020099 (ipc=84.0) sim_rate=94147 (inst/sec) elapsed = 0:0:24:26 / Thu Apr 12 17:59:33 2018
GPGPU-Sim PTX: 140000000 instructions simulated : ctaid=(4,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1643500  inst.: 138108039 (ipc=84.0) sim_rate=94143 (inst/sec) elapsed = 0:0:24:27 / Thu Apr 12 17:59:34 2018
GPGPU-Sim PTX: 140100000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1645000  inst.: 138248229 (ipc=84.0) sim_rate=94174 (inst/sec) elapsed = 0:0:24:28 / Thu Apr 12 17:59:35 2018
GPGPU-Sim PTX: 140200000 instructions simulated : ctaid=(1,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1646000  inst.: 138339352 (ipc=84.0) sim_rate=94172 (inst/sec) elapsed = 0:0:24:29 / Thu Apr 12 17:59:36 2018
GPGPU-Sim PTX: 140300000 instructions simulated : ctaid=(0,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1647000  inst.: 138438565 (ipc=84.1) sim_rate=94175 (inst/sec) elapsed = 0:0:24:30 / Thu Apr 12 17:59:37 2018
GPGPU-Sim PTX: 140400000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1648000  inst.: 138529815 (ipc=84.1) sim_rate=94173 (inst/sec) elapsed = 0:0:24:31 / Thu Apr 12 17:59:38 2018
GPGPU-Sim PTX: 140500000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1649000  inst.: 138616657 (ipc=84.1) sim_rate=94168 (inst/sec) elapsed = 0:0:24:32 / Thu Apr 12 17:59:39 2018
GPGPU-Sim PTX: 140600000 instructions simulated : ctaid=(3,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1650000  inst.: 138711660 (ipc=84.1) sim_rate=94169 (inst/sec) elapsed = 0:0:24:33 / Thu Apr 12 17:59:40 2018
GPGPU-Sim PTX: 140700000 instructions simulated : ctaid=(2,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1651500  inst.: 138833472 (ipc=84.1) sim_rate=94188 (inst/sec) elapsed = 0:0:24:34 / Thu Apr 12 17:59:41 2018
GPGPU-Sim PTX: 140800000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1652500  inst.: 138932435 (ipc=84.1) sim_rate=94191 (inst/sec) elapsed = 0:0:24:35 / Thu Apr 12 17:59:42 2018
GPGPU-Sim PTX: 140900000 instructions simulated : ctaid=(0,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1653500  inst.: 139020265 (ipc=84.1) sim_rate=94187 (inst/sec) elapsed = 0:0:24:36 / Thu Apr 12 17:59:43 2018
GPGPU-Sim PTX: 141000000 instructions simulated : ctaid=(4,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1655000  inst.: 139144082 (ipc=84.1) sim_rate=94207 (inst/sec) elapsed = 0:0:24:37 / Thu Apr 12 17:59:44 2018
GPGPU-Sim PTX: 141100000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1656000  inst.: 139236542 (ipc=84.1) sim_rate=94206 (inst/sec) elapsed = 0:0:24:38 / Thu Apr 12 17:59:45 2018
GPGPU-Sim PTX: 141200000 instructions simulated : ctaid=(7,4,0) tid=(0,1,0)
GPGPU-Sim PTX: 141300000 instructions simulated : ctaid=(2,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1657500  inst.: 139379203 (ipc=84.1) sim_rate=94238 (inst/sec) elapsed = 0:0:24:39 / Thu Apr 12 17:59:46 2018
GPGPU-Sim PTX: 141400000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1658500  inst.: 139466908 (ipc=84.1) sim_rate=94234 (inst/sec) elapsed = 0:0:24:40 / Thu Apr 12 17:59:47 2018
GPGPU-Sim PTX: 141500000 instructions simulated : ctaid=(1,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1660000  inst.: 139595926 (ipc=84.1) sim_rate=94257 (inst/sec) elapsed = 0:0:24:41 / Thu Apr 12 17:59:48 2018
GPGPU-Sim PTX: 141600000 instructions simulated : ctaid=(4,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1661000  inst.: 139677264 (ipc=84.1) sim_rate=94249 (inst/sec) elapsed = 0:0:24:42 / Thu Apr 12 17:59:49 2018
GPGPU-Sim PTX: 141700000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1662000  inst.: 139772537 (ipc=84.1) sim_rate=94249 (inst/sec) elapsed = 0:0:24:43 / Thu Apr 12 17:59:50 2018
GPGPU-Sim PTX: 141800000 instructions simulated : ctaid=(4,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1663500  inst.: 139893556 (ipc=84.1) sim_rate=94267 (inst/sec) elapsed = 0:0:24:44 / Thu Apr 12 17:59:51 2018
GPGPU-Sim PTX: 141900000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1664500  inst.: 139979134 (ipc=84.1) sim_rate=94262 (inst/sec) elapsed = 0:0:24:45 / Thu Apr 12 17:59:52 2018
GPGPU-Sim PTX: 142000000 instructions simulated : ctaid=(3,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1666000  inst.: 140118471 (ipc=84.1) sim_rate=94292 (inst/sec) elapsed = 0:0:24:46 / Thu Apr 12 17:59:53 2018
GPGPU-Sim PTX: 142100000 instructions simulated : ctaid=(0,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1667000  inst.: 140206962 (ipc=84.1) sim_rate=94288 (inst/sec) elapsed = 0:0:24:47 / Thu Apr 12 17:59:54 2018
GPGPU-Sim PTX: 142200000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1668500  inst.: 140335133 (ipc=84.1) sim_rate=94311 (inst/sec) elapsed = 0:0:24:48 / Thu Apr 12 17:59:55 2018
GPGPU-Sim PTX: 142300000 instructions simulated : ctaid=(2,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1669500  inst.: 140423255 (ipc=84.1) sim_rate=94307 (inst/sec) elapsed = 0:0:24:49 / Thu Apr 12 17:59:56 2018
GPGPU-Sim PTX: 142400000 instructions simulated : ctaid=(3,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1670500  inst.: 140507990 (ipc=84.1) sim_rate=94300 (inst/sec) elapsed = 0:0:24:50 / Thu Apr 12 17:59:57 2018
GPGPU-Sim PTX: 142500000 instructions simulated : ctaid=(5,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1671500  inst.: 140601510 (ipc=84.1) sim_rate=94300 (inst/sec) elapsed = 0:0:24:51 / Thu Apr 12 17:59:58 2018
GPGPU-Sim PTX: 142600000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1672500  inst.: 140702199 (ipc=84.1) sim_rate=94304 (inst/sec) elapsed = 0:0:24:52 / Thu Apr 12 17:59:59 2018
GPGPU-Sim PTX: 142700000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim PTX: 142800000 instructions simulated : ctaid=(3,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1674000  inst.: 140831862 (ipc=84.1) sim_rate=94328 (inst/sec) elapsed = 0:0:24:53 / Thu Apr 12 18:00:00 2018
GPGPU-Sim PTX: 142900000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1675000  inst.: 140938794 (ipc=84.1) sim_rate=94336 (inst/sec) elapsed = 0:0:24:54 / Thu Apr 12 18:00:01 2018
GPGPU-Sim uArch: cycles simulated: 1676000  inst.: 141020655 (ipc=84.1) sim_rate=94328 (inst/sec) elapsed = 0:0:24:55 / Thu Apr 12 18:00:02 2018
GPGPU-Sim PTX: 143000000 instructions simulated : ctaid=(4,1,0) tid=(2,4,0)
GPGPU-Sim PTX: 143100000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1677500  inst.: 141152159 (ipc=84.1) sim_rate=94353 (inst/sec) elapsed = 0:0:24:56 / Thu Apr 12 18:00:03 2018
GPGPU-Sim PTX: 143200000 instructions simulated : ctaid=(0,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1678500  inst.: 141249714 (ipc=84.2) sim_rate=94355 (inst/sec) elapsed = 0:0:24:57 / Thu Apr 12 18:00:04 2018
GPGPU-Sim PTX: 143300000 instructions simulated : ctaid=(5,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1680000  inst.: 141374990 (ipc=84.2) sim_rate=94375 (inst/sec) elapsed = 0:0:24:58 / Thu Apr 12 18:00:05 2018
GPGPU-Sim PTX: 143400000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1681000  inst.: 141461555 (ipc=84.2) sim_rate=94370 (inst/sec) elapsed = 0:0:24:59 / Thu Apr 12 18:00:06 2018
GPGPU-Sim PTX: 143500000 instructions simulated : ctaid=(4,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1682000  inst.: 141547785 (ipc=84.2) sim_rate=94365 (inst/sec) elapsed = 0:0:25:00 / Thu Apr 12 18:00:07 2018
GPGPU-Sim PTX: 143600000 instructions simulated : ctaid=(5,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1683500  inst.: 141680447 (ipc=84.2) sim_rate=94390 (inst/sec) elapsed = 0:0:25:01 / Thu Apr 12 18:00:08 2018
GPGPU-Sim PTX: 143700000 instructions simulated : ctaid=(1,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1684000  inst.: 141730529 (ipc=84.2) sim_rate=94361 (inst/sec) elapsed = 0:0:25:02 / Thu Apr 12 18:00:09 2018
GPGPU-Sim PTX: 143800000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1685500  inst.: 141860586 (ipc=84.2) sim_rate=94384 (inst/sec) elapsed = 0:0:25:03 / Thu Apr 12 18:00:10 2018
GPGPU-Sim PTX: 143900000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1686500  inst.: 141947935 (ipc=84.2) sim_rate=94380 (inst/sec) elapsed = 0:0:25:04 / Thu Apr 12 18:00:11 2018
GPGPU-Sim PTX: 144000000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1687500  inst.: 142040890 (ipc=84.2) sim_rate=94379 (inst/sec) elapsed = 0:0:25:05 / Thu Apr 12 18:00:12 2018
GPGPU-Sim PTX: 144100000 instructions simulated : ctaid=(4,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1689000  inst.: 142175839 (ipc=84.2) sim_rate=94406 (inst/sec) elapsed = 0:0:25:06 / Thu Apr 12 18:00:13 2018
GPGPU-Sim PTX: 144200000 instructions simulated : ctaid=(5,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1690000  inst.: 142266769 (ipc=84.2) sim_rate=94403 (inst/sec) elapsed = 0:0:25:07 / Thu Apr 12 18:00:14 2018
GPGPU-Sim PTX: 144300000 instructions simulated : ctaid=(2,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1691000  inst.: 142351494 (ipc=84.2) sim_rate=94397 (inst/sec) elapsed = 0:0:25:08 / Thu Apr 12 18:00:15 2018
GPGPU-Sim PTX: 144400000 instructions simulated : ctaid=(7,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1692000  inst.: 142426952 (ipc=84.2) sim_rate=94384 (inst/sec) elapsed = 0:0:25:09 / Thu Apr 12 18:00:16 2018
GPGPU-Sim PTX: 144500000 instructions simulated : ctaid=(7,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1693500  inst.: 142554460 (ipc=84.2) sim_rate=94406 (inst/sec) elapsed = 0:0:25:10 / Thu Apr 12 18:00:17 2018
GPGPU-Sim PTX: 144600000 instructions simulated : ctaid=(5,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1694500  inst.: 142645188 (ipc=84.2) sim_rate=94404 (inst/sec) elapsed = 0:0:25:11 / Thu Apr 12 18:00:18 2018
GPGPU-Sim PTX: 144700000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1695500  inst.: 142734293 (ipc=84.2) sim_rate=94400 (inst/sec) elapsed = 0:0:25:12 / Thu Apr 12 18:00:19 2018
GPGPU-Sim PTX: 144800000 instructions simulated : ctaid=(4,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1696500  inst.: 142820130 (ipc=84.2) sim_rate=94395 (inst/sec) elapsed = 0:0:25:13 / Thu Apr 12 18:00:20 2018
GPGPU-Sim PTX: 144900000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1698000  inst.: 142957695 (ipc=84.2) sim_rate=94423 (inst/sec) elapsed = 0:0:25:14 / Thu Apr 12 18:00:21 2018
GPGPU-Sim PTX: 145000000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1699000  inst.: 143048739 (ipc=84.2) sim_rate=94421 (inst/sec) elapsed = 0:0:25:15 / Thu Apr 12 18:00:22 2018
GPGPU-Sim PTX: 145100000 instructions simulated : ctaid=(0,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1700000  inst.: 143131327 (ipc=84.2) sim_rate=94413 (inst/sec) elapsed = 0:0:25:16 / Thu Apr 12 18:00:23 2018
GPGPU-Sim PTX: 145200000 instructions simulated : ctaid=(7,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1701500  inst.: 143265416 (ipc=84.2) sim_rate=94439 (inst/sec) elapsed = 0:0:25:17 / Thu Apr 12 18:00:24 2018
GPGPU-Sim PTX: 145300000 instructions simulated : ctaid=(1,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1702500  inst.: 143352602 (ipc=84.2) sim_rate=94435 (inst/sec) elapsed = 0:0:25:18 / Thu Apr 12 18:00:25 2018
GPGPU-Sim PTX: 145400000 instructions simulated : ctaid=(3,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 145500000 instructions simulated : ctaid=(0,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1704000  inst.: 143484638 (ipc=84.2) sim_rate=94459 (inst/sec) elapsed = 0:0:25:19 / Thu Apr 12 18:00:26 2018
GPGPU-Sim PTX: 145600000 instructions simulated : ctaid=(7,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1705000  inst.: 143581637 (ipc=84.2) sim_rate=94461 (inst/sec) elapsed = 0:0:25:20 / Thu Apr 12 18:00:27 2018
GPGPU-Sim uArch: cycles simulated: 1706000  inst.: 143664828 (ipc=84.2) sim_rate=94454 (inst/sec) elapsed = 0:0:25:21 / Thu Apr 12 18:00:28 2018
GPGPU-Sim PTX: 145700000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim PTX: 145800000 instructions simulated : ctaid=(1,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1707500  inst.: 143804466 (ipc=84.2) sim_rate=94483 (inst/sec) elapsed = 0:0:25:22 / Thu Apr 12 18:00:29 2018
GPGPU-Sim PTX: 145900000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1708500  inst.: 143895781 (ipc=84.2) sim_rate=94481 (inst/sec) elapsed = 0:0:25:23 / Thu Apr 12 18:00:30 2018
GPGPU-Sim PTX: 146000000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1709500  inst.: 143980303 (ipc=84.2) sim_rate=94475 (inst/sec) elapsed = 0:0:25:24 / Thu Apr 12 18:00:31 2018
GPGPU-Sim PTX: 146100000 instructions simulated : ctaid=(5,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1711000  inst.: 144133424 (ipc=84.2) sim_rate=94513 (inst/sec) elapsed = 0:0:25:25 / Thu Apr 12 18:00:32 2018
GPGPU-Sim PTX: 146200000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1712000  inst.: 144218395 (ipc=84.2) sim_rate=94507 (inst/sec) elapsed = 0:0:25:26 / Thu Apr 12 18:00:33 2018
GPGPU-Sim PTX: 146300000 instructions simulated : ctaid=(3,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1713500  inst.: 144354464 (ipc=84.2) sim_rate=94534 (inst/sec) elapsed = 0:0:25:27 / Thu Apr 12 18:00:34 2018
GPGPU-Sim PTX: 146400000 instructions simulated : ctaid=(1,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1714500  inst.: 144445019 (ipc=84.2) sim_rate=94532 (inst/sec) elapsed = 0:0:25:28 / Thu Apr 12 18:00:35 2018
GPGPU-Sim PTX: 146500000 instructions simulated : ctaid=(2,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1715500  inst.: 144533979 (ipc=84.3) sim_rate=94528 (inst/sec) elapsed = 0:0:25:29 / Thu Apr 12 18:00:36 2018
GPGPU-Sim PTX: 146600000 instructions simulated : ctaid=(3,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1716500  inst.: 144630070 (ipc=84.3) sim_rate=94529 (inst/sec) elapsed = 0:0:25:30 / Thu Apr 12 18:00:37 2018
GPGPU-Sim PTX: 146700000 instructions simulated : ctaid=(5,0,0) tid=(2,6,0)
GPGPU-Sim PTX: 146800000 instructions simulated : ctaid=(0,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1718000  inst.: 144772623 (ipc=84.3) sim_rate=94560 (inst/sec) elapsed = 0:0:25:31 / Thu Apr 12 18:00:38 2018
GPGPU-Sim PTX: 146900000 instructions simulated : ctaid=(4,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1719000  inst.: 144873888 (ipc=84.3) sim_rate=94565 (inst/sec) elapsed = 0:0:25:32 / Thu Apr 12 18:00:39 2018
GPGPU-Sim PTX: 147000000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1720000  inst.: 144971253 (ipc=84.3) sim_rate=94567 (inst/sec) elapsed = 0:0:25:33 / Thu Apr 12 18:00:40 2018
GPGPU-Sim PTX: 147100000 instructions simulated : ctaid=(1,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1721000  inst.: 145052235 (ipc=84.3) sim_rate=94558 (inst/sec) elapsed = 0:0:25:34 / Thu Apr 12 18:00:41 2018
GPGPU-Sim PTX: 147200000 instructions simulated : ctaid=(5,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1722500  inst.: 145184671 (ipc=84.3) sim_rate=94582 (inst/sec) elapsed = 0:0:25:35 / Thu Apr 12 18:00:42 2018
GPGPU-Sim PTX: 147300000 instructions simulated : ctaid=(2,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1723500  inst.: 145278656 (ipc=84.3) sim_rate=94582 (inst/sec) elapsed = 0:0:25:36 / Thu Apr 12 18:00:43 2018
GPGPU-Sim PTX: 147400000 instructions simulated : ctaid=(1,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1724500  inst.: 145362449 (ipc=84.3) sim_rate=94575 (inst/sec) elapsed = 0:0:25:37 / Thu Apr 12 18:00:44 2018
GPGPU-Sim PTX: 147500000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1725500  inst.: 145448097 (ipc=84.3) sim_rate=94569 (inst/sec) elapsed = 0:0:25:38 / Thu Apr 12 18:00:45 2018
GPGPU-Sim PTX: 147600000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1727000  inst.: 145583939 (ipc=84.3) sim_rate=94596 (inst/sec) elapsed = 0:0:25:39 / Thu Apr 12 18:00:46 2018
GPGPU-Sim PTX: 147700000 instructions simulated : ctaid=(4,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1728500  inst.: 145717707 (ipc=84.3) sim_rate=94621 (inst/sec) elapsed = 0:0:25:40 / Thu Apr 12 18:00:47 2018
GPGPU-Sim PTX: 147800000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1729500  inst.: 145805045 (ipc=84.3) sim_rate=94617 (inst/sec) elapsed = 0:0:25:41 / Thu Apr 12 18:00:48 2018
GPGPU-Sim PTX: 147900000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim PTX: 148000000 instructions simulated : ctaid=(1,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1731000  inst.: 145940473 (ipc=84.3) sim_rate=94643 (inst/sec) elapsed = 0:0:25:42 / Thu Apr 12 18:00:49 2018
GPGPU-Sim PTX: 148100000 instructions simulated : ctaid=(1,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1732000  inst.: 146031567 (ipc=84.3) sim_rate=94641 (inst/sec) elapsed = 0:0:25:43 / Thu Apr 12 18:00:50 2018
GPGPU-Sim uArch: cycles simulated: 1733000  inst.: 146121286 (ipc=84.3) sim_rate=94638 (inst/sec) elapsed = 0:0:25:44 / Thu Apr 12 18:00:51 2018
GPGPU-Sim PTX: 148200000 instructions simulated : ctaid=(2,1,0) tid=(0,1,0)
GPGPU-Sim PTX: 148300000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1734500  inst.: 146262938 (ipc=84.3) sim_rate=94668 (inst/sec) elapsed = 0:0:25:45 / Thu Apr 12 18:00:52 2018
GPGPU-Sim PTX: 148400000 instructions simulated : ctaid=(1,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1735500  inst.: 146362794 (ipc=84.3) sim_rate=94671 (inst/sec) elapsed = 0:0:25:46 / Thu Apr 12 18:00:53 2018
GPGPU-Sim PTX: 148500000 instructions simulated : ctaid=(6,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1736500  inst.: 146449094 (ipc=84.3) sim_rate=94666 (inst/sec) elapsed = 0:0:25:47 / Thu Apr 12 18:00:54 2018
GPGPU-Sim PTX: 148600000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1737500  inst.: 146543689 (ipc=84.3) sim_rate=94666 (inst/sec) elapsed = 0:0:25:48 / Thu Apr 12 18:00:55 2018
GPGPU-Sim PTX: 148700000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1739000  inst.: 146680816 (ipc=84.3) sim_rate=94693 (inst/sec) elapsed = 0:0:25:49 / Thu Apr 12 18:00:56 2018
GPGPU-Sim PTX: 148800000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1740000  inst.: 146772512 (ipc=84.4) sim_rate=94691 (inst/sec) elapsed = 0:0:25:50 / Thu Apr 12 18:00:57 2018
GPGPU-Sim PTX: 148900000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1741000  inst.: 146865155 (ipc=84.4) sim_rate=94690 (inst/sec) elapsed = 0:0:25:51 / Thu Apr 12 18:00:58 2018
GPGPU-Sim PTX: 149000000 instructions simulated : ctaid=(0,1,0) tid=(6,2,0)
GPGPU-Sim PTX: 149100000 instructions simulated : ctaid=(2,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1742500  inst.: 147013483 (ipc=84.4) sim_rate=94725 (inst/sec) elapsed = 0:0:25:52 / Thu Apr 12 18:00:59 2018
GPGPU-Sim uArch: cycles simulated: 1743500  inst.: 147096721 (ipc=84.4) sim_rate=94717 (inst/sec) elapsed = 0:0:25:53 / Thu Apr 12 18:01:00 2018
GPGPU-Sim PTX: 149200000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1744500  inst.: 147180104 (ipc=84.4) sim_rate=94710 (inst/sec) elapsed = 0:0:25:54 / Thu Apr 12 18:01:01 2018
GPGPU-Sim PTX: 149300000 instructions simulated : ctaid=(1,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 149400000 instructions simulated : ctaid=(4,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1746000  inst.: 147326002 (ipc=84.4) sim_rate=94743 (inst/sec) elapsed = 0:0:25:55 / Thu Apr 12 18:01:02 2018
GPGPU-Sim uArch: cycles simulated: 1747000  inst.: 147405700 (ipc=84.4) sim_rate=94733 (inst/sec) elapsed = 0:0:25:56 / Thu Apr 12 18:01:03 2018
GPGPU-Sim PTX: 149500000 instructions simulated : ctaid=(4,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1748000  inst.: 147499590 (ipc=84.4) sim_rate=94733 (inst/sec) elapsed = 0:0:25:57 / Thu Apr 12 18:01:04 2018
GPGPU-Sim PTX: 149600000 instructions simulated : ctaid=(2,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1749000  inst.: 147601294 (ipc=84.4) sim_rate=94737 (inst/sec) elapsed = 0:0:25:58 / Thu Apr 12 18:01:05 2018
GPGPU-Sim PTX: 149700000 instructions simulated : ctaid=(5,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1750000  inst.: 147689577 (ipc=84.4) sim_rate=94733 (inst/sec) elapsed = 0:0:25:59 / Thu Apr 12 18:01:06 2018
GPGPU-Sim PTX: 149800000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim PTX: 149900000 instructions simulated : ctaid=(6,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1751500  inst.: 147833557 (ipc=84.4) sim_rate=94765 (inst/sec) elapsed = 0:0:26:00 / Thu Apr 12 18:01:07 2018
GPGPU-Sim PTX: 150000000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1752500  inst.: 147925755 (ipc=84.4) sim_rate=94763 (inst/sec) elapsed = 0:0:26:01 / Thu Apr 12 18:01:08 2018
GPGPU-Sim PTX: 150100000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1754000  inst.: 148059458 (ipc=84.4) sim_rate=94788 (inst/sec) elapsed = 0:0:26:02 / Thu Apr 12 18:01:09 2018
GPGPU-Sim PTX: 150200000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1755000  inst.: 148145639 (ipc=84.4) sim_rate=94782 (inst/sec) elapsed = 0:0:26:03 / Thu Apr 12 18:01:10 2018
GPGPU-Sim PTX: 150300000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1756500  inst.: 148281333 (ipc=84.4) sim_rate=94809 (inst/sec) elapsed = 0:0:26:04 / Thu Apr 12 18:01:11 2018
GPGPU-Sim PTX: 150400000 instructions simulated : ctaid=(0,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1757500  inst.: 148376979 (ipc=84.4) sim_rate=94809 (inst/sec) elapsed = 0:0:26:05 / Thu Apr 12 18:01:12 2018
GPGPU-Sim PTX: 150500000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim PTX: 150600000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1759000  inst.: 148519393 (ipc=84.4) sim_rate=94839 (inst/sec) elapsed = 0:0:26:06 / Thu Apr 12 18:01:13 2018
GPGPU-Sim PTX: 150700000 instructions simulated : ctaid=(0,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1760000  inst.: 148618157 (ipc=84.4) sim_rate=94842 (inst/sec) elapsed = 0:0:26:07 / Thu Apr 12 18:01:14 2018
GPGPU-Sim PTX: 150800000 instructions simulated : ctaid=(5,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1761000  inst.: 148712280 (ipc=84.4) sim_rate=94842 (inst/sec) elapsed = 0:0:26:08 / Thu Apr 12 18:01:15 2018
GPGPU-Sim PTX: 150900000 instructions simulated : ctaid=(2,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1762500  inst.: 148850197 (ipc=84.5) sim_rate=94869 (inst/sec) elapsed = 0:0:26:09 / Thu Apr 12 18:01:16 2018
GPGPU-Sim PTX: 151000000 instructions simulated : ctaid=(7,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1763500  inst.: 148935209 (ipc=84.5) sim_rate=94863 (inst/sec) elapsed = 0:0:26:10 / Thu Apr 12 18:01:17 2018
GPGPU-Sim PTX: 151100000 instructions simulated : ctaid=(5,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1765000  inst.: 149069649 (ipc=84.5) sim_rate=94888 (inst/sec) elapsed = 0:0:26:11 / Thu Apr 12 18:01:18 2018
GPGPU-Sim PTX: 151200000 instructions simulated : ctaid=(7,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1766000  inst.: 149171544 (ipc=84.5) sim_rate=94892 (inst/sec) elapsed = 0:0:26:12 / Thu Apr 12 18:01:19 2018
GPGPU-Sim PTX: 151300000 instructions simulated : ctaid=(4,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1767000  inst.: 149268318 (ipc=84.5) sim_rate=94894 (inst/sec) elapsed = 0:0:26:13 / Thu Apr 12 18:01:20 2018
GPGPU-Sim PTX: 151400000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim PTX: 151500000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1768500  inst.: 149399104 (ipc=84.5) sim_rate=94916 (inst/sec) elapsed = 0:0:26:14 / Thu Apr 12 18:01:21 2018
GPGPU-Sim PTX: 151600000 instructions simulated : ctaid=(5,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1769500  inst.: 149488939 (ipc=84.5) sim_rate=94913 (inst/sec) elapsed = 0:0:26:15 / Thu Apr 12 18:01:22 2018
GPGPU-Sim PTX: 151700000 instructions simulated : ctaid=(0,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1770500  inst.: 149576964 (ipc=84.5) sim_rate=94909 (inst/sec) elapsed = 0:0:26:16 / Thu Apr 12 18:01:23 2018
GPGPU-Sim PTX: 151800000 instructions simulated : ctaid=(4,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1772000  inst.: 149716374 (ipc=84.5) sim_rate=94937 (inst/sec) elapsed = 0:0:26:17 / Thu Apr 12 18:01:24 2018
GPGPU-Sim PTX: 151900000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1773000  inst.: 149818768 (ipc=84.5) sim_rate=94942 (inst/sec) elapsed = 0:0:26:18 / Thu Apr 12 18:01:25 2018
GPGPU-Sim PTX: 152000000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1774000  inst.: 149924036 (ipc=84.5) sim_rate=94948 (inst/sec) elapsed = 0:0:26:19 / Thu Apr 12 18:01:26 2018
GPGPU-Sim PTX: 152100000 instructions simulated : ctaid=(6,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1775500  inst.: 150058030 (ipc=84.5) sim_rate=94973 (inst/sec) elapsed = 0:0:26:20 / Thu Apr 12 18:01:27 2018
GPGPU-Sim PTX: 152200000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1776500  inst.: 150147418 (ipc=84.5) sim_rate=94969 (inst/sec) elapsed = 0:0:26:21 / Thu Apr 12 18:01:28 2018
GPGPU-Sim PTX: 152300000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1777500  inst.: 150234987 (ipc=84.5) sim_rate=94965 (inst/sec) elapsed = 0:0:26:22 / Thu Apr 12 18:01:29 2018
GPGPU-Sim PTX: 152400000 instructions simulated : ctaid=(7,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1778500  inst.: 150328317 (ipc=84.5) sim_rate=94964 (inst/sec) elapsed = 0:0:26:23 / Thu Apr 12 18:01:30 2018
GPGPU-Sim PTX: 152500000 instructions simulated : ctaid=(5,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1779500  inst.: 150427285 (ipc=84.5) sim_rate=94966 (inst/sec) elapsed = 0:0:26:24 / Thu Apr 12 18:01:31 2018
GPGPU-Sim PTX: 152600000 instructions simulated : ctaid=(6,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 152700000 instructions simulated : ctaid=(5,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1781000  inst.: 150563422 (ipc=84.5) sim_rate=94992 (inst/sec) elapsed = 0:0:26:25 / Thu Apr 12 18:01:32 2018
GPGPU-Sim uArch: cycles simulated: 1782000  inst.: 150645098 (ipc=84.5) sim_rate=94984 (inst/sec) elapsed = 0:0:26:26 / Thu Apr 12 18:01:33 2018
GPGPU-Sim PTX: 152800000 instructions simulated : ctaid=(7,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1783000  inst.: 150740728 (ipc=84.5) sim_rate=94984 (inst/sec) elapsed = 0:0:26:27 / Thu Apr 12 18:01:34 2018
GPGPU-Sim PTX: 152900000 instructions simulated : ctaid=(7,4,0) tid=(3,0,0)
GPGPU-Sim PTX: 153000000 instructions simulated : ctaid=(5,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1784500  inst.: 150890777 (ipc=84.6) sim_rate=95019 (inst/sec) elapsed = 0:0:26:28 / Thu Apr 12 18:01:35 2018
GPGPU-Sim PTX: 153100000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1785500  inst.: 150982624 (ipc=84.6) sim_rate=95017 (inst/sec) elapsed = 0:0:26:29 / Thu Apr 12 18:01:36 2018
GPGPU-Sim PTX: 153200000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1786500  inst.: 151070206 (ipc=84.6) sim_rate=95012 (inst/sec) elapsed = 0:0:26:30 / Thu Apr 12 18:01:37 2018
GPGPU-Sim PTX: 153300000 instructions simulated : ctaid=(0,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1788000  inst.: 151209752 (ipc=84.6) sim_rate=95040 (inst/sec) elapsed = 0:0:26:31 / Thu Apr 12 18:01:38 2018
GPGPU-Sim PTX: 153400000 instructions simulated : ctaid=(3,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1789000  inst.: 151290305 (ipc=84.6) sim_rate=95031 (inst/sec) elapsed = 0:0:26:32 / Thu Apr 12 18:01:39 2018
GPGPU-Sim PTX: 153500000 instructions simulated : ctaid=(0,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1790500  inst.: 151424487 (ipc=84.6) sim_rate=95056 (inst/sec) elapsed = 0:0:26:33 / Thu Apr 12 18:01:40 2018
GPGPU-Sim PTX: 153600000 instructions simulated : ctaid=(0,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1791500  inst.: 151514473 (ipc=84.6) sim_rate=95052 (inst/sec) elapsed = 0:0:26:34 / Thu Apr 12 18:01:41 2018
GPGPU-Sim PTX: 153700000 instructions simulated : ctaid=(2,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1792500  inst.: 151607731 (ipc=84.6) sim_rate=95051 (inst/sec) elapsed = 0:0:26:35 / Thu Apr 12 18:01:42 2018
GPGPU-Sim PTX: 153800000 instructions simulated : ctaid=(4,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1794000  inst.: 151740513 (ipc=84.6) sim_rate=95075 (inst/sec) elapsed = 0:0:26:36 / Thu Apr 12 18:01:43 2018
GPGPU-Sim PTX: 153900000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 154000000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1795500  inst.: 151876317 (ipc=84.6) sim_rate=95101 (inst/sec) elapsed = 0:0:26:37 / Thu Apr 12 18:01:44 2018
GPGPU-Sim PTX: 154100000 instructions simulated : ctaid=(6,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1796500  inst.: 151956379 (ipc=84.6) sim_rate=95091 (inst/sec) elapsed = 0:0:26:38 / Thu Apr 12 18:01:45 2018
GPGPU-Sim PTX: 154200000 instructions simulated : ctaid=(2,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1798000  inst.: 152087576 (ipc=84.6) sim_rate=95114 (inst/sec) elapsed = 0:0:26:39 / Thu Apr 12 18:01:46 2018
GPGPU-Sim PTX: 154300000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1799000  inst.: 152172520 (ipc=84.6) sim_rate=95107 (inst/sec) elapsed = 0:0:26:40 / Thu Apr 12 18:01:47 2018
GPGPU-Sim PTX: 154400000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1800500  inst.: 152310504 (ipc=84.6) sim_rate=95134 (inst/sec) elapsed = 0:0:26:41 / Thu Apr 12 18:01:48 2018
GPGPU-Sim PTX: 154500000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1801500  inst.: 152404106 (ipc=84.6) sim_rate=95133 (inst/sec) elapsed = 0:0:26:42 / Thu Apr 12 18:01:49 2018
GPGPU-Sim PTX: 154600000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1802500  inst.: 152506154 (ipc=84.6) sim_rate=95137 (inst/sec) elapsed = 0:0:26:43 / Thu Apr 12 18:01:50 2018
GPGPU-Sim PTX: 154700000 instructions simulated : ctaid=(3,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1803500  inst.: 152601133 (ipc=84.6) sim_rate=95137 (inst/sec) elapsed = 0:0:26:44 / Thu Apr 12 18:01:51 2018
GPGPU-Sim PTX: 154800000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim PTX: 154900000 instructions simulated : ctaid=(7,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1805000  inst.: 152732308 (ipc=84.6) sim_rate=95160 (inst/sec) elapsed = 0:0:26:45 / Thu Apr 12 18:01:52 2018
GPGPU-Sim uArch: cycles simulated: 1806000  inst.: 152820323 (ipc=84.6) sim_rate=95155 (inst/sec) elapsed = 0:0:26:46 / Thu Apr 12 18:01:53 2018
GPGPU-Sim PTX: 155000000 instructions simulated : ctaid=(5,6,0) tid=(6,6,0)
GPGPU-Sim PTX: 155100000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1807500  inst.: 152946406 (ipc=84.6) sim_rate=95175 (inst/sec) elapsed = 0:0:26:47 / Thu Apr 12 18:01:54 2018
GPGPU-Sim PTX: 155200000 instructions simulated : ctaid=(1,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1808500  inst.: 153035978 (ipc=84.6) sim_rate=95171 (inst/sec) elapsed = 0:0:26:48 / Thu Apr 12 18:01:55 2018
GPGPU-Sim PTX: 155300000 instructions simulated : ctaid=(8,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1809500  inst.: 153133671 (ipc=84.6) sim_rate=95173 (inst/sec) elapsed = 0:0:26:49 / Thu Apr 12 18:01:56 2018
GPGPU-Sim PTX: 155400000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1810500  inst.: 153235026 (ipc=84.6) sim_rate=95177 (inst/sec) elapsed = 0:0:26:50 / Thu Apr 12 18:01:57 2018
GPGPU-Sim PTX: 155500000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 1812000  inst.: 153360093 (ipc=84.6) sim_rate=95195 (inst/sec) elapsed = 0:0:26:51 / Thu Apr 12 18:01:58 2018
GPGPU-Sim PTX: 155600000 instructions simulated : ctaid=(0,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1813000  inst.: 153451807 (ipc=84.6) sim_rate=95193 (inst/sec) elapsed = 0:0:26:52 / Thu Apr 12 18:01:59 2018
GPGPU-Sim PTX: 155700000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1814000  inst.: 153546671 (ipc=84.6) sim_rate=95193 (inst/sec) elapsed = 0:0:26:53 / Thu Apr 12 18:02:00 2018
GPGPU-Sim PTX: 155800000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1815000  inst.: 153640152 (ipc=84.7) sim_rate=95192 (inst/sec) elapsed = 0:0:26:54 / Thu Apr 12 18:02:01 2018
GPGPU-Sim PTX: 155900000 instructions simulated : ctaid=(4,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1816500  inst.: 153778461 (ipc=84.7) sim_rate=95218 (inst/sec) elapsed = 0:0:26:55 / Thu Apr 12 18:02:02 2018
GPGPU-Sim PTX: 156000000 instructions simulated : ctaid=(7,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1817500  inst.: 153872880 (ipc=84.7) sim_rate=95218 (inst/sec) elapsed = 0:0:26:56 / Thu Apr 12 18:02:03 2018
GPGPU-Sim PTX: 156100000 instructions simulated : ctaid=(0,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1819000  inst.: 154005273 (ipc=84.7) sim_rate=95241 (inst/sec) elapsed = 0:0:26:57 / Thu Apr 12 18:02:04 2018
GPGPU-Sim PTX: 156200000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 156300000 instructions simulated : ctaid=(0,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1820000  inst.: 154113881 (ipc=84.7) sim_rate=95249 (inst/sec) elapsed = 0:0:26:58 / Thu Apr 12 18:02:05 2018
GPGPU-Sim uArch: cycles simulated: 1821000  inst.: 154193017 (ipc=84.7) sim_rate=95239 (inst/sec) elapsed = 0:0:26:59 / Thu Apr 12 18:02:06 2018
GPGPU-Sim PTX: 156400000 instructions simulated : ctaid=(3,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1822000  inst.: 154292273 (ipc=84.7) sim_rate=95242 (inst/sec) elapsed = 0:0:27:00 / Thu Apr 12 18:02:07 2018
GPGPU-Sim PTX: 156500000 instructions simulated : ctaid=(3,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1823000  inst.: 154390967 (ipc=84.7) sim_rate=95244 (inst/sec) elapsed = 0:0:27:01 / Thu Apr 12 18:02:08 2018
GPGPU-Sim PTX: 156600000 instructions simulated : ctaid=(7,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1824000  inst.: 154473464 (ipc=84.7) sim_rate=95236 (inst/sec) elapsed = 0:0:27:02 / Thu Apr 12 18:02:09 2018
GPGPU-Sim PTX: 156700000 instructions simulated : ctaid=(5,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1825000  inst.: 154574117 (ipc=84.7) sim_rate=95239 (inst/sec) elapsed = 0:0:27:03 / Thu Apr 12 18:02:10 2018
GPGPU-Sim PTX: 156800000 instructions simulated : ctaid=(0,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1826500  inst.: 154698428 (ipc=84.7) sim_rate=95257 (inst/sec) elapsed = 0:0:27:04 / Thu Apr 12 18:02:11 2018
GPGPU-Sim PTX: 156900000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 157000000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1827500  inst.: 154801380 (ipc=84.7) sim_rate=95262 (inst/sec) elapsed = 0:0:27:05 / Thu Apr 12 18:02:12 2018
GPGPU-Sim PTX: 157100000 instructions simulated : ctaid=(6,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 1828500  inst.: 154901871 (ipc=84.7) sim_rate=95265 (inst/sec) elapsed = 0:0:27:06 / Thu Apr 12 18:02:13 2018
GPGPU-Sim uArch: cycles simulated: 1829500  inst.: 154992783 (ipc=84.7) sim_rate=95262 (inst/sec) elapsed = 0:0:27:07 / Thu Apr 12 18:02:14 2018
GPGPU-Sim PTX: 157200000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim PTX: 157300000 instructions simulated : ctaid=(1,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1831000  inst.: 155133118 (ipc=84.7) sim_rate=95290 (inst/sec) elapsed = 0:0:27:08 / Thu Apr 12 18:02:15 2018
GPGPU-Sim PTX: 157400000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1832000  inst.: 155223337 (ipc=84.7) sim_rate=95287 (inst/sec) elapsed = 0:0:27:09 / Thu Apr 12 18:02:16 2018
GPGPU-Sim PTX: 157500000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1833500  inst.: 155366052 (ipc=84.7) sim_rate=95316 (inst/sec) elapsed = 0:0:27:10 / Thu Apr 12 18:02:17 2018
GPGPU-Sim PTX: 157600000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1834500  inst.: 155448374 (ipc=84.7) sim_rate=95308 (inst/sec) elapsed = 0:0:27:11 / Thu Apr 12 18:02:18 2018
GPGPU-Sim PTX: 157700000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1835500  inst.: 155525100 (ipc=84.7) sim_rate=95297 (inst/sec) elapsed = 0:0:27:12 / Thu Apr 12 18:02:19 2018
GPGPU-Sim PTX: 157800000 instructions simulated : ctaid=(0,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1836500  inst.: 155611784 (ipc=84.7) sim_rate=95291 (inst/sec) elapsed = 0:0:27:13 / Thu Apr 12 18:02:20 2018
GPGPU-Sim PTX: 157900000 instructions simulated : ctaid=(5,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1838000  inst.: 155741465 (ipc=84.7) sim_rate=95313 (inst/sec) elapsed = 0:0:27:14 / Thu Apr 12 18:02:21 2018
GPGPU-Sim PTX: 158000000 instructions simulated : ctaid=(2,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 1839000  inst.: 155839225 (ipc=84.7) sim_rate=95314 (inst/sec) elapsed = 0:0:27:15 / Thu Apr 12 18:02:22 2018
GPGPU-Sim PTX: 158100000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1840000  inst.: 155925522 (ipc=84.7) sim_rate=95308 (inst/sec) elapsed = 0:0:27:16 / Thu Apr 12 18:02:23 2018
GPGPU-Sim PTX: 158200000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1841500  inst.: 156054155 (ipc=84.7) sim_rate=95329 (inst/sec) elapsed = 0:0:27:17 / Thu Apr 12 18:02:24 2018
GPGPU-Sim PTX: 158300000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1842500  inst.: 156148813 (ipc=84.7) sim_rate=95328 (inst/sec) elapsed = 0:0:27:18 / Thu Apr 12 18:02:25 2018
GPGPU-Sim PTX: 158400000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim PTX: 158500000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1844000  inst.: 156278367 (ipc=84.7) sim_rate=95349 (inst/sec) elapsed = 0:0:27:19 / Thu Apr 12 18:02:26 2018
GPGPU-Sim uArch: cycles simulated: 1845000  inst.: 156367246 (ipc=84.8) sim_rate=95345 (inst/sec) elapsed = 0:0:27:20 / Thu Apr 12 18:02:27 2018
GPGPU-Sim PTX: 158600000 instructions simulated : ctaid=(8,2,0) tid=(2,6,0)
GPGPU-Sim PTX: 158700000 instructions simulated : ctaid=(5,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1846500  inst.: 156498416 (ipc=84.8) sim_rate=95367 (inst/sec) elapsed = 0:0:27:21 / Thu Apr 12 18:02:28 2018
GPGPU-Sim PTX: 158800000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1847500  inst.: 156587181 (ipc=84.8) sim_rate=95363 (inst/sec) elapsed = 0:0:27:22 / Thu Apr 12 18:02:29 2018
GPGPU-Sim PTX: 158900000 instructions simulated : ctaid=(7,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1848500  inst.: 156685815 (ipc=84.8) sim_rate=95365 (inst/sec) elapsed = 0:0:27:23 / Thu Apr 12 18:02:30 2018
GPGPU-Sim PTX: 159000000 instructions simulated : ctaid=(6,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 1849500  inst.: 156780816 (ipc=84.8) sim_rate=95365 (inst/sec) elapsed = 0:0:27:24 / Thu Apr 12 18:02:31 2018
GPGPU-Sim PTX: 159100000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1851000  inst.: 156912913 (ipc=84.8) sim_rate=95387 (inst/sec) elapsed = 0:0:27:25 / Thu Apr 12 18:02:32 2018
GPGPU-Sim PTX: 159200000 instructions simulated : ctaid=(8,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1852000  inst.: 157000225 (ipc=84.8) sim_rate=95382 (inst/sec) elapsed = 0:0:27:26 / Thu Apr 12 18:02:33 2018
GPGPU-Sim PTX: 159300000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1853000  inst.: 157084399 (ipc=84.8) sim_rate=95376 (inst/sec) elapsed = 0:0:27:27 / Thu Apr 12 18:02:34 2018
GPGPU-Sim PTX: 159400000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 1854000  inst.: 157179943 (ipc=84.8) sim_rate=95376 (inst/sec) elapsed = 0:0:27:28 / Thu Apr 12 18:02:35 2018
GPGPU-Sim PTX: 159500000 instructions simulated : ctaid=(2,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1855500  inst.: 157311831 (ipc=84.8) sim_rate=95398 (inst/sec) elapsed = 0:0:27:29 / Thu Apr 12 18:02:36 2018
GPGPU-Sim PTX: 159600000 instructions simulated : ctaid=(1,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 1856500  inst.: 157407186 (ipc=84.8) sim_rate=95398 (inst/sec) elapsed = 0:0:27:30 / Thu Apr 12 18:02:37 2018
GPGPU-Sim PTX: 159700000 instructions simulated : ctaid=(6,3,0) tid=(2,5,0)
GPGPU-Sim PTX: 159800000 instructions simulated : ctaid=(4,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1858000  inst.: 157566156 (ipc=84.8) sim_rate=95436 (inst/sec) elapsed = 0:0:27:31 / Thu Apr 12 18:02:38 2018
GPGPU-Sim PTX: 159900000 instructions simulated : ctaid=(8,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1859000  inst.: 157667012 (ipc=84.8) sim_rate=95440 (inst/sec) elapsed = 0:0:27:32 / Thu Apr 12 18:02:39 2018
GPGPU-Sim uArch: cycles simulated: 1860000  inst.: 157749617 (ipc=84.8) sim_rate=95432 (inst/sec) elapsed = 0:0:27:33 / Thu Apr 12 18:02:40 2018
GPGPU-Sim PTX: 160000000 instructions simulated : ctaid=(7,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 1861000  inst.: 157842366 (ipc=84.8) sim_rate=95430 (inst/sec) elapsed = 0:0:27:34 / Thu Apr 12 18:02:41 2018
GPGPU-Sim PTX: 160100000 instructions simulated : ctaid=(6,3,0) tid=(6,0,0)
GPGPU-Sim PTX: 160200000 instructions simulated : ctaid=(7,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1862500  inst.: 157976186 (ipc=84.8) sim_rate=95453 (inst/sec) elapsed = 0:0:27:35 / Thu Apr 12 18:02:42 2018
GPGPU-Sim PTX: 160300000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1863500  inst.: 158080160 (ipc=84.8) sim_rate=95459 (inst/sec) elapsed = 0:0:27:36 / Thu Apr 12 18:02:43 2018
GPGPU-Sim PTX: 160400000 instructions simulated : ctaid=(3,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1864500  inst.: 158174083 (ipc=84.8) sim_rate=95458 (inst/sec) elapsed = 0:0:27:37 / Thu Apr 12 18:02:44 2018
GPGPU-Sim PTX: 160500000 instructions simulated : ctaid=(8,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 1866000  inst.: 158326806 (ipc=84.8) sim_rate=95492 (inst/sec) elapsed = 0:0:27:38 / Thu Apr 12 18:02:45 2018
GPGPU-Sim PTX: 160600000 instructions simulated : ctaid=(7,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1867000  inst.: 158418559 (ipc=84.9) sim_rate=95490 (inst/sec) elapsed = 0:0:27:39 / Thu Apr 12 18:02:46 2018
GPGPU-Sim PTX: 160700000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1868000  inst.: 158501774 (ipc=84.9) sim_rate=95482 (inst/sec) elapsed = 0:0:27:40 / Thu Apr 12 18:02:47 2018
GPGPU-Sim PTX: 160800000 instructions simulated : ctaid=(2,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1869500  inst.: 158626057 (ipc=84.8) sim_rate=95500 (inst/sec) elapsed = 0:0:27:41 / Thu Apr 12 18:02:48 2018
GPGPU-Sim PTX: 160900000 instructions simulated : ctaid=(1,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1870500  inst.: 158724693 (ipc=84.9) sim_rate=95502 (inst/sec) elapsed = 0:0:27:42 / Thu Apr 12 18:02:49 2018
GPGPU-Sim PTX: 161000000 instructions simulated : ctaid=(7,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1871500  inst.: 158824418 (ipc=84.9) sim_rate=95504 (inst/sec) elapsed = 0:0:27:43 / Thu Apr 12 18:02:50 2018
GPGPU-Sim PTX: 161100000 instructions simulated : ctaid=(0,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1872500  inst.: 158920736 (ipc=84.9) sim_rate=95505 (inst/sec) elapsed = 0:0:27:44 / Thu Apr 12 18:02:51 2018
GPGPU-Sim PTX: 161200000 instructions simulated : ctaid=(3,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1873500  inst.: 159011153 (ipc=84.9) sim_rate=95502 (inst/sec) elapsed = 0:0:27:45 / Thu Apr 12 18:02:52 2018
GPGPU-Sim PTX: 161300000 instructions simulated : ctaid=(6,7,0) tid=(7,1,0)
GPGPU-Sim PTX: 161400000 instructions simulated : ctaid=(1,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1875000  inst.: 159142208 (ipc=84.9) sim_rate=95523 (inst/sec) elapsed = 0:0:27:46 / Thu Apr 12 18:02:53 2018
GPGPU-Sim uArch: cycles simulated: 1876000  inst.: 159230897 (ipc=84.9) sim_rate=95519 (inst/sec) elapsed = 0:0:27:47 / Thu Apr 12 18:02:54 2018
GPGPU-Sim PTX: 161500000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim PTX: 161600000 instructions simulated : ctaid=(7,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1877500  inst.: 159360706 (ipc=84.9) sim_rate=95539 (inst/sec) elapsed = 0:0:27:48 / Thu Apr 12 18:02:55 2018
GPGPU-Sim PTX: 161700000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1878500  inst.: 159441428 (ipc=84.9) sim_rate=95531 (inst/sec) elapsed = 0:0:27:49 / Thu Apr 12 18:02:56 2018
GPGPU-Sim PTX: 161800000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1879500  inst.: 159540047 (ipc=84.9) sim_rate=95532 (inst/sec) elapsed = 0:0:27:50 / Thu Apr 12 18:02:57 2018
GPGPU-Sim PTX: 161900000 instructions simulated : ctaid=(8,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1880500  inst.: 159643514 (ipc=84.9) sim_rate=95537 (inst/sec) elapsed = 0:0:27:51 / Thu Apr 12 18:02:58 2018
GPGPU-Sim PTX: 162000000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1882000  inst.: 159793848 (ipc=84.9) sim_rate=95570 (inst/sec) elapsed = 0:0:27:52 / Thu Apr 12 18:02:59 2018
GPGPU-Sim PTX: 162100000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1883000  inst.: 159883970 (ipc=84.9) sim_rate=95567 (inst/sec) elapsed = 0:0:27:53 / Thu Apr 12 18:03:00 2018
GPGPU-Sim PTX: 162200000 instructions simulated : ctaid=(1,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1884000  inst.: 159958863 (ipc=84.9) sim_rate=95554 (inst/sec) elapsed = 0:0:27:54 / Thu Apr 12 18:03:01 2018
GPGPU-Sim PTX: 162300000 instructions simulated : ctaid=(5,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1885000  inst.: 160044256 (ipc=84.9) sim_rate=95548 (inst/sec) elapsed = 0:0:27:55 / Thu Apr 12 18:03:02 2018
GPGPU-Sim PTX: 162400000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1886000  inst.: 160144796 (ipc=84.9) sim_rate=95551 (inst/sec) elapsed = 0:0:27:56 / Thu Apr 12 18:03:03 2018
GPGPU-Sim PTX: 162500000 instructions simulated : ctaid=(0,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1887000  inst.: 160243839 (ipc=84.9) sim_rate=95553 (inst/sec) elapsed = 0:0:27:57 / Thu Apr 12 18:03:04 2018
GPGPU-Sim PTX: 162600000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 1888500  inst.: 160399547 (ipc=84.9) sim_rate=95589 (inst/sec) elapsed = 0:0:27:58 / Thu Apr 12 18:03:05 2018
GPGPU-Sim PTX: 162700000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1889500  inst.: 160495247 (ipc=84.9) sim_rate=95589 (inst/sec) elapsed = 0:0:27:59 / Thu Apr 12 18:03:06 2018
GPGPU-Sim PTX: 162800000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 1890500  inst.: 160584666 (ipc=84.9) sim_rate=95586 (inst/sec) elapsed = 0:0:28:00 / Thu Apr 12 18:03:07 2018
GPGPU-Sim PTX: 162900000 instructions simulated : ctaid=(5,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1891500  inst.: 160685756 (ipc=85.0) sim_rate=95589 (inst/sec) elapsed = 0:0:28:01 / Thu Apr 12 18:03:08 2018
GPGPU-Sim PTX: 163000000 instructions simulated : ctaid=(6,3,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 1893000  inst.: 160811733 (ipc=85.0) sim_rate=95607 (inst/sec) elapsed = 0:0:28:02 / Thu Apr 12 18:03:09 2018
GPGPU-Sim PTX: 163100000 instructions simulated : ctaid=(3,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 1894000  inst.: 160909436 (ipc=85.0) sim_rate=95608 (inst/sec) elapsed = 0:0:28:03 / Thu Apr 12 18:03:10 2018
GPGPU-Sim PTX: 163200000 instructions simulated : ctaid=(8,1,0) tid=(6,1,0)
GPGPU-Sim PTX: 163300000 instructions simulated : ctaid=(4,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 1895000  inst.: 161018301 (ipc=85.0) sim_rate=95616 (inst/sec) elapsed = 0:0:28:04 / Thu Apr 12 18:03:11 2018
GPGPU-Sim PTX: 163400000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1896000  inst.: 161111585 (ipc=85.0) sim_rate=95615 (inst/sec) elapsed = 0:0:28:05 / Thu Apr 12 18:03:12 2018
GPGPU-Sim uArch: cycles simulated: 1897000  inst.: 161198931 (ipc=85.0) sim_rate=95610 (inst/sec) elapsed = 0:0:28:06 / Thu Apr 12 18:03:13 2018
GPGPU-Sim PTX: 163500000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 163600000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 1898500  inst.: 161328314 (ipc=85.0) sim_rate=95630 (inst/sec) elapsed = 0:0:28:07 / Thu Apr 12 18:03:14 2018
GPGPU-Sim PTX: 163700000 instructions simulated : ctaid=(3,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 1899500  inst.: 161412912 (ipc=85.0) sim_rate=95623 (inst/sec) elapsed = 0:0:28:08 / Thu Apr 12 18:03:15 2018
GPGPU-Sim uArch: cycles simulated: 1900500  inst.: 161496940 (ipc=85.0) sim_rate=95616 (inst/sec) elapsed = 0:0:28:09 / Thu Apr 12 18:03:16 2018
GPGPU-Sim PTX: 163800000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim PTX: 163900000 instructions simulated : ctaid=(3,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1902000  inst.: 161646827 (ipc=85.0) sim_rate=95649 (inst/sec) elapsed = 0:0:28:10 / Thu Apr 12 18:03:17 2018
GPGPU-Sim PTX: 164000000 instructions simulated : ctaid=(4,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1903000  inst.: 161744931 (ipc=85.0) sim_rate=95650 (inst/sec) elapsed = 0:0:28:11 / Thu Apr 12 18:03:18 2018
GPGPU-Sim PTX: 164100000 instructions simulated : ctaid=(0,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1904000  inst.: 161839325 (ipc=85.0) sim_rate=95649 (inst/sec) elapsed = 0:0:28:12 / Thu Apr 12 18:03:19 2018
GPGPU-Sim PTX: 164200000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1905500  inst.: 161979195 (ipc=85.0) sim_rate=95675 (inst/sec) elapsed = 0:0:28:13 / Thu Apr 12 18:03:20 2018
GPGPU-Sim PTX: 164300000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1906500  inst.: 162068400 (ipc=85.0) sim_rate=95672 (inst/sec) elapsed = 0:0:28:14 / Thu Apr 12 18:03:21 2018
GPGPU-Sim PTX: 164400000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1907500  inst.: 162150112 (ipc=85.0) sim_rate=95663 (inst/sec) elapsed = 0:0:28:15 / Thu Apr 12 18:03:22 2018
GPGPU-Sim PTX: 164500000 instructions simulated : ctaid=(7,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1909000  inst.: 162292227 (ipc=85.0) sim_rate=95691 (inst/sec) elapsed = 0:0:28:16 / Thu Apr 12 18:03:23 2018
GPGPU-Sim PTX: 164600000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 1910000  inst.: 162386745 (ipc=85.0) sim_rate=95690 (inst/sec) elapsed = 0:0:28:17 / Thu Apr 12 18:03:24 2018
GPGPU-Sim PTX: 164700000 instructions simulated : ctaid=(4,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1911000  inst.: 162484605 (ipc=85.0) sim_rate=95691 (inst/sec) elapsed = 0:0:28:18 / Thu Apr 12 18:03:25 2018
GPGPU-Sim PTX: 164800000 instructions simulated : ctaid=(8,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1912000  inst.: 162572511 (ipc=85.0) sim_rate=95687 (inst/sec) elapsed = 0:0:28:19 / Thu Apr 12 18:03:26 2018
GPGPU-Sim PTX: 164900000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim PTX: 165000000 instructions simulated : ctaid=(0,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1913500  inst.: 162711722 (ipc=85.0) sim_rate=95712 (inst/sec) elapsed = 0:0:28:20 / Thu Apr 12 18:03:27 2018
GPGPU-Sim PTX: 165100000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 1914500  inst.: 162797200 (ipc=85.0) sim_rate=95706 (inst/sec) elapsed = 0:0:28:21 / Thu Apr 12 18:03:28 2018
GPGPU-Sim PTX: 165200000 instructions simulated : ctaid=(4,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 1915500  inst.: 162891147 (ipc=85.0) sim_rate=95705 (inst/sec) elapsed = 0:0:28:22 / Thu Apr 12 18:03:29 2018
GPGPU-Sim PTX: 165300000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1917000  inst.: 163025052 (ipc=85.0) sim_rate=95728 (inst/sec) elapsed = 0:0:28:23 / Thu Apr 12 18:03:30 2018
GPGPU-Sim PTX: 165400000 instructions simulated : ctaid=(8,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 1918000  inst.: 163119896 (ipc=85.0) sim_rate=95727 (inst/sec) elapsed = 0:0:28:24 / Thu Apr 12 18:03:31 2018
GPGPU-Sim PTX: 165500000 instructions simulated : ctaid=(4,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1919500  inst.: 163257250 (ipc=85.1) sim_rate=95752 (inst/sec) elapsed = 0:0:28:25 / Thu Apr 12 18:03:32 2018
GPGPU-Sim PTX: 165600000 instructions simulated : ctaid=(4,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1920500  inst.: 163352635 (ipc=85.1) sim_rate=95751 (inst/sec) elapsed = 0:0:28:26 / Thu Apr 12 18:03:33 2018
GPGPU-Sim PTX: 165700000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1921500  inst.: 163452020 (ipc=85.1) sim_rate=95753 (inst/sec) elapsed = 0:0:28:27 / Thu Apr 12 18:03:34 2018
GPGPU-Sim PTX: 165800000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 1922500  inst.: 163558009 (ipc=85.1) sim_rate=95759 (inst/sec) elapsed = 0:0:28:28 / Thu Apr 12 18:03:35 2018
GPGPU-Sim PTX: 165900000 instructions simulated : ctaid=(8,2,0) tid=(2,1,0)
GPGPU-Sim PTX: 166000000 instructions simulated : ctaid=(7,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1924000  inst.: 163704810 (ipc=85.1) sim_rate=95789 (inst/sec) elapsed = 0:0:28:29 / Thu Apr 12 18:03:36 2018
GPGPU-Sim PTX: 166100000 instructions simulated : ctaid=(8,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 1925000  inst.: 163789895 (ipc=85.1) sim_rate=95783 (inst/sec) elapsed = 0:0:28:30 / Thu Apr 12 18:03:37 2018
GPGPU-Sim PTX: 166200000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1926000  inst.: 163879755 (ipc=85.1) sim_rate=95780 (inst/sec) elapsed = 0:0:28:31 / Thu Apr 12 18:03:38 2018
GPGPU-Sim uArch: cycles simulated: 1927000  inst.: 163962101 (ipc=85.1) sim_rate=95772 (inst/sec) elapsed = 0:0:28:32 / Thu Apr 12 18:03:39 2018
GPGPU-Sim PTX: 166300000 instructions simulated : ctaid=(4,1,0) tid=(1,4,0)
GPGPU-Sim PTX: 166400000 instructions simulated : ctaid=(3,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1928500  inst.: 164091392 (ipc=85.1) sim_rate=95791 (inst/sec) elapsed = 0:0:28:33 / Thu Apr 12 18:03:40 2018
GPGPU-Sim PTX: 166500000 instructions simulated : ctaid=(2,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1929500  inst.: 164177433 (ipc=85.1) sim_rate=95786 (inst/sec) elapsed = 0:0:28:34 / Thu Apr 12 18:03:41 2018
GPGPU-Sim PTX: 166600000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 1930500  inst.: 164272639 (ipc=85.1) sim_rate=95785 (inst/sec) elapsed = 0:0:28:35 / Thu Apr 12 18:03:42 2018
GPGPU-Sim PTX: 166700000 instructions simulated : ctaid=(7,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 1931500  inst.: 164371573 (ipc=85.1) sim_rate=95787 (inst/sec) elapsed = 0:0:28:36 / Thu Apr 12 18:03:43 2018
GPGPU-Sim PTX: 166800000 instructions simulated : ctaid=(2,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1933000  inst.: 164511549 (ipc=85.1) sim_rate=95813 (inst/sec) elapsed = 0:0:28:37 / Thu Apr 12 18:03:44 2018
GPGPU-Sim PTX: 166900000 instructions simulated : ctaid=(7,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1934000  inst.: 164594943 (ipc=85.1) sim_rate=95806 (inst/sec) elapsed = 0:0:28:38 / Thu Apr 12 18:03:45 2018
GPGPU-Sim PTX: 167000000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 1935000  inst.: 164693324 (ipc=85.1) sim_rate=95807 (inst/sec) elapsed = 0:0:28:39 / Thu Apr 12 18:03:46 2018
GPGPU-Sim PTX: 167100000 instructions simulated : ctaid=(0,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 1936000  inst.: 164776744 (ipc=85.1) sim_rate=95800 (inst/sec) elapsed = 0:0:28:40 / Thu Apr 12 18:03:47 2018
GPGPU-Sim PTX: 167200000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 1937500  inst.: 164909359 (ipc=85.1) sim_rate=95821 (inst/sec) elapsed = 0:0:28:41 / Thu Apr 12 18:03:48 2018
GPGPU-Sim PTX: 167300000 instructions simulated : ctaid=(6,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1938500  inst.: 164990144 (ipc=85.1) sim_rate=95813 (inst/sec) elapsed = 0:0:28:42 / Thu Apr 12 18:03:49 2018
GPGPU-Sim PTX: 167400000 instructions simulated : ctaid=(1,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 1939500  inst.: 165088418 (ipc=85.1) sim_rate=95814 (inst/sec) elapsed = 0:0:28:43 / Thu Apr 12 18:03:50 2018
GPGPU-Sim PTX: 167500000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 1940500  inst.: 165183974 (ipc=85.1) sim_rate=95814 (inst/sec) elapsed = 0:0:28:44 / Thu Apr 12 18:03:51 2018
GPGPU-Sim PTX: 167600000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1941500  inst.: 165275037 (ipc=85.1) sim_rate=95811 (inst/sec) elapsed = 0:0:28:45 / Thu Apr 12 18:03:52 2018
GPGPU-Sim PTX: 167700000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1942500  inst.: 165375042 (ipc=85.1) sim_rate=95814 (inst/sec) elapsed = 0:0:28:46 / Thu Apr 12 18:03:53 2018
GPGPU-Sim PTX: 167800000 instructions simulated : ctaid=(8,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1944000  inst.: 165520241 (ipc=85.1) sim_rate=95842 (inst/sec) elapsed = 0:0:28:47 / Thu Apr 12 18:03:54 2018
GPGPU-Sim PTX: 167900000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1945000  inst.: 165606229 (ipc=85.1) sim_rate=95836 (inst/sec) elapsed = 0:0:28:48 / Thu Apr 12 18:03:55 2018
GPGPU-Sim PTX: 168000000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 1946000  inst.: 165692207 (ipc=85.1) sim_rate=95831 (inst/sec) elapsed = 0:0:28:49 / Thu Apr 12 18:03:56 2018
GPGPU-Sim PTX: 168100000 instructions simulated : ctaid=(4,2,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1947000  inst.: 165792907 (ipc=85.2) sim_rate=95834 (inst/sec) elapsed = 0:0:28:50 / Thu Apr 12 18:03:57 2018
GPGPU-Sim PTX: 168200000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 1948000  inst.: 165890796 (ipc=85.2) sim_rate=95835 (inst/sec) elapsed = 0:0:28:51 / Thu Apr 12 18:03:58 2018
GPGPU-Sim PTX: 168300000 instructions simulated : ctaid=(4,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 1949000  inst.: 165984870 (ipc=85.2) sim_rate=95834 (inst/sec) elapsed = 0:0:28:52 / Thu Apr 12 18:03:59 2018
GPGPU-Sim PTX: 168400000 instructions simulated : ctaid=(4,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1950500  inst.: 166119176 (ipc=85.2) sim_rate=95856 (inst/sec) elapsed = 0:0:28:53 / Thu Apr 12 18:04:00 2018
GPGPU-Sim PTX: 168500000 instructions simulated : ctaid=(6,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 1951500  inst.: 166215689 (ipc=85.2) sim_rate=95856 (inst/sec) elapsed = 0:0:28:54 / Thu Apr 12 18:04:01 2018
GPGPU-Sim PTX: 168600000 instructions simulated : ctaid=(7,6,0) tid=(5,3,0)
GPGPU-Sim PTX: 168700000 instructions simulated : ctaid=(6,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1953000  inst.: 166365625 (ipc=85.2) sim_rate=95887 (inst/sec) elapsed = 0:0:28:55 / Thu Apr 12 18:04:02 2018
GPGPU-Sim PTX: 168800000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 1954000  inst.: 166466843 (ipc=85.2) sim_rate=95891 (inst/sec) elapsed = 0:0:28:56 / Thu Apr 12 18:04:03 2018
GPGPU-Sim PTX: 168900000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1955000  inst.: 166566013 (ipc=85.2) sim_rate=95892 (inst/sec) elapsed = 0:0:28:57 / Thu Apr 12 18:04:04 2018
GPGPU-Sim PTX: 169000000 instructions simulated : ctaid=(2,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1956000  inst.: 166660652 (ipc=85.2) sim_rate=95892 (inst/sec) elapsed = 0:0:28:58 / Thu Apr 12 18:04:05 2018
GPGPU-Sim PTX: 169100000 instructions simulated : ctaid=(4,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1957000  inst.: 166751005 (ipc=85.2) sim_rate=95889 (inst/sec) elapsed = 0:0:28:59 / Thu Apr 12 18:04:06 2018
GPGPU-Sim uArch: cycles simulated: 1958000  inst.: 166833445 (ipc=85.2) sim_rate=95881 (inst/sec) elapsed = 0:0:29:00 / Thu Apr 12 18:04:07 2018
GPGPU-Sim PTX: 169200000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1959000  inst.: 166928135 (ipc=85.2) sim_rate=95880 (inst/sec) elapsed = 0:0:29:01 / Thu Apr 12 18:04:08 2018
GPGPU-Sim PTX: 169300000 instructions simulated : ctaid=(2,0,0) tid=(2,3,0)
GPGPU-Sim PTX: 169400000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 1960500  inst.: 167060246 (ipc=85.2) sim_rate=95901 (inst/sec) elapsed = 0:0:29:02 / Thu Apr 12 18:04:09 2018
GPGPU-Sim PTX: 169500000 instructions simulated : ctaid=(4,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1961500  inst.: 167156915 (ipc=85.2) sim_rate=95901 (inst/sec) elapsed = 0:0:29:03 / Thu Apr 12 18:04:10 2018
GPGPU-Sim PTX: 169600000 instructions simulated : ctaid=(1,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1962500  inst.: 167256275 (ipc=85.2) sim_rate=95903 (inst/sec) elapsed = 0:0:29:04 / Thu Apr 12 18:04:11 2018
GPGPU-Sim PTX: 169700000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1963500  inst.: 167349624 (ipc=85.2) sim_rate=95902 (inst/sec) elapsed = 0:0:29:05 / Thu Apr 12 18:04:12 2018
GPGPU-Sim PTX: 169800000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 1965000  inst.: 167488358 (ipc=85.2) sim_rate=95926 (inst/sec) elapsed = 0:0:29:06 / Thu Apr 12 18:04:13 2018
GPGPU-Sim PTX: 169900000 instructions simulated : ctaid=(6,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1966000  inst.: 167566309 (ipc=85.2) sim_rate=95916 (inst/sec) elapsed = 0:0:29:07 / Thu Apr 12 18:04:14 2018
GPGPU-Sim PTX: 170000000 instructions simulated : ctaid=(8,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 1967000  inst.: 167660382 (ipc=85.2) sim_rate=95915 (inst/sec) elapsed = 0:0:29:08 / Thu Apr 12 18:04:15 2018
GPGPU-Sim PTX: 170100000 instructions simulated : ctaid=(7,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1968000  inst.: 167758149 (ipc=85.2) sim_rate=95916 (inst/sec) elapsed = 0:0:29:09 / Thu Apr 12 18:04:16 2018
GPGPU-Sim PTX: 170200000 instructions simulated : ctaid=(5,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1969500  inst.: 167906453 (ipc=85.3) sim_rate=95946 (inst/sec) elapsed = 0:0:29:10 / Thu Apr 12 18:04:17 2018
GPGPU-Sim PTX: 170300000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1970500  inst.: 167996439 (ipc=85.3) sim_rate=95943 (inst/sec) elapsed = 0:0:29:11 / Thu Apr 12 18:04:18 2018
GPGPU-Sim PTX: 170400000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 1971500  inst.: 168093535 (ipc=85.3) sim_rate=95943 (inst/sec) elapsed = 0:0:29:12 / Thu Apr 12 18:04:19 2018
GPGPU-Sim PTX: 170500000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1972500  inst.: 168178566 (ipc=85.3) sim_rate=95937 (inst/sec) elapsed = 0:0:29:13 / Thu Apr 12 18:04:20 2018
GPGPU-Sim PTX: 170600000 instructions simulated : ctaid=(0,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 1973500  inst.: 168273504 (ipc=85.3) sim_rate=95937 (inst/sec) elapsed = 0:0:29:14 / Thu Apr 12 18:04:21 2018
GPGPU-Sim PTX: 170700000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 170800000 instructions simulated : ctaid=(2,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 1975000  inst.: 168416179 (ipc=85.3) sim_rate=95963 (inst/sec) elapsed = 0:0:29:15 / Thu Apr 12 18:04:22 2018
GPGPU-Sim uArch: cycles simulated: 1976000  inst.: 168510116 (ipc=85.3) sim_rate=95962 (inst/sec) elapsed = 0:0:29:16 / Thu Apr 12 18:04:23 2018
GPGPU-Sim PTX: 170900000 instructions simulated : ctaid=(5,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1977000  inst.: 168602407 (ipc=85.3) sim_rate=95960 (inst/sec) elapsed = 0:0:29:17 / Thu Apr 12 18:04:24 2018
GPGPU-Sim PTX: 171000000 instructions simulated : ctaid=(4,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 1978000  inst.: 168699669 (ipc=85.3) sim_rate=95961 (inst/sec) elapsed = 0:0:29:18 / Thu Apr 12 18:04:25 2018
GPGPU-Sim PTX: 171100000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 171200000 instructions simulated : ctaid=(7,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1979500  inst.: 168827117 (ipc=85.3) sim_rate=95979 (inst/sec) elapsed = 0:0:29:19 / Thu Apr 12 18:04:26 2018
GPGPU-Sim PTX: 171300000 instructions simulated : ctaid=(6,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 1980500  inst.: 168917871 (ipc=85.3) sim_rate=95976 (inst/sec) elapsed = 0:0:29:20 / Thu Apr 12 18:04:27 2018
GPGPU-Sim PTX: 171400000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 1981500  inst.: 169008095 (ipc=85.3) sim_rate=95972 (inst/sec) elapsed = 0:0:29:21 / Thu Apr 12 18:04:28 2018
GPGPU-Sim PTX: 171500000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1983000  inst.: 169154747 (ipc=85.3) sim_rate=96001 (inst/sec) elapsed = 0:0:29:22 / Thu Apr 12 18:04:29 2018
GPGPU-Sim PTX: 171600000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1984000  inst.: 169255987 (ipc=85.3) sim_rate=96004 (inst/sec) elapsed = 0:0:29:23 / Thu Apr 12 18:04:30 2018
GPGPU-Sim PTX: 171700000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 1985000  inst.: 169356734 (ipc=85.3) sim_rate=96007 (inst/sec) elapsed = 0:0:29:24 / Thu Apr 12 18:04:31 2018
GPGPU-Sim PTX: 171800000 instructions simulated : ctaid=(5,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 1986000  inst.: 169451666 (ipc=85.3) sim_rate=96006 (inst/sec) elapsed = 0:0:29:25 / Thu Apr 12 18:04:32 2018
GPGPU-Sim PTX: 171900000 instructions simulated : ctaid=(1,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 1987000  inst.: 169536810 (ipc=85.3) sim_rate=96000 (inst/sec) elapsed = 0:0:29:26 / Thu Apr 12 18:04:33 2018
GPGPU-Sim PTX: 172000000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 1988500  inst.: 169657549 (ipc=85.3) sim_rate=96014 (inst/sec) elapsed = 0:0:29:27 / Thu Apr 12 18:04:34 2018
GPGPU-Sim PTX: 172100000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 1989500  inst.: 169743352 (ipc=85.3) sim_rate=96008 (inst/sec) elapsed = 0:0:29:28 / Thu Apr 12 18:04:35 2018
GPGPU-Sim PTX: 172200000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim PTX: 172300000 instructions simulated : ctaid=(6,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 1991000  inst.: 169892940 (ipc=85.3) sim_rate=96038 (inst/sec) elapsed = 0:0:29:29 / Thu Apr 12 18:04:36 2018
GPGPU-Sim uArch: cycles simulated: 1992000  inst.: 169984876 (ipc=85.3) sim_rate=96036 (inst/sec) elapsed = 0:0:29:30 / Thu Apr 12 18:04:37 2018
GPGPU-Sim PTX: 172400000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 1993000  inst.: 170081816 (ipc=85.3) sim_rate=96037 (inst/sec) elapsed = 0:0:29:31 / Thu Apr 12 18:04:38 2018
GPGPU-Sim PTX: 172500000 instructions simulated : ctaid=(7,2,0) tid=(4,2,0)
GPGPU-Sim PTX: 172600000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 1994500  inst.: 170222239 (ipc=85.3) sim_rate=96062 (inst/sec) elapsed = 0:0:29:32 / Thu Apr 12 18:04:39 2018
GPGPU-Sim PTX: 172700000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 1995500  inst.: 170310706 (ipc=85.3) sim_rate=96057 (inst/sec) elapsed = 0:0:29:33 / Thu Apr 12 18:04:40 2018
GPGPU-Sim PTX: 172800000 instructions simulated : ctaid=(4,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 1996500  inst.: 170397792 (ipc=85.3) sim_rate=96052 (inst/sec) elapsed = 0:0:29:34 / Thu Apr 12 18:04:41 2018
GPGPU-Sim PTX: 172900000 instructions simulated : ctaid=(1,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 1998000  inst.: 170524535 (ipc=85.3) sim_rate=96070 (inst/sec) elapsed = 0:0:29:35 / Thu Apr 12 18:04:42 2018
GPGPU-Sim PTX: 173000000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 1999000  inst.: 170618108 (ipc=85.4) sim_rate=96068 (inst/sec) elapsed = 0:0:29:36 / Thu Apr 12 18:04:43 2018
GPGPU-Sim PTX: 173100000 instructions simulated : ctaid=(1,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2000000  inst.: 170713592 (ipc=85.4) sim_rate=96068 (inst/sec) elapsed = 0:0:29:37 / Thu Apr 12 18:04:44 2018
GPGPU-Sim PTX: 173200000 instructions simulated : ctaid=(8,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2001000  inst.: 170810840 (ipc=85.4) sim_rate=96069 (inst/sec) elapsed = 0:0:29:38 / Thu Apr 12 18:04:45 2018
GPGPU-Sim PTX: 173300000 instructions simulated : ctaid=(4,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2002500  inst.: 170945193 (ipc=85.4) sim_rate=96090 (inst/sec) elapsed = 0:0:29:39 / Thu Apr 12 18:04:46 2018
GPGPU-Sim PTX: 173400000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2003500  inst.: 171023498 (ipc=85.4) sim_rate=96080 (inst/sec) elapsed = 0:0:29:40 / Thu Apr 12 18:04:47 2018
GPGPU-Sim PTX: 173500000 instructions simulated : ctaid=(5,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2004500  inst.: 171105337 (ipc=85.4) sim_rate=96072 (inst/sec) elapsed = 0:0:29:41 / Thu Apr 12 18:04:48 2018
GPGPU-Sim PTX: 173600000 instructions simulated : ctaid=(5,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2006000  inst.: 171236606 (ipc=85.4) sim_rate=96092 (inst/sec) elapsed = 0:0:29:42 / Thu Apr 12 18:04:49 2018
GPGPU-Sim PTX: 173700000 instructions simulated : ctaid=(3,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2007000  inst.: 171325415 (ipc=85.4) sim_rate=96088 (inst/sec) elapsed = 0:0:29:43 / Thu Apr 12 18:04:50 2018
GPGPU-Sim PTX: 173800000 instructions simulated : ctaid=(2,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2008000  inst.: 171430063 (ipc=85.4) sim_rate=96093 (inst/sec) elapsed = 0:0:29:44 / Thu Apr 12 18:04:51 2018
GPGPU-Sim PTX: 173900000 instructions simulated : ctaid=(7,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2009500  inst.: 171557589 (ipc=85.4) sim_rate=96110 (inst/sec) elapsed = 0:0:29:45 / Thu Apr 12 18:04:52 2018
GPGPU-Sim PTX: 174000000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2010500  inst.: 171640552 (ipc=85.4) sim_rate=96103 (inst/sec) elapsed = 0:0:29:46 / Thu Apr 12 18:04:53 2018
GPGPU-Sim PTX: 174100000 instructions simulated : ctaid=(2,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2011500  inst.: 171726691 (ipc=85.4) sim_rate=96097 (inst/sec) elapsed = 0:0:29:47 / Thu Apr 12 18:04:54 2018
GPGPU-Sim PTX: 174200000 instructions simulated : ctaid=(0,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2013000  inst.: 171851899 (ipc=85.4) sim_rate=96114 (inst/sec) elapsed = 0:0:29:48 / Thu Apr 12 18:04:55 2018
GPGPU-Sim PTX: 174300000 instructions simulated : ctaid=(7,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2014000  inst.: 171937662 (ipc=85.4) sim_rate=96108 (inst/sec) elapsed = 0:0:29:49 / Thu Apr 12 18:04:56 2018
GPGPU-Sim PTX: 174400000 instructions simulated : ctaid=(3,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2015000  inst.: 172026027 (ipc=85.4) sim_rate=96103 (inst/sec) elapsed = 0:0:29:50 / Thu Apr 12 18:04:57 2018
GPGPU-Sim PTX: 174500000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim PTX: 174600000 instructions simulated : ctaid=(8,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2016500  inst.: 172163294 (ipc=85.4) sim_rate=96126 (inst/sec) elapsed = 0:0:29:51 / Thu Apr 12 18:04:58 2018
GPGPU-Sim PTX: 174700000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2017500  inst.: 172263950 (ipc=85.4) sim_rate=96129 (inst/sec) elapsed = 0:0:29:52 / Thu Apr 12 18:04:59 2018
GPGPU-Sim uArch: cycles simulated: 2018500  inst.: 172352975 (ipc=85.4) sim_rate=96125 (inst/sec) elapsed = 0:0:29:53 / Thu Apr 12 18:05:00 2018
GPGPU-Sim PTX: 174800000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2019500  inst.: 172435324 (ipc=85.4) sim_rate=96117 (inst/sec) elapsed = 0:0:29:54 / Thu Apr 12 18:05:01 2018
GPGPU-Sim PTX: 174900000 instructions simulated : ctaid=(4,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2020500  inst.: 172512168 (ipc=85.4) sim_rate=96107 (inst/sec) elapsed = 0:0:29:55 / Thu Apr 12 18:05:02 2018
GPGPU-Sim PTX: 175000000 instructions simulated : ctaid=(1,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2022000  inst.: 172645137 (ipc=85.4) sim_rate=96127 (inst/sec) elapsed = 0:0:29:56 / Thu Apr 12 18:05:03 2018
GPGPU-Sim PTX: 175100000 instructions simulated : ctaid=(5,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2023000  inst.: 172726029 (ipc=85.4) sim_rate=96119 (inst/sec) elapsed = 0:0:29:57 / Thu Apr 12 18:05:04 2018
GPGPU-Sim PTX: 175200000 instructions simulated : ctaid=(5,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2024000  inst.: 172825263 (ipc=85.4) sim_rate=96120 (inst/sec) elapsed = 0:0:29:58 / Thu Apr 12 18:05:05 2018
GPGPU-Sim PTX: 175300000 instructions simulated : ctaid=(4,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2025000  inst.: 172918575 (ipc=85.4) sim_rate=96119 (inst/sec) elapsed = 0:0:29:59 / Thu Apr 12 18:05:06 2018
GPGPU-Sim PTX: 175400000 instructions simulated : ctaid=(1,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2026000  inst.: 173012114 (ipc=85.4) sim_rate=96117 (inst/sec) elapsed = 0:0:30:00 / Thu Apr 12 18:05:07 2018
GPGPU-Sim PTX: 175500000 instructions simulated : ctaid=(0,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2027500  inst.: 173126723 (ipc=85.4) sim_rate=96128 (inst/sec) elapsed = 0:0:30:01 / Thu Apr 12 18:05:08 2018
GPGPU-Sim PTX: 175600000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2028500  inst.: 173204494 (ipc=85.4) sim_rate=96117 (inst/sec) elapsed = 0:0:30:02 / Thu Apr 12 18:05:09 2018
GPGPU-Sim PTX: 175700000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2029500  inst.: 173291730 (ipc=85.4) sim_rate=96112 (inst/sec) elapsed = 0:0:30:03 / Thu Apr 12 18:05:10 2018
GPGPU-Sim PTX: 175800000 instructions simulated : ctaid=(1,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2030500  inst.: 173379913 (ipc=85.4) sim_rate=96108 (inst/sec) elapsed = 0:0:30:04 / Thu Apr 12 18:05:11 2018
GPGPU-Sim PTX: 175900000 instructions simulated : ctaid=(3,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2032000  inst.: 173510819 (ipc=85.4) sim_rate=96127 (inst/sec) elapsed = 0:0:30:05 / Thu Apr 12 18:05:12 2018
GPGPU-Sim PTX: 176000000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2033000  inst.: 173590574 (ipc=85.4) sim_rate=96118 (inst/sec) elapsed = 0:0:30:06 / Thu Apr 12 18:05:13 2018
GPGPU-Sim PTX: 176100000 instructions simulated : ctaid=(4,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2034500  inst.: 173711006 (ipc=85.4) sim_rate=96132 (inst/sec) elapsed = 0:0:30:07 / Thu Apr 12 18:05:14 2018
GPGPU-Sim PTX: 176200000 instructions simulated : ctaid=(2,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2035500  inst.: 173790326 (ipc=85.4) sim_rate=96122 (inst/sec) elapsed = 0:0:30:08 / Thu Apr 12 18:05:15 2018
GPGPU-Sim PTX: 176300000 instructions simulated : ctaid=(0,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2037000  inst.: 173920479 (ipc=85.4) sim_rate=96141 (inst/sec) elapsed = 0:0:30:09 / Thu Apr 12 18:05:16 2018
GPGPU-Sim PTX: 176400000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2038000  inst.: 174009289 (ipc=85.4) sim_rate=96137 (inst/sec) elapsed = 0:0:30:10 / Thu Apr 12 18:05:17 2018
GPGPU-Sim PTX: 176500000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2039000  inst.: 174099032 (ipc=85.4) sim_rate=96134 (inst/sec) elapsed = 0:0:30:11 / Thu Apr 12 18:05:18 2018
GPGPU-Sim PTX: 176600000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2040000  inst.: 174193348 (ipc=85.4) sim_rate=96133 (inst/sec) elapsed = 0:0:30:12 / Thu Apr 12 18:05:19 2018
GPGPU-Sim PTX: 176700000 instructions simulated : ctaid=(8,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2041000  inst.: 174281923 (ipc=85.4) sim_rate=96129 (inst/sec) elapsed = 0:0:30:13 / Thu Apr 12 18:05:20 2018
GPGPU-Sim PTX: 176800000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2042500  inst.: 174406395 (ipc=85.4) sim_rate=96144 (inst/sec) elapsed = 0:0:30:14 / Thu Apr 12 18:05:21 2018
GPGPU-Sim PTX: 176900000 instructions simulated : ctaid=(6,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2043500  inst.: 174489265 (ipc=85.4) sim_rate=96137 (inst/sec) elapsed = 0:0:30:15 / Thu Apr 12 18:05:22 2018
GPGPU-Sim PTX: 177000000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2044500  inst.: 174572730 (ipc=85.4) sim_rate=96130 (inst/sec) elapsed = 0:0:30:16 / Thu Apr 12 18:05:23 2018
GPGPU-Sim PTX: 177100000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2046000  inst.: 174698604 (ipc=85.4) sim_rate=96146 (inst/sec) elapsed = 0:0:30:17 / Thu Apr 12 18:05:24 2018
GPGPU-Sim PTX: 177200000 instructions simulated : ctaid=(2,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2047000  inst.: 174783674 (ipc=85.4) sim_rate=96140 (inst/sec) elapsed = 0:0:30:18 / Thu Apr 12 18:05:25 2018
GPGPU-Sim PTX: 177300000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2048000  inst.: 174864803 (ipc=85.4) sim_rate=96132 (inst/sec) elapsed = 0:0:30:19 / Thu Apr 12 18:05:26 2018
GPGPU-Sim PTX: 177400000 instructions simulated : ctaid=(7,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2049500  inst.: 174985579 (ipc=85.4) sim_rate=96145 (inst/sec) elapsed = 0:0:30:20 / Thu Apr 12 18:05:27 2018
GPGPU-Sim PTX: 177500000 instructions simulated : ctaid=(6,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2050500  inst.: 175069597 (ipc=85.4) sim_rate=96139 (inst/sec) elapsed = 0:0:30:21 / Thu Apr 12 18:05:28 2018
GPGPU-Sim PTX: 177600000 instructions simulated : ctaid=(3,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2051500  inst.: 175156722 (ipc=85.4) sim_rate=96134 (inst/sec) elapsed = 0:0:30:22 / Thu Apr 12 18:05:29 2018
GPGPU-Sim PTX: 177700000 instructions simulated : ctaid=(4,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2052500  inst.: 175236114 (ipc=85.4) sim_rate=96125 (inst/sec) elapsed = 0:0:30:23 / Thu Apr 12 18:05:30 2018
GPGPU-Sim PTX: 177800000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2053500  inst.: 175317820 (ipc=85.4) sim_rate=96117 (inst/sec) elapsed = 0:0:30:24 / Thu Apr 12 18:05:31 2018
GPGPU-Sim uArch: cycles simulated: 2054500  inst.: 175395241 (ipc=85.4) sim_rate=96106 (inst/sec) elapsed = 0:0:30:25 / Thu Apr 12 18:05:32 2018
GPGPU-Sim PTX: 177900000 instructions simulated : ctaid=(6,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2055500  inst.: 175481307 (ipc=85.4) sim_rate=96101 (inst/sec) elapsed = 0:0:30:26 / Thu Apr 12 18:05:33 2018
GPGPU-Sim PTX: 178000000 instructions simulated : ctaid=(1,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2057000  inst.: 175590837 (ipc=85.4) sim_rate=96108 (inst/sec) elapsed = 0:0:30:27 / Thu Apr 12 18:05:34 2018
GPGPU-Sim PTX: 178100000 instructions simulated : ctaid=(7,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2058000  inst.: 175677869 (ipc=85.4) sim_rate=96103 (inst/sec) elapsed = 0:0:30:28 / Thu Apr 12 18:05:35 2018
GPGPU-Sim PTX: 178200000 instructions simulated : ctaid=(5,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2059000  inst.: 175755037 (ipc=85.4) sim_rate=96093 (inst/sec) elapsed = 0:0:30:29 / Thu Apr 12 18:05:36 2018
GPGPU-Sim PTX: 178300000 instructions simulated : ctaid=(3,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2060000  inst.: 175833778 (ipc=85.4) sim_rate=96084 (inst/sec) elapsed = 0:0:30:30 / Thu Apr 12 18:05:37 2018
GPGPU-Sim PTX: 178400000 instructions simulated : ctaid=(3,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2061500  inst.: 175951600 (ipc=85.4) sim_rate=96095 (inst/sec) elapsed = 0:0:30:31 / Thu Apr 12 18:05:38 2018
GPGPU-Sim PTX: 178500000 instructions simulated : ctaid=(7,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2062500  inst.: 176022717 (ipc=85.3) sim_rate=96082 (inst/sec) elapsed = 0:0:30:32 / Thu Apr 12 18:05:39 2018
GPGPU-Sim uArch: cycles simulated: 2063500  inst.: 176100975 (ipc=85.3) sim_rate=96072 (inst/sec) elapsed = 0:0:30:33 / Thu Apr 12 18:05:40 2018
GPGPU-Sim PTX: 178600000 instructions simulated : ctaid=(8,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 178700000 instructions simulated : ctaid=(5,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2065000  inst.: 176218347 (ipc=85.3) sim_rate=96084 (inst/sec) elapsed = 0:0:30:34 / Thu Apr 12 18:05:41 2018
GPGPU-Sim PTX: 178800000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2066000  inst.: 176304006 (ipc=85.3) sim_rate=96078 (inst/sec) elapsed = 0:0:30:35 / Thu Apr 12 18:05:42 2018
GPGPU-Sim uArch: cycles simulated: 2067000  inst.: 176389156 (ipc=85.3) sim_rate=96072 (inst/sec) elapsed = 0:0:30:36 / Thu Apr 12 18:05:43 2018
GPGPU-Sim PTX: 178900000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2068000  inst.: 176470583 (ipc=85.3) sim_rate=96064 (inst/sec) elapsed = 0:0:30:37 / Thu Apr 12 18:05:44 2018
GPGPU-Sim PTX: 179000000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2069000  inst.: 176557254 (ipc=85.3) sim_rate=96059 (inst/sec) elapsed = 0:0:30:38 / Thu Apr 12 18:05:45 2018
GPGPU-Sim PTX: 179100000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2070000  inst.: 176633629 (ipc=85.3) sim_rate=96048 (inst/sec) elapsed = 0:0:30:39 / Thu Apr 12 18:05:46 2018
GPGPU-Sim PTX: 179200000 instructions simulated : ctaid=(4,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2071500  inst.: 176758335 (ipc=85.3) sim_rate=96064 (inst/sec) elapsed = 0:0:30:40 / Thu Apr 12 18:05:47 2018
GPGPU-Sim PTX: 179300000 instructions simulated : ctaid=(1,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2072500  inst.: 176841088 (ipc=85.3) sim_rate=96057 (inst/sec) elapsed = 0:0:30:41 / Thu Apr 12 18:05:48 2018
GPGPU-Sim PTX: 179400000 instructions simulated : ctaid=(3,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2073500  inst.: 176934470 (ipc=85.3) sim_rate=96055 (inst/sec) elapsed = 0:0:30:42 / Thu Apr 12 18:05:49 2018
GPGPU-Sim PTX: 179500000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2075000  inst.: 177058096 (ipc=85.3) sim_rate=96070 (inst/sec) elapsed = 0:0:30:43 / Thu Apr 12 18:05:50 2018
GPGPU-Sim PTX: 179600000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2076000  inst.: 177143105 (ipc=85.3) sim_rate=96064 (inst/sec) elapsed = 0:0:30:44 / Thu Apr 12 18:05:51 2018
GPGPU-Sim PTX: 179700000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2077000  inst.: 177216142 (ipc=85.3) sim_rate=96052 (inst/sec) elapsed = 0:0:30:45 / Thu Apr 12 18:05:52 2018
GPGPU-Sim PTX: 179800000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2078000  inst.: 177299229 (ipc=85.3) sim_rate=96045 (inst/sec) elapsed = 0:0:30:46 / Thu Apr 12 18:05:53 2018
GPGPU-Sim PTX: 179900000 instructions simulated : ctaid=(1,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2079500  inst.: 177425971 (ipc=85.3) sim_rate=96061 (inst/sec) elapsed = 0:0:30:47 / Thu Apr 12 18:05:54 2018
GPGPU-Sim PTX: 180000000 instructions simulated : ctaid=(6,1,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2080500  inst.: 177513645 (ipc=85.3) sim_rate=96057 (inst/sec) elapsed = 0:0:30:48 / Thu Apr 12 18:05:55 2018
GPGPU-Sim PTX: 180100000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2081500  inst.: 177604214 (ipc=85.3) sim_rate=96054 (inst/sec) elapsed = 0:0:30:49 / Thu Apr 12 18:05:56 2018
GPGPU-Sim PTX: 180200000 instructions simulated : ctaid=(1,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2082500  inst.: 177686025 (ipc=85.3) sim_rate=96046 (inst/sec) elapsed = 0:0:30:50 / Thu Apr 12 18:05:57 2018
GPGPU-Sim uArch: cycles simulated: 2083500  inst.: 177766628 (ipc=85.3) sim_rate=96038 (inst/sec) elapsed = 0:0:30:51 / Thu Apr 12 18:05:58 2018
GPGPU-Sim PTX: 180300000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim PTX: 180400000 instructions simulated : ctaid=(2,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2085000  inst.: 177890151 (ipc=85.3) sim_rate=96052 (inst/sec) elapsed = 0:0:30:52 / Thu Apr 12 18:05:59 2018
GPGPU-Sim uArch: cycles simulated: 2086000  inst.: 177967477 (ipc=85.3) sim_rate=96042 (inst/sec) elapsed = 0:0:30:53 / Thu Apr 12 18:06:00 2018
GPGPU-Sim PTX: 180500000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2087000  inst.: 178046868 (ipc=85.3) sim_rate=96033 (inst/sec) elapsed = 0:0:30:54 / Thu Apr 12 18:06:01 2018
GPGPU-Sim PTX: 180600000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2088500  inst.: 178167714 (ipc=85.3) sim_rate=96047 (inst/sec) elapsed = 0:0:30:55 / Thu Apr 12 18:06:02 2018
GPGPU-Sim PTX: 180700000 instructions simulated : ctaid=(1,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2089500  inst.: 178246751 (ipc=85.3) sim_rate=96038 (inst/sec) elapsed = 0:0:30:56 / Thu Apr 12 18:06:03 2018
GPGPU-Sim PTX: 180800000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2090500  inst.: 178328734 (ipc=85.3) sim_rate=96030 (inst/sec) elapsed = 0:0:30:57 / Thu Apr 12 18:06:04 2018
GPGPU-Sim PTX: 180900000 instructions simulated : ctaid=(4,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2092000  inst.: 178452228 (ipc=85.3) sim_rate=96045 (inst/sec) elapsed = 0:0:30:58 / Thu Apr 12 18:06:05 2018
GPGPU-Sim PTX: 181000000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2093000  inst.: 178521625 (ipc=85.3) sim_rate=96030 (inst/sec) elapsed = 0:0:30:59 / Thu Apr 12 18:06:06 2018
GPGPU-Sim PTX: 181100000 instructions simulated : ctaid=(2,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2094000  inst.: 178597895 (ipc=85.3) sim_rate=96020 (inst/sec) elapsed = 0:0:31:00 / Thu Apr 12 18:06:07 2018
GPGPU-Sim PTX: 181200000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2095500  inst.: 178720431 (ipc=85.3) sim_rate=96034 (inst/sec) elapsed = 0:0:31:01 / Thu Apr 12 18:06:08 2018
GPGPU-Sim PTX: 181300000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2096500  inst.: 178795469 (ipc=85.3) sim_rate=96023 (inst/sec) elapsed = 0:0:31:02 / Thu Apr 12 18:06:09 2018
GPGPU-Sim PTX: 181400000 instructions simulated : ctaid=(2,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2097500  inst.: 178877236 (ipc=85.3) sim_rate=96015 (inst/sec) elapsed = 0:0:31:03 / Thu Apr 12 18:06:10 2018
GPGPU-Sim uArch: cycles simulated: 2098500  inst.: 178955872 (ipc=85.3) sim_rate=96006 (inst/sec) elapsed = 0:0:31:04 / Thu Apr 12 18:06:11 2018
GPGPU-Sim PTX: 181500000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim PTX: 181600000 instructions simulated : ctaid=(1,0,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2100000  inst.: 179084897 (ipc=85.3) sim_rate=96024 (inst/sec) elapsed = 0:0:31:05 / Thu Apr 12 18:06:12 2018
GPGPU-Sim PTX: 181700000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2101000  inst.: 179174264 (ipc=85.3) sim_rate=96020 (inst/sec) elapsed = 0:0:31:06 / Thu Apr 12 18:06:13 2018
GPGPU-Sim uArch: cycles simulated: 2102000  inst.: 179251287 (ipc=85.3) sim_rate=96010 (inst/sec) elapsed = 0:0:31:07 / Thu Apr 12 18:06:14 2018
GPGPU-Sim PTX: 181800000 instructions simulated : ctaid=(7,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2103000  inst.: 179332540 (ipc=85.3) sim_rate=96002 (inst/sec) elapsed = 0:0:31:08 / Thu Apr 12 18:06:15 2018
GPGPU-Sim PTX: 181900000 instructions simulated : ctaid=(8,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2104000  inst.: 179419021 (ipc=85.3) sim_rate=95997 (inst/sec) elapsed = 0:0:31:09 / Thu Apr 12 18:06:16 2018
GPGPU-Sim PTX: 182000000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2105500  inst.: 179530905 (ipc=85.3) sim_rate=96005 (inst/sec) elapsed = 0:0:31:10 / Thu Apr 12 18:06:17 2018
GPGPU-Sim PTX: 182100000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2106500  inst.: 179612876 (ipc=85.3) sim_rate=95998 (inst/sec) elapsed = 0:0:31:11 / Thu Apr 12 18:06:18 2018
GPGPU-Sim PTX: 182200000 instructions simulated : ctaid=(7,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2107500  inst.: 179690962 (ipc=85.3) sim_rate=95988 (inst/sec) elapsed = 0:0:31:12 / Thu Apr 12 18:06:19 2018
GPGPU-Sim PTX: 182300000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2109000  inst.: 179815415 (ipc=85.3) sim_rate=96003 (inst/sec) elapsed = 0:0:31:13 / Thu Apr 12 18:06:20 2018
GPGPU-Sim PTX: 182400000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2110000  inst.: 179902728 (ipc=85.3) sim_rate=95999 (inst/sec) elapsed = 0:0:31:14 / Thu Apr 12 18:06:21 2018
GPGPU-Sim PTX: 182500000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2111000  inst.: 179989434 (ipc=85.3) sim_rate=95994 (inst/sec) elapsed = 0:0:31:15 / Thu Apr 12 18:06:22 2018
GPGPU-Sim PTX: 182600000 instructions simulated : ctaid=(2,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2112500  inst.: 180108061 (ipc=85.3) sim_rate=96006 (inst/sec) elapsed = 0:0:31:16 / Thu Apr 12 18:06:23 2018
GPGPU-Sim PTX: 182700000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2113500  inst.: 180179587 (ipc=85.3) sim_rate=95993 (inst/sec) elapsed = 0:0:31:17 / Thu Apr 12 18:06:24 2018
GPGPU-Sim PTX: 182800000 instructions simulated : ctaid=(1,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2114500  inst.: 180255982 (ipc=85.2) sim_rate=95982 (inst/sec) elapsed = 0:0:31:18 / Thu Apr 12 18:06:25 2018
GPGPU-Sim uArch: cycles simulated: 2115500  inst.: 180337723 (ipc=85.2) sim_rate=95975 (inst/sec) elapsed = 0:0:31:19 / Thu Apr 12 18:06:26 2018
GPGPU-Sim PTX: 182900000 instructions simulated : ctaid=(4,4,0) tid=(0,2,0)
GPGPU-Sim PTX: 183000000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2117000  inst.: 180459805 (ipc=85.2) sim_rate=95989 (inst/sec) elapsed = 0:0:31:20 / Thu Apr 12 18:06:27 2018
GPGPU-Sim uArch: cycles simulated: 2118000  inst.: 180542736 (ipc=85.2) sim_rate=95982 (inst/sec) elapsed = 0:0:31:21 / Thu Apr 12 18:06:28 2018
GPGPU-Sim PTX: 183100000 instructions simulated : ctaid=(5,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2119000  inst.: 180619736 (ipc=85.2) sim_rate=95972 (inst/sec) elapsed = 0:0:31:22 / Thu Apr 12 18:06:29 2018
GPGPU-Sim PTX: 183200000 instructions simulated : ctaid=(6,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2120000  inst.: 180704031 (ipc=85.2) sim_rate=95966 (inst/sec) elapsed = 0:0:31:23 / Thu Apr 12 18:06:30 2018
GPGPU-Sim PTX: 183300000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2121500  inst.: 180833376 (ipc=85.2) sim_rate=95983 (inst/sec) elapsed = 0:0:31:24 / Thu Apr 12 18:06:31 2018
GPGPU-Sim PTX: 183400000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2122500  inst.: 180923555 (ipc=85.2) sim_rate=95980 (inst/sec) elapsed = 0:0:31:25 / Thu Apr 12 18:06:32 2018
GPGPU-Sim PTX: 183500000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2123500  inst.: 180998509 (ipc=85.2) sim_rate=95969 (inst/sec) elapsed = 0:0:31:26 / Thu Apr 12 18:06:33 2018
GPGPU-Sim PTX: 183600000 instructions simulated : ctaid=(2,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2125000  inst.: 181129162 (ipc=85.2) sim_rate=95987 (inst/sec) elapsed = 0:0:31:27 / Thu Apr 12 18:06:34 2018
GPGPU-Sim PTX: 183700000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2126000  inst.: 181206111 (ipc=85.2) sim_rate=95977 (inst/sec) elapsed = 0:0:31:28 / Thu Apr 12 18:06:35 2018
GPGPU-Sim PTX: 183800000 instructions simulated : ctaid=(1,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2127000  inst.: 181281746 (ipc=85.2) sim_rate=95967 (inst/sec) elapsed = 0:0:31:29 / Thu Apr 12 18:06:36 2018
GPGPU-Sim PTX: 183900000 instructions simulated : ctaid=(6,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2128500  inst.: 181403462 (ipc=85.2) sim_rate=95980 (inst/sec) elapsed = 0:0:31:30 / Thu Apr 12 18:06:37 2018
GPGPU-Sim PTX: 184000000 instructions simulated : ctaid=(1,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2129500  inst.: 181480127 (ipc=85.2) sim_rate=95970 (inst/sec) elapsed = 0:0:31:31 / Thu Apr 12 18:06:38 2018
GPGPU-Sim PTX: 184100000 instructions simulated : ctaid=(5,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2130500  inst.: 181572812 (ipc=85.2) sim_rate=95968 (inst/sec) elapsed = 0:0:31:32 / Thu Apr 12 18:06:39 2018
GPGPU-Sim PTX: 184200000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2131500  inst.: 181658230 (ipc=85.2) sim_rate=95963 (inst/sec) elapsed = 0:0:31:33 / Thu Apr 12 18:06:40 2018
GPGPU-Sim PTX: 184300000 instructions simulated : ctaid=(5,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2132500  inst.: 181738556 (ipc=85.2) sim_rate=95954 (inst/sec) elapsed = 0:0:31:34 / Thu Apr 12 18:06:41 2018
GPGPU-Sim PTX: 184400000 instructions simulated : ctaid=(4,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2134000  inst.: 181880401 (ipc=85.2) sim_rate=95979 (inst/sec) elapsed = 0:0:31:35 / Thu Apr 12 18:06:42 2018
GPGPU-Sim PTX: 184500000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2135000  inst.: 181962169 (ipc=85.2) sim_rate=95971 (inst/sec) elapsed = 0:0:31:36 / Thu Apr 12 18:06:43 2018
GPGPU-Sim PTX: 184600000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2136000  inst.: 182047420 (ipc=85.2) sim_rate=95965 (inst/sec) elapsed = 0:0:31:37 / Thu Apr 12 18:06:44 2018
GPGPU-Sim PTX: 184700000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2137500  inst.: 182173310 (ipc=85.2) sim_rate=95981 (inst/sec) elapsed = 0:0:31:38 / Thu Apr 12 18:06:45 2018
GPGPU-Sim PTX: 184800000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2138500  inst.: 182251862 (ipc=85.2) sim_rate=95972 (inst/sec) elapsed = 0:0:31:39 / Thu Apr 12 18:06:46 2018
GPGPU-Sim PTX: 184900000 instructions simulated : ctaid=(2,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2139500  inst.: 182337397 (ipc=85.2) sim_rate=95967 (inst/sec) elapsed = 0:0:31:40 / Thu Apr 12 18:06:47 2018
GPGPU-Sim PTX: 185000000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2141000  inst.: 182462940 (ipc=85.2) sim_rate=95982 (inst/sec) elapsed = 0:0:31:41 / Thu Apr 12 18:06:48 2018
GPGPU-Sim PTX: 185100000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2142000  inst.: 182558216 (ipc=85.2) sim_rate=95982 (inst/sec) elapsed = 0:0:31:42 / Thu Apr 12 18:06:49 2018
GPGPU-Sim PTX: 185200000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2143000  inst.: 182641323 (ipc=85.2) sim_rate=95975 (inst/sec) elapsed = 0:0:31:43 / Thu Apr 12 18:06:50 2018
GPGPU-Sim PTX: 185300000 instructions simulated : ctaid=(8,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2144500  inst.: 182765080 (ipc=85.2) sim_rate=95990 (inst/sec) elapsed = 0:0:31:44 / Thu Apr 12 18:06:51 2018
GPGPU-Sim PTX: 185400000 instructions simulated : ctaid=(7,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2145500  inst.: 182846023 (ipc=85.2) sim_rate=95982 (inst/sec) elapsed = 0:0:31:45 / Thu Apr 12 18:06:52 2018
GPGPU-Sim PTX: 185500000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2146500  inst.: 182925993 (ipc=85.2) sim_rate=95973 (inst/sec) elapsed = 0:0:31:46 / Thu Apr 12 18:06:53 2018
GPGPU-Sim PTX: 185600000 instructions simulated : ctaid=(7,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2148000  inst.: 183038738 (ipc=85.2) sim_rate=95982 (inst/sec) elapsed = 0:0:31:47 / Thu Apr 12 18:06:54 2018
GPGPU-Sim PTX: 185700000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2149000  inst.: 183123238 (ipc=85.2) sim_rate=95976 (inst/sec) elapsed = 0:0:31:48 / Thu Apr 12 18:06:55 2018
GPGPU-Sim PTX: 185800000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2150500  inst.: 183243011 (ipc=85.2) sim_rate=95989 (inst/sec) elapsed = 0:0:31:49 / Thu Apr 12 18:06:56 2018
GPGPU-Sim PTX: 185900000 instructions simulated : ctaid=(1,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2151500  inst.: 183334209 (ipc=85.2) sim_rate=95986 (inst/sec) elapsed = 0:0:31:50 / Thu Apr 12 18:06:57 2018
GPGPU-Sim PTX: 186000000 instructions simulated : ctaid=(3,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2152500  inst.: 183425100 (ipc=85.2) sim_rate=95983 (inst/sec) elapsed = 0:0:31:51 / Thu Apr 12 18:06:58 2018
GPGPU-Sim PTX: 186100000 instructions simulated : ctaid=(8,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2154000  inst.: 183543229 (ipc=85.2) sim_rate=95995 (inst/sec) elapsed = 0:0:31:52 / Thu Apr 12 18:06:59 2018
GPGPU-Sim PTX: 186200000 instructions simulated : ctaid=(8,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2155000  inst.: 183616539 (ipc=85.2) sim_rate=95983 (inst/sec) elapsed = 0:0:31:53 / Thu Apr 12 18:07:00 2018
GPGPU-Sim PTX: 186300000 instructions simulated : ctaid=(4,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2156500  inst.: 183731774 (ipc=85.2) sim_rate=95993 (inst/sec) elapsed = 0:0:31:54 / Thu Apr 12 18:07:01 2018
GPGPU-Sim PTX: 186400000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2157500  inst.: 183816134 (ipc=85.2) sim_rate=95987 (inst/sec) elapsed = 0:0:31:55 / Thu Apr 12 18:07:02 2018
GPGPU-Sim uArch: cycles simulated: 2158500  inst.: 183887684 (ipc=85.2) sim_rate=95974 (inst/sec) elapsed = 0:0:31:56 / Thu Apr 12 18:07:03 2018
GPGPU-Sim PTX: 186500000 instructions simulated : ctaid=(1,2,0) tid=(4,3,0)
GPGPU-Sim PTX: 186600000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2160000  inst.: 184003023 (ipc=85.2) sim_rate=95984 (inst/sec) elapsed = 0:0:31:57 / Thu Apr 12 18:07:04 2018
GPGPU-Sim uArch: cycles simulated: 2161000  inst.: 184080914 (ipc=85.2) sim_rate=95975 (inst/sec) elapsed = 0:0:31:58 / Thu Apr 12 18:07:05 2018
GPGPU-Sim PTX: 186700000 instructions simulated : ctaid=(2,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2162000  inst.: 184163051 (ipc=85.2) sim_rate=95968 (inst/sec) elapsed = 0:0:31:59 / Thu Apr 12 18:07:06 2018
GPGPU-Sim PTX: 186800000 instructions simulated : ctaid=(7,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2163500  inst.: 184277775 (ipc=85.2) sim_rate=95978 (inst/sec) elapsed = 0:0:32:00 / Thu Apr 12 18:07:07 2018
GPGPU-Sim PTX: 186900000 instructions simulated : ctaid=(0,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2164500  inst.: 184358524 (ipc=85.2) sim_rate=95970 (inst/sec) elapsed = 0:0:32:01 / Thu Apr 12 18:07:08 2018
GPGPU-Sim PTX: 187000000 instructions simulated : ctaid=(0,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2165500  inst.: 184438585 (ipc=85.2) sim_rate=95961 (inst/sec) elapsed = 0:0:32:02 / Thu Apr 12 18:07:09 2018
GPGPU-Sim PTX: 187100000 instructions simulated : ctaid=(3,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2166500  inst.: 184521952 (ipc=85.2) sim_rate=95955 (inst/sec) elapsed = 0:0:32:03 / Thu Apr 12 18:07:10 2018
GPGPU-Sim PTX: 187200000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2167500  inst.: 184606997 (ipc=85.2) sim_rate=95949 (inst/sec) elapsed = 0:0:32:04 / Thu Apr 12 18:07:11 2018
GPGPU-Sim PTX: 187300000 instructions simulated : ctaid=(7,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2169000  inst.: 184721783 (ipc=85.2) sim_rate=95959 (inst/sec) elapsed = 0:0:32:05 / Thu Apr 12 18:07:12 2018
GPGPU-Sim PTX: 187400000 instructions simulated : ctaid=(3,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2170000  inst.: 184806478 (ipc=85.2) sim_rate=95953 (inst/sec) elapsed = 0:0:32:06 / Thu Apr 12 18:07:13 2018
GPGPU-Sim PTX: 187500000 instructions simulated : ctaid=(6,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2171000  inst.: 184883375 (ipc=85.2) sim_rate=95943 (inst/sec) elapsed = 0:0:32:07 / Thu Apr 12 18:07:14 2018
GPGPU-Sim uArch: cycles simulated: 2172000  inst.: 184965560 (ipc=85.2) sim_rate=95936 (inst/sec) elapsed = 0:0:32:08 / Thu Apr 12 18:07:15 2018
GPGPU-Sim PTX: 187600000 instructions simulated : ctaid=(7,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 187700000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2173500  inst.: 185095929 (ipc=85.2) sim_rate=95954 (inst/sec) elapsed = 0:0:32:09 / Thu Apr 12 18:07:16 2018
GPGPU-Sim PTX: 187800000 instructions simulated : ctaid=(8,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2174500  inst.: 185177241 (ipc=85.2) sim_rate=95946 (inst/sec) elapsed = 0:0:32:10 / Thu Apr 12 18:07:17 2018
GPGPU-Sim uArch: cycles simulated: 2175500  inst.: 185261682 (ipc=85.2) sim_rate=95940 (inst/sec) elapsed = 0:0:32:11 / Thu Apr 12 18:07:18 2018
GPGPU-Sim PTX: 187900000 instructions simulated : ctaid=(1,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2176500  inst.: 185350349 (ipc=85.2) sim_rate=95937 (inst/sec) elapsed = 0:0:32:12 / Thu Apr 12 18:07:19 2018
GPGPU-Sim PTX: 188000000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2177500  inst.: 185430636 (ipc=85.2) sim_rate=95928 (inst/sec) elapsed = 0:0:32:13 / Thu Apr 12 18:07:20 2018
GPGPU-Sim PTX: 188100000 instructions simulated : ctaid=(1,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2178500  inst.: 185513343 (ipc=85.2) sim_rate=95922 (inst/sec) elapsed = 0:0:32:14 / Thu Apr 12 18:07:21 2018
GPGPU-Sim PTX: 188200000 instructions simulated : ctaid=(1,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2179500  inst.: 185596612 (ipc=85.2) sim_rate=95915 (inst/sec) elapsed = 0:0:32:15 / Thu Apr 12 18:07:22 2018
GPGPU-Sim PTX: 188300000 instructions simulated : ctaid=(4,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2180500  inst.: 185678625 (ipc=85.2) sim_rate=95908 (inst/sec) elapsed = 0:0:32:16 / Thu Apr 12 18:07:23 2018
GPGPU-Sim uArch: cycles simulated: 2181500  inst.: 185756074 (ipc=85.2) sim_rate=95898 (inst/sec) elapsed = 0:0:32:17 / Thu Apr 12 18:07:24 2018
GPGPU-Sim PTX: 188400000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2182500  inst.: 185837301 (ipc=85.1) sim_rate=95891 (inst/sec) elapsed = 0:0:32:18 / Thu Apr 12 18:07:25 2018
GPGPU-Sim PTX: 188500000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2183500  inst.: 185914518 (ipc=85.1) sim_rate=95881 (inst/sec) elapsed = 0:0:32:19 / Thu Apr 12 18:07:26 2018
GPGPU-Sim PTX: 188600000 instructions simulated : ctaid=(6,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2184500  inst.: 185994670 (ipc=85.1) sim_rate=95873 (inst/sec) elapsed = 0:0:32:20 / Thu Apr 12 18:07:27 2018
GPGPU-Sim PTX: 188700000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2185500  inst.: 186082240 (ipc=85.1) sim_rate=95869 (inst/sec) elapsed = 0:0:32:21 / Thu Apr 12 18:07:28 2018
GPGPU-Sim PTX: 188800000 instructions simulated : ctaid=(4,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2186500  inst.: 186166945 (ipc=85.1) sim_rate=95863 (inst/sec) elapsed = 0:0:32:22 / Thu Apr 12 18:07:29 2018
GPGPU-Sim uArch: cycles simulated: 2187500  inst.: 186245040 (ipc=85.1) sim_rate=95854 (inst/sec) elapsed = 0:0:32:23 / Thu Apr 12 18:07:30 2018
GPGPU-Sim PTX: 188900000 instructions simulated : ctaid=(2,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2188500  inst.: 186323363 (ipc=85.1) sim_rate=95845 (inst/sec) elapsed = 0:0:32:24 / Thu Apr 12 18:07:31 2018
GPGPU-Sim PTX: 189000000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2190000  inst.: 186444946 (ipc=85.1) sim_rate=95858 (inst/sec) elapsed = 0:0:32:25 / Thu Apr 12 18:07:32 2018
GPGPU-Sim PTX: 189100000 instructions simulated : ctaid=(7,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2191000  inst.: 186518043 (ipc=85.1) sim_rate=95846 (inst/sec) elapsed = 0:0:32:26 / Thu Apr 12 18:07:33 2018
GPGPU-Sim PTX: 189200000 instructions simulated : ctaid=(1,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2192000  inst.: 186594986 (ipc=85.1) sim_rate=95837 (inst/sec) elapsed = 0:0:32:27 / Thu Apr 12 18:07:34 2018
GPGPU-Sim PTX: 189300000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2193500  inst.: 186723015 (ipc=85.1) sim_rate=95853 (inst/sec) elapsed = 0:0:32:28 / Thu Apr 12 18:07:35 2018
GPGPU-Sim PTX: 189400000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2194500  inst.: 186797702 (ipc=85.1) sim_rate=95842 (inst/sec) elapsed = 0:0:32:29 / Thu Apr 12 18:07:36 2018
GPGPU-Sim PTX: 189500000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2195500  inst.: 186877567 (ipc=85.1) sim_rate=95834 (inst/sec) elapsed = 0:0:32:30 / Thu Apr 12 18:07:37 2018
GPGPU-Sim PTX: 189600000 instructions simulated : ctaid=(2,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2196500  inst.: 186959564 (ipc=85.1) sim_rate=95827 (inst/sec) elapsed = 0:0:32:31 / Thu Apr 12 18:07:38 2018
GPGPU-Sim PTX: 189700000 instructions simulated : ctaid=(4,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2198000  inst.: 187079533 (ipc=85.1) sim_rate=95839 (inst/sec) elapsed = 0:0:32:32 / Thu Apr 12 18:07:39 2018
GPGPU-Sim PTX: 189800000 instructions simulated : ctaid=(8,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2199000  inst.: 187161557 (ipc=85.1) sim_rate=95832 (inst/sec) elapsed = 0:0:32:33 / Thu Apr 12 18:07:40 2018
GPGPU-Sim uArch: cycles simulated: 2200000  inst.: 187242363 (ipc=85.1) sim_rate=95825 (inst/sec) elapsed = 0:0:32:34 / Thu Apr 12 18:07:41 2018
GPGPU-Sim PTX: 189900000 instructions simulated : ctaid=(3,0,0) tid=(4,6,0)
GPGPU-Sim PTX: 190000000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2201500  inst.: 187365810 (ipc=85.1) sim_rate=95839 (inst/sec) elapsed = 0:0:32:35 / Thu Apr 12 18:07:42 2018
GPGPU-Sim PTX: 190100000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2202500  inst.: 187443958 (ipc=85.1) sim_rate=95830 (inst/sec) elapsed = 0:0:32:36 / Thu Apr 12 18:07:43 2018
GPGPU-Sim uArch: cycles simulated: 2203500  inst.: 187519029 (ipc=85.1) sim_rate=95819 (inst/sec) elapsed = 0:0:32:37 / Thu Apr 12 18:07:44 2018
GPGPU-Sim PTX: 190200000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2204500  inst.: 187600490 (ipc=85.1) sim_rate=95812 (inst/sec) elapsed = 0:0:32:38 / Thu Apr 12 18:07:45 2018
GPGPU-Sim PTX: 190300000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2205500  inst.: 187682645 (ipc=85.1) sim_rate=95805 (inst/sec) elapsed = 0:0:32:39 / Thu Apr 12 18:07:46 2018
GPGPU-Sim PTX: 190400000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2207000  inst.: 187793759 (ipc=85.1) sim_rate=95813 (inst/sec) elapsed = 0:0:32:40 / Thu Apr 12 18:07:47 2018
GPGPU-Sim PTX: 190500000 instructions simulated : ctaid=(0,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2208000  inst.: 187882480 (ipc=85.1) sim_rate=95809 (inst/sec) elapsed = 0:0:32:41 / Thu Apr 12 18:07:48 2018
GPGPU-Sim PTX: 190600000 instructions simulated : ctaid=(5,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2209000  inst.: 187965304 (ipc=85.1) sim_rate=95802 (inst/sec) elapsed = 0:0:32:42 / Thu Apr 12 18:07:49 2018
GPGPU-Sim PTX: 190700000 instructions simulated : ctaid=(4,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2210500  inst.: 188069352 (ipc=85.1) sim_rate=95807 (inst/sec) elapsed = 0:0:32:43 / Thu Apr 12 18:07:50 2018
GPGPU-Sim PTX: 190800000 instructions simulated : ctaid=(6,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2211500  inst.: 188144733 (ipc=85.1) sim_rate=95796 (inst/sec) elapsed = 0:0:32:44 / Thu Apr 12 18:07:51 2018
GPGPU-Sim uArch: cycles simulated: 2212500  inst.: 188227511 (ipc=85.1) sim_rate=95790 (inst/sec) elapsed = 0:0:32:45 / Thu Apr 12 18:07:52 2018
GPGPU-Sim PTX: 190900000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2213500  inst.: 188313988 (ipc=85.1) sim_rate=95785 (inst/sec) elapsed = 0:0:32:46 / Thu Apr 12 18:07:53 2018
GPGPU-Sim PTX: 191000000 instructions simulated : ctaid=(3,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2215000  inst.: 188426206 (ipc=85.1) sim_rate=95793 (inst/sec) elapsed = 0:0:32:47 / Thu Apr 12 18:07:54 2018
GPGPU-Sim PTX: 191100000 instructions simulated : ctaid=(5,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2216000  inst.: 188504203 (ipc=85.1) sim_rate=95784 (inst/sec) elapsed = 0:0:32:48 / Thu Apr 12 18:07:55 2018
GPGPU-Sim PTX: 191200000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2217000  inst.: 188578825 (ipc=85.1) sim_rate=95773 (inst/sec) elapsed = 0:0:32:49 / Thu Apr 12 18:07:56 2018
GPGPU-Sim PTX: 191300000 instructions simulated : ctaid=(0,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2218000  inst.: 188653893 (ipc=85.1) sim_rate=95763 (inst/sec) elapsed = 0:0:32:50 / Thu Apr 12 18:07:57 2018
GPGPU-Sim PTX: 191400000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2219000  inst.: 188733059 (ipc=85.1) sim_rate=95754 (inst/sec) elapsed = 0:0:32:51 / Thu Apr 12 18:07:58 2018
GPGPU-Sim uArch: cycles simulated: 2220000  inst.: 188809486 (ipc=85.0) sim_rate=95745 (inst/sec) elapsed = 0:0:32:52 / Thu Apr 12 18:07:59 2018
GPGPU-Sim PTX: 191500000 instructions simulated : ctaid=(4,6,0) tid=(3,0,0)
GPGPU-Sim PTX: 191600000 instructions simulated : ctaid=(6,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2221500  inst.: 188931340 (ipc=85.0) sim_rate=95758 (inst/sec) elapsed = 0:0:32:53 / Thu Apr 12 18:08:00 2018
GPGPU-Sim uArch: cycles simulated: 2222500  inst.: 189016832 (ipc=85.0) sim_rate=95753 (inst/sec) elapsed = 0:0:32:54 / Thu Apr 12 18:08:01 2018
GPGPU-Sim PTX: 191700000 instructions simulated : ctaid=(3,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2223500  inst.: 189092316 (ipc=85.0) sim_rate=95742 (inst/sec) elapsed = 0:0:32:55 / Thu Apr 12 18:08:02 2018
GPGPU-Sim PTX: 191800000 instructions simulated : ctaid=(4,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2224500  inst.: 189160418 (ipc=85.0) sim_rate=95728 (inst/sec) elapsed = 0:0:32:56 / Thu Apr 12 18:08:03 2018
GPGPU-Sim PTX: 191900000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2226000  inst.: 189267013 (ipc=85.0) sim_rate=95734 (inst/sec) elapsed = 0:0:32:57 / Thu Apr 12 18:08:04 2018
GPGPU-Sim PTX: 192000000 instructions simulated : ctaid=(6,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2227000  inst.: 189349292 (ipc=85.0) sim_rate=95727 (inst/sec) elapsed = 0:0:32:58 / Thu Apr 12 18:08:05 2018
GPGPU-Sim PTX: 192100000 instructions simulated : ctaid=(6,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2228000  inst.: 189431059 (ipc=85.0) sim_rate=95720 (inst/sec) elapsed = 0:0:32:59 / Thu Apr 12 18:08:06 2018
GPGPU-Sim uArch: cycles simulated: 2229000  inst.: 189507951 (ipc=85.0) sim_rate=95711 (inst/sec) elapsed = 0:0:33:00 / Thu Apr 12 18:08:07 2018
GPGPU-Sim PTX: 192200000 instructions simulated : ctaid=(7,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2230000  inst.: 189584817 (ipc=85.0) sim_rate=95701 (inst/sec) elapsed = 0:0:33:01 / Thu Apr 12 18:08:08 2018
GPGPU-Sim PTX: 192300000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2231000  inst.: 189663389 (ipc=85.0) sim_rate=95692 (inst/sec) elapsed = 0:0:33:02 / Thu Apr 12 18:08:09 2018
GPGPU-Sim PTX: 192400000 instructions simulated : ctaid=(3,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2232500  inst.: 189775017 (ipc=85.0) sim_rate=95700 (inst/sec) elapsed = 0:0:33:03 / Thu Apr 12 18:08:10 2018
GPGPU-Sim PTX: 192500000 instructions simulated : ctaid=(0,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2233500  inst.: 189854158 (ipc=85.0) sim_rate=95692 (inst/sec) elapsed = 0:0:33:04 / Thu Apr 12 18:08:11 2018
GPGPU-Sim PTX: 192600000 instructions simulated : ctaid=(5,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2235000  inst.: 189965647 (ipc=85.0) sim_rate=95700 (inst/sec) elapsed = 0:0:33:05 / Thu Apr 12 18:08:12 2018
GPGPU-Sim PTX: 192700000 instructions simulated : ctaid=(5,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2236000  inst.: 190047966 (ipc=85.0) sim_rate=95693 (inst/sec) elapsed = 0:0:33:06 / Thu Apr 12 18:08:13 2018
GPGPU-Sim PTX: 192800000 instructions simulated : ctaid=(8,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2237000  inst.: 190127494 (ipc=85.0) sim_rate=95685 (inst/sec) elapsed = 0:0:33:07 / Thu Apr 12 18:08:14 2018
GPGPU-Sim PTX: 192900000 instructions simulated : ctaid=(5,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2238500  inst.: 190239305 (ipc=85.0) sim_rate=95693 (inst/sec) elapsed = 0:0:33:08 / Thu Apr 12 18:08:15 2018
GPGPU-Sim PTX: 193000000 instructions simulated : ctaid=(7,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2239500  inst.: 190325407 (ipc=85.0) sim_rate=95688 (inst/sec) elapsed = 0:0:33:09 / Thu Apr 12 18:08:16 2018
GPGPU-Sim PTX: 193100000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2240500  inst.: 190412858 (ipc=85.0) sim_rate=95684 (inst/sec) elapsed = 0:0:33:10 / Thu Apr 12 18:08:17 2018
GPGPU-Sim uArch: cycles simulated: 2241500  inst.: 190494452 (ipc=85.0) sim_rate=95677 (inst/sec) elapsed = 0:0:33:11 / Thu Apr 12 18:08:18 2018
GPGPU-Sim PTX: 193200000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2242500  inst.: 190572035 (ipc=85.0) sim_rate=95668 (inst/sec) elapsed = 0:0:33:12 / Thu Apr 12 18:08:19 2018
GPGPU-Sim PTX: 193300000 instructions simulated : ctaid=(3,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2243500  inst.: 190656265 (ipc=85.0) sim_rate=95662 (inst/sec) elapsed = 0:0:33:13 / Thu Apr 12 18:08:20 2018
GPGPU-Sim PTX: 193400000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2244500  inst.: 190733739 (ipc=85.0) sim_rate=95653 (inst/sec) elapsed = 0:0:33:14 / Thu Apr 12 18:08:21 2018
GPGPU-Sim PTX: 193500000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2245500  inst.: 190804527 (ipc=85.0) sim_rate=95641 (inst/sec) elapsed = 0:0:33:15 / Thu Apr 12 18:08:22 2018
GPGPU-Sim PTX: 193600000 instructions simulated : ctaid=(0,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2247000  inst.: 190932505 (ipc=85.0) sim_rate=95657 (inst/sec) elapsed = 0:0:33:16 / Thu Apr 12 18:08:23 2018
GPGPU-Sim PTX: 193700000 instructions simulated : ctaid=(2,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2248000  inst.: 191002444 (ipc=85.0) sim_rate=95644 (inst/sec) elapsed = 0:0:33:17 / Thu Apr 12 18:08:24 2018
GPGPU-Sim uArch: cycles simulated: 2249000  inst.: 191084191 (ipc=85.0) sim_rate=95637 (inst/sec) elapsed = 0:0:33:18 / Thu Apr 12 18:08:25 2018
GPGPU-Sim PTX: 193800000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2250000  inst.: 191168660 (ipc=85.0) sim_rate=95632 (inst/sec) elapsed = 0:0:33:19 / Thu Apr 12 18:08:26 2018
GPGPU-Sim PTX: 193900000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2251500  inst.: 191280855 (ipc=85.0) sim_rate=95640 (inst/sec) elapsed = 0:0:33:20 / Thu Apr 12 18:08:27 2018
GPGPU-Sim PTX: 194000000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2252500  inst.: 191364805 (ipc=85.0) sim_rate=95634 (inst/sec) elapsed = 0:0:33:21 / Thu Apr 12 18:08:28 2018
GPGPU-Sim PTX: 194100000 instructions simulated : ctaid=(7,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2253500  inst.: 191444592 (ipc=85.0) sim_rate=95626 (inst/sec) elapsed = 0:0:33:22 / Thu Apr 12 18:08:29 2018
GPGPU-Sim PTX: 194200000 instructions simulated : ctaid=(1,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2254500  inst.: 191528079 (ipc=85.0) sim_rate=95620 (inst/sec) elapsed = 0:0:33:23 / Thu Apr 12 18:08:30 2018
GPGPU-Sim PTX: 194300000 instructions simulated : ctaid=(6,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2256000  inst.: 191653806 (ipc=85.0) sim_rate=95635 (inst/sec) elapsed = 0:0:33:24 / Thu Apr 12 18:08:31 2018
GPGPU-Sim PTX: 194400000 instructions simulated : ctaid=(0,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2257000  inst.: 191733020 (ipc=85.0) sim_rate=95627 (inst/sec) elapsed = 0:0:33:25 / Thu Apr 12 18:08:32 2018
GPGPU-Sim PTX: 194500000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2258000  inst.: 191807303 (ipc=84.9) sim_rate=95616 (inst/sec) elapsed = 0:0:33:26 / Thu Apr 12 18:08:33 2018
GPGPU-Sim uArch: cycles simulated: 2259000  inst.: 191879464 (ipc=84.9) sim_rate=95605 (inst/sec) elapsed = 0:0:33:27 / Thu Apr 12 18:08:34 2018
GPGPU-Sim PTX: 194600000 instructions simulated : ctaid=(7,0,0) tid=(5,6,0)
GPGPU-Sim PTX: 194700000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2260500  inst.: 191998661 (ipc=84.9) sim_rate=95616 (inst/sec) elapsed = 0:0:33:28 / Thu Apr 12 18:08:35 2018
GPGPU-Sim uArch: cycles simulated: 2261500  inst.: 192067567 (ipc=84.9) sim_rate=95603 (inst/sec) elapsed = 0:0:33:29 / Thu Apr 12 18:08:36 2018
GPGPU-Sim PTX: 194800000 instructions simulated : ctaid=(1,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2262500  inst.: 192145757 (ipc=84.9) sim_rate=95594 (inst/sec) elapsed = 0:0:33:30 / Thu Apr 12 18:08:37 2018
GPGPU-Sim PTX: 194900000 instructions simulated : ctaid=(6,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2264000  inst.: 192255888 (ipc=84.9) sim_rate=95602 (inst/sec) elapsed = 0:0:33:31 / Thu Apr 12 18:08:38 2018
GPGPU-Sim PTX: 195000000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2265000  inst.: 192336839 (ipc=84.9) sim_rate=95594 (inst/sec) elapsed = 0:0:33:32 / Thu Apr 12 18:08:39 2018
GPGPU-Sim PTX: 195100000 instructions simulated : ctaid=(6,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2266000  inst.: 192412904 (ipc=84.9) sim_rate=95585 (inst/sec) elapsed = 0:0:33:33 / Thu Apr 12 18:08:40 2018
GPGPU-Sim PTX: 195200000 instructions simulated : ctaid=(1,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2267000  inst.: 192486189 (ipc=84.9) sim_rate=95574 (inst/sec) elapsed = 0:0:33:34 / Thu Apr 12 18:08:41 2018
GPGPU-Sim PTX: 195300000 instructions simulated : ctaid=(5,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2268500  inst.: 192597618 (ipc=84.9) sim_rate=95581 (inst/sec) elapsed = 0:0:33:35 / Thu Apr 12 18:08:42 2018
GPGPU-Sim PTX: 195400000 instructions simulated : ctaid=(7,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2269500  inst.: 192676317 (ipc=84.9) sim_rate=95573 (inst/sec) elapsed = 0:0:33:36 / Thu Apr 12 18:08:43 2018
GPGPU-Sim uArch: cycles simulated: 2270500  inst.: 192753659 (ipc=84.9) sim_rate=95564 (inst/sec) elapsed = 0:0:33:37 / Thu Apr 12 18:08:44 2018
GPGPU-Sim PTX: 195500000 instructions simulated : ctaid=(8,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2271500  inst.: 192826044 (ipc=84.9) sim_rate=95553 (inst/sec) elapsed = 0:0:33:38 / Thu Apr 12 18:08:45 2018
GPGPU-Sim PTX: 195600000 instructions simulated : ctaid=(0,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2272500  inst.: 192902314 (ipc=84.9) sim_rate=95543 (inst/sec) elapsed = 0:0:33:39 / Thu Apr 12 18:08:46 2018
GPGPU-Sim PTX: 195700000 instructions simulated : ctaid=(2,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2274000  inst.: 193012030 (ipc=84.9) sim_rate=95550 (inst/sec) elapsed = 0:0:33:40 / Thu Apr 12 18:08:47 2018
GPGPU-Sim PTX: 195800000 instructions simulated : ctaid=(2,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2275000  inst.: 193089170 (ipc=84.9) sim_rate=95541 (inst/sec) elapsed = 0:0:33:41 / Thu Apr 12 18:08:48 2018
GPGPU-Sim uArch: cycles simulated: 2276000  inst.: 193162996 (ipc=84.9) sim_rate=95530 (inst/sec) elapsed = 0:0:33:42 / Thu Apr 12 18:08:49 2018
GPGPU-Sim PTX: 195900000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim PTX: 196000000 instructions simulated : ctaid=(6,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2277500  inst.: 193272848 (ipc=84.9) sim_rate=95537 (inst/sec) elapsed = 0:0:33:43 / Thu Apr 12 18:08:50 2018
GPGPU-Sim uArch: cycles simulated: 2278500  inst.: 193338691 (ipc=84.9) sim_rate=95523 (inst/sec) elapsed = 0:0:33:44 / Thu Apr 12 18:08:51 2018
GPGPU-Sim PTX: 196100000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2279500  inst.: 193415510 (ipc=84.8) sim_rate=95513 (inst/sec) elapsed = 0:0:33:45 / Thu Apr 12 18:08:52 2018
GPGPU-Sim PTX: 196200000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2280500  inst.: 193480958 (ipc=84.8) sim_rate=95498 (inst/sec) elapsed = 0:0:33:46 / Thu Apr 12 18:08:53 2018
GPGPU-Sim PTX: 196300000 instructions simulated : ctaid=(1,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2282000  inst.: 193589979 (ipc=84.8) sim_rate=95505 (inst/sec) elapsed = 0:0:33:47 / Thu Apr 12 18:08:54 2018
GPGPU-Sim uArch: cycles simulated: 2283000  inst.: 193656512 (ipc=84.8) sim_rate=95491 (inst/sec) elapsed = 0:0:33:48 / Thu Apr 12 18:08:55 2018
GPGPU-Sim PTX: 196400000 instructions simulated : ctaid=(3,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 196500000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2284500  inst.: 193764973 (ipc=84.8) sim_rate=95497 (inst/sec) elapsed = 0:0:33:49 / Thu Apr 12 18:08:56 2018
GPGPU-Sim uArch: cycles simulated: 2285500  inst.: 193833210 (ipc=84.8) sim_rate=95484 (inst/sec) elapsed = 0:0:33:50 / Thu Apr 12 18:08:57 2018
GPGPU-Sim PTX: 196600000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2286500  inst.: 193907378 (ipc=84.8) sim_rate=95473 (inst/sec) elapsed = 0:0:33:51 / Thu Apr 12 18:08:58 2018
GPGPU-Sim PTX: 196700000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2288000  inst.: 194022523 (ipc=84.8) sim_rate=95483 (inst/sec) elapsed = 0:0:33:52 / Thu Apr 12 18:08:59 2018
GPGPU-Sim PTX: 196800000 instructions simulated : ctaid=(0,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2289500  inst.: 194124658 (ipc=84.8) sim_rate=95486 (inst/sec) elapsed = 0:0:33:53 / Thu Apr 12 18:09:00 2018
GPGPU-Sim PTX: 196900000 instructions simulated : ctaid=(1,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2290500  inst.: 194197027 (ipc=84.8) sim_rate=95475 (inst/sec) elapsed = 0:0:33:54 / Thu Apr 12 18:09:01 2018
GPGPU-Sim PTX: 197000000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2291500  inst.: 194266680 (ipc=84.8) sim_rate=95462 (inst/sec) elapsed = 0:0:33:55 / Thu Apr 12 18:09:02 2018
GPGPU-Sim PTX: 197100000 instructions simulated : ctaid=(2,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2293000  inst.: 194370494 (ipc=84.8) sim_rate=95466 (inst/sec) elapsed = 0:0:33:56 / Thu Apr 12 18:09:03 2018
GPGPU-Sim uArch: cycles simulated: 2294000  inst.: 194440737 (ipc=84.8) sim_rate=95454 (inst/sec) elapsed = 0:0:33:57 / Thu Apr 12 18:09:04 2018
GPGPU-Sim PTX: 197200000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2295000  inst.: 194507798 (ipc=84.8) sim_rate=95440 (inst/sec) elapsed = 0:0:33:58 / Thu Apr 12 18:09:05 2018
GPGPU-Sim PTX: 197300000 instructions simulated : ctaid=(8,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2296000  inst.: 194587612 (ipc=84.8) sim_rate=95432 (inst/sec) elapsed = 0:0:33:59 / Thu Apr 12 18:09:06 2018
GPGPU-Sim PTX: 197400000 instructions simulated : ctaid=(0,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2297000  inst.: 194661643 (ipc=84.7) sim_rate=95422 (inst/sec) elapsed = 0:0:34:00 / Thu Apr 12 18:09:07 2018
GPGPU-Sim PTX: 197500000 instructions simulated : ctaid=(8,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2298500  inst.: 194762684 (ipc=84.7) sim_rate=95425 (inst/sec) elapsed = 0:0:34:01 / Thu Apr 12 18:09:08 2018
GPGPU-Sim uArch: cycles simulated: 2299500  inst.: 194835659 (ipc=84.7) sim_rate=95414 (inst/sec) elapsed = 0:0:34:02 / Thu Apr 12 18:09:09 2018
GPGPU-Sim PTX: 197600000 instructions simulated : ctaid=(4,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2300500  inst.: 194903603 (ipc=84.7) sim_rate=95400 (inst/sec) elapsed = 0:0:34:03 / Thu Apr 12 18:09:10 2018
GPGPU-Sim PTX: 197700000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2302000  inst.: 195012865 (ipc=84.7) sim_rate=95407 (inst/sec) elapsed = 0:0:34:04 / Thu Apr 12 18:09:11 2018
GPGPU-Sim PTX: 197800000 instructions simulated : ctaid=(0,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2303000  inst.: 195084387 (ipc=84.7) sim_rate=95395 (inst/sec) elapsed = 0:0:34:05 / Thu Apr 12 18:09:12 2018
GPGPU-Sim PTX: 197900000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2304500  inst.: 195195091 (ipc=84.7) sim_rate=95403 (inst/sec) elapsed = 0:0:34:06 / Thu Apr 12 18:09:13 2018
GPGPU-Sim PTX: 198000000 instructions simulated : ctaid=(6,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2305500  inst.: 195264195 (ipc=84.7) sim_rate=95390 (inst/sec) elapsed = 0:0:34:07 / Thu Apr 12 18:09:14 2018
GPGPU-Sim PTX: 198100000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2306500  inst.: 195338949 (ipc=84.7) sim_rate=95380 (inst/sec) elapsed = 0:0:34:08 / Thu Apr 12 18:09:15 2018
GPGPU-Sim uArch: cycles simulated: 2307500  inst.: 195413683 (ipc=84.7) sim_rate=95370 (inst/sec) elapsed = 0:0:34:09 / Thu Apr 12 18:09:16 2018
GPGPU-Sim PTX: 198200000 instructions simulated : ctaid=(0,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2308500  inst.: 195490571 (ipc=84.7) sim_rate=95361 (inst/sec) elapsed = 0:0:34:10 / Thu Apr 12 18:09:17 2018
GPGPU-Sim PTX: 198300000 instructions simulated : ctaid=(0,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2310000  inst.: 195598447 (ipc=84.7) sim_rate=95367 (inst/sec) elapsed = 0:0:34:11 / Thu Apr 12 18:09:18 2018
GPGPU-Sim PTX: 198400000 instructions simulated : ctaid=(6,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2311500  inst.: 195706631 (ipc=84.7) sim_rate=95373 (inst/sec) elapsed = 0:0:34:12 / Thu Apr 12 18:09:19 2018
GPGPU-Sim PTX: 198500000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2312500  inst.: 195778028 (ipc=84.7) sim_rate=95361 (inst/sec) elapsed = 0:0:34:13 / Thu Apr 12 18:09:20 2018
GPGPU-Sim PTX: 198600000 instructions simulated : ctaid=(3,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2313500  inst.: 195841292 (ipc=84.7) sim_rate=95346 (inst/sec) elapsed = 0:0:34:14 / Thu Apr 12 18:09:21 2018
GPGPU-Sim PTX: 198700000 instructions simulated : ctaid=(7,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2315000  inst.: 195941333 (ipc=84.6) sim_rate=95348 (inst/sec) elapsed = 0:0:34:15 / Thu Apr 12 18:09:22 2018
GPGPU-Sim uArch: cycles simulated: 2316000  inst.: 196008745 (ipc=84.6) sim_rate=95334 (inst/sec) elapsed = 0:0:34:16 / Thu Apr 12 18:09:23 2018
GPGPU-Sim PTX: 198800000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2317500  inst.: 196111660 (ipc=84.6) sim_rate=95338 (inst/sec) elapsed = 0:0:34:17 / Thu Apr 12 18:09:24 2018
GPGPU-Sim PTX: 198900000 instructions simulated : ctaid=(0,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2318500  inst.: 196197213 (ipc=84.6) sim_rate=95333 (inst/sec) elapsed = 0:0:34:18 / Thu Apr 12 18:09:25 2018
GPGPU-Sim PTX: 199000000 instructions simulated : ctaid=(1,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2320000  inst.: 196314443 (ipc=84.6) sim_rate=95344 (inst/sec) elapsed = 0:0:34:19 / Thu Apr 12 18:09:26 2018
GPGPU-Sim PTX: 199100000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2321500  inst.: 196411032 (ipc=84.6) sim_rate=95345 (inst/sec) elapsed = 0:0:34:20 / Thu Apr 12 18:09:27 2018
GPGPU-Sim PTX: 199200000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2322500  inst.: 196481715 (ipc=84.6) sim_rate=95333 (inst/sec) elapsed = 0:0:34:21 / Thu Apr 12 18:09:28 2018
GPGPU-Sim PTX: 199300000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2323500  inst.: 196549255 (ipc=84.6) sim_rate=95319 (inst/sec) elapsed = 0:0:34:22 / Thu Apr 12 18:09:29 2018
GPGPU-Sim PTX: 199400000 instructions simulated : ctaid=(3,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2324500  inst.: 196614716 (ipc=84.6) sim_rate=95305 (inst/sec) elapsed = 0:0:34:23 / Thu Apr 12 18:09:30 2018
GPGPU-Sim PTX: 199500000 instructions simulated : ctaid=(4,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2326000  inst.: 196731782 (ipc=84.6) sim_rate=95315 (inst/sec) elapsed = 0:0:34:24 / Thu Apr 12 18:09:31 2018
GPGPU-Sim uArch: cycles simulated: 2327000  inst.: 196803033 (ipc=84.6) sim_rate=95304 (inst/sec) elapsed = 0:0:34:25 / Thu Apr 12 18:09:32 2018
GPGPU-Sim PTX: 199600000 instructions simulated : ctaid=(4,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2328000  inst.: 196879392 (ipc=84.6) sim_rate=95294 (inst/sec) elapsed = 0:0:34:26 / Thu Apr 12 18:09:33 2018
GPGPU-Sim PTX: 199700000 instructions simulated : ctaid=(2,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2329000  inst.: 196949498 (ipc=84.6) sim_rate=95282 (inst/sec) elapsed = 0:0:34:27 / Thu Apr 12 18:09:34 2018
GPGPU-Sim PTX: 199800000 instructions simulated : ctaid=(5,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2330500  inst.: 197060790 (ipc=84.6) sim_rate=95290 (inst/sec) elapsed = 0:0:34:28 / Thu Apr 12 18:09:35 2018
GPGPU-Sim PTX: 199900000 instructions simulated : ctaid=(8,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2331500  inst.: 197134823 (ipc=84.6) sim_rate=95280 (inst/sec) elapsed = 0:0:34:29 / Thu Apr 12 18:09:36 2018
GPGPU-Sim PTX: 200000000 instructions simulated : ctaid=(8,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2332500  inst.: 197210132 (ipc=84.5) sim_rate=95270 (inst/sec) elapsed = 0:0:34:30 / Thu Apr 12 18:09:37 2018
GPGPU-Sim uArch: cycles simulated: 2333500  inst.: 197284821 (ipc=84.5) sim_rate=95260 (inst/sec) elapsed = 0:0:34:31 / Thu Apr 12 18:09:38 2018
GPGPU-Sim PTX: 200100000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim PTX: 200200000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2335000  inst.: 197401870 (ipc=84.5) sim_rate=95271 (inst/sec) elapsed = 0:0:34:32 / Thu Apr 12 18:09:39 2018
GPGPU-Sim uArch: cycles simulated: 2336000  inst.: 197479708 (ipc=84.5) sim_rate=95262 (inst/sec) elapsed = 0:0:34:33 / Thu Apr 12 18:09:40 2018
GPGPU-Sim PTX: 200300000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2337500  inst.: 197588304 (ipc=84.5) sim_rate=95269 (inst/sec) elapsed = 0:0:34:34 / Thu Apr 12 18:09:41 2018
GPGPU-Sim PTX: 200400000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2338500  inst.: 197660796 (ipc=84.5) sim_rate=95258 (inst/sec) elapsed = 0:0:34:35 / Thu Apr 12 18:09:42 2018
GPGPU-Sim PTX: 200500000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2339500  inst.: 197736619 (ipc=84.5) sim_rate=95248 (inst/sec) elapsed = 0:0:34:36 / Thu Apr 12 18:09:43 2018
GPGPU-Sim PTX: 200600000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2341000  inst.: 197843976 (ipc=84.5) sim_rate=95254 (inst/sec) elapsed = 0:0:34:37 / Thu Apr 12 18:09:44 2018
GPGPU-Sim PTX: 200700000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2342000  inst.: 197925420 (ipc=84.5) sim_rate=95248 (inst/sec) elapsed = 0:0:34:38 / Thu Apr 12 18:09:45 2018
GPGPU-Sim PTX: 200800000 instructions simulated : ctaid=(1,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2343000  inst.: 198001006 (ipc=84.5) sim_rate=95238 (inst/sec) elapsed = 0:0:34:39 / Thu Apr 12 18:09:46 2018
GPGPU-Sim PTX: 200900000 instructions simulated : ctaid=(7,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2344500  inst.: 198111286 (ipc=84.5) sim_rate=95245 (inst/sec) elapsed = 0:0:34:40 / Thu Apr 12 18:09:47 2018
GPGPU-Sim uArch: cycles simulated: 2345500  inst.: 198184232 (ipc=84.5) sim_rate=95235 (inst/sec) elapsed = 0:0:34:41 / Thu Apr 12 18:09:48 2018
GPGPU-Sim PTX: 201000000 instructions simulated : ctaid=(3,4,0) tid=(5,6,0)
GPGPU-Sim PTX: 201100000 instructions simulated : ctaid=(8,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2347000  inst.: 198296086 (ipc=84.5) sim_rate=95243 (inst/sec) elapsed = 0:0:34:42 / Thu Apr 12 18:09:49 2018
GPGPU-Sim uArch: cycles simulated: 2348000  inst.: 198366428 (ipc=84.5) sim_rate=95231 (inst/sec) elapsed = 0:0:34:43 / Thu Apr 12 18:09:50 2018
GPGPU-Sim PTX: 201200000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2349500  inst.: 198475975 (ipc=84.5) sim_rate=95237 (inst/sec) elapsed = 0:0:34:44 / Thu Apr 12 18:09:51 2018
GPGPU-Sim PTX: 201300000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2350500  inst.: 198545028 (ipc=84.5) sim_rate=95225 (inst/sec) elapsed = 0:0:34:45 / Thu Apr 12 18:09:52 2018
GPGPU-Sim PTX: 201400000 instructions simulated : ctaid=(4,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2352000  inst.: 198657855 (ipc=84.5) sim_rate=95233 (inst/sec) elapsed = 0:0:34:46 / Thu Apr 12 18:09:53 2018
GPGPU-Sim PTX: 201500000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2353000  inst.: 198737698 (ipc=84.5) sim_rate=95226 (inst/sec) elapsed = 0:0:34:47 / Thu Apr 12 18:09:54 2018
GPGPU-Sim PTX: 201600000 instructions simulated : ctaid=(8,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2354500  inst.: 198844984 (ipc=84.5) sim_rate=95232 (inst/sec) elapsed = 0:0:34:48 / Thu Apr 12 18:09:55 2018
GPGPU-Sim PTX: 201700000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2355500  inst.: 198922203 (ipc=84.5) sim_rate=95223 (inst/sec) elapsed = 0:0:34:49 / Thu Apr 12 18:09:56 2018
GPGPU-Sim PTX: 201800000 instructions simulated : ctaid=(6,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2356500  inst.: 199001824 (ipc=84.4) sim_rate=95216 (inst/sec) elapsed = 0:0:34:50 / Thu Apr 12 18:09:57 2018
GPGPU-Sim PTX: 201900000 instructions simulated : ctaid=(1,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2358000  inst.: 199110990 (ipc=84.4) sim_rate=95222 (inst/sec) elapsed = 0:0:34:51 / Thu Apr 12 18:09:58 2018
GPGPU-Sim PTX: 202000000 instructions simulated : ctaid=(7,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2359000  inst.: 199185910 (ipc=84.4) sim_rate=95213 (inst/sec) elapsed = 0:0:34:52 / Thu Apr 12 18:09:59 2018
GPGPU-Sim PTX: 202100000 instructions simulated : ctaid=(6,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2360500  inst.: 199300051 (ipc=84.4) sim_rate=95222 (inst/sec) elapsed = 0:0:34:53 / Thu Apr 12 18:10:00 2018
GPGPU-Sim uArch: cycles simulated: 2361500  inst.: 199369368 (ipc=84.4) sim_rate=95209 (inst/sec) elapsed = 0:0:34:54 / Thu Apr 12 18:10:01 2018
GPGPU-Sim PTX: 202200000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 202300000 instructions simulated : ctaid=(5,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2363000  inst.: 199476782 (ipc=84.4) sim_rate=95215 (inst/sec) elapsed = 0:0:34:55 / Thu Apr 12 18:10:02 2018
GPGPU-Sim uArch: cycles simulated: 2364000  inst.: 199552191 (ipc=84.4) sim_rate=95206 (inst/sec) elapsed = 0:0:34:56 / Thu Apr 12 18:10:03 2018
GPGPU-Sim PTX: 202400000 instructions simulated : ctaid=(4,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2365000  inst.: 199626781 (ipc=84.4) sim_rate=95196 (inst/sec) elapsed = 0:0:34:57 / Thu Apr 12 18:10:04 2018
GPGPU-Sim PTX: 202500000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2366000  inst.: 199702242 (ipc=84.4) sim_rate=95186 (inst/sec) elapsed = 0:0:34:58 / Thu Apr 12 18:10:05 2018
GPGPU-Sim PTX: 202600000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2367500  inst.: 199809145 (ipc=84.4) sim_rate=95192 (inst/sec) elapsed = 0:0:34:59 / Thu Apr 12 18:10:06 2018
GPGPU-Sim PTX: 202700000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2368500  inst.: 199879095 (ipc=84.4) sim_rate=95180 (inst/sec) elapsed = 0:0:35:00 / Thu Apr 12 18:10:07 2018
GPGPU-Sim uArch: cycles simulated: 2369500  inst.: 199952313 (ipc=84.4) sim_rate=95170 (inst/sec) elapsed = 0:0:35:01 / Thu Apr 12 18:10:08 2018
GPGPU-Sim PTX: 202800000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2371000  inst.: 200055670 (ipc=84.4) sim_rate=95173 (inst/sec) elapsed = 0:0:35:02 / Thu Apr 12 18:10:09 2018
GPGPU-Sim PTX: 202900000 instructions simulated : ctaid=(3,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2372000  inst.: 200126507 (ipc=84.4) sim_rate=95162 (inst/sec) elapsed = 0:0:35:03 / Thu Apr 12 18:10:10 2018
GPGPU-Sim PTX: 203000000 instructions simulated : ctaid=(0,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2373000  inst.: 200198275 (ipc=84.4) sim_rate=95151 (inst/sec) elapsed = 0:0:35:04 / Thu Apr 12 18:10:11 2018
GPGPU-Sim PTX: 203100000 instructions simulated : ctaid=(3,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2374500  inst.: 200311223 (ipc=84.4) sim_rate=95159 (inst/sec) elapsed = 0:0:35:05 / Thu Apr 12 18:10:12 2018
GPGPU-Sim PTX: 203200000 instructions simulated : ctaid=(5,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2375500  inst.: 200375031 (ipc=84.4) sim_rate=95144 (inst/sec) elapsed = 0:0:35:06 / Thu Apr 12 18:10:13 2018
GPGPU-Sim uArch: cycles simulated: 2376500  inst.: 200442438 (ipc=84.3) sim_rate=95131 (inst/sec) elapsed = 0:0:35:07 / Thu Apr 12 18:10:14 2018
GPGPU-Sim PTX: 203300000 instructions simulated : ctaid=(1,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2378000  inst.: 200550102 (ipc=84.3) sim_rate=95137 (inst/sec) elapsed = 0:0:35:08 / Thu Apr 12 18:10:15 2018
GPGPU-Sim PTX: 203400000 instructions simulated : ctaid=(4,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2379000  inst.: 200620161 (ipc=84.3) sim_rate=95125 (inst/sec) elapsed = 0:0:35:09 / Thu Apr 12 18:10:16 2018
GPGPU-Sim PTX: 203500000 instructions simulated : ctaid=(4,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2380500  inst.: 200735959 (ipc=84.3) sim_rate=95135 (inst/sec) elapsed = 0:0:35:10 / Thu Apr 12 18:10:17 2018
GPGPU-Sim PTX: 203600000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2381500  inst.: 200803308 (ipc=84.3) sim_rate=95122 (inst/sec) elapsed = 0:0:35:11 / Thu Apr 12 18:10:18 2018
GPGPU-Sim PTX: 203700000 instructions simulated : ctaid=(7,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2383000  inst.: 200901670 (ipc=84.3) sim_rate=95123 (inst/sec) elapsed = 0:0:35:12 / Thu Apr 12 18:10:19 2018
GPGPU-Sim PTX: 203800000 instructions simulated : ctaid=(3,3,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2384000  inst.: 200968123 (ipc=84.3) sim_rate=95110 (inst/sec) elapsed = 0:0:35:13 / Thu Apr 12 18:10:20 2018
GPGPU-Sim PTX: 203900000 instructions simulated : ctaid=(3,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2385500  inst.: 201080169 (ipc=84.3) sim_rate=95118 (inst/sec) elapsed = 0:0:35:14 / Thu Apr 12 18:10:21 2018
GPGPU-Sim PTX: 204000000 instructions simulated : ctaid=(8,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2386500  inst.: 201150856 (ipc=84.3) sim_rate=95106 (inst/sec) elapsed = 0:0:35:15 / Thu Apr 12 18:10:22 2018
GPGPU-Sim PTX: 204100000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2388000  inst.: 201265581 (ipc=84.3) sim_rate=95116 (inst/sec) elapsed = 0:0:35:16 / Thu Apr 12 18:10:23 2018
GPGPU-Sim uArch: cycles simulated: 2389000  inst.: 201336545 (ipc=84.3) sim_rate=95104 (inst/sec) elapsed = 0:0:35:17 / Thu Apr 12 18:10:24 2018
GPGPU-Sim PTX: 204200000 instructions simulated : ctaid=(8,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2390000  inst.: 201410067 (ipc=84.3) sim_rate=95094 (inst/sec) elapsed = 0:0:35:18 / Thu Apr 12 18:10:25 2018
GPGPU-Sim PTX: 204300000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2391000  inst.: 201482155 (ipc=84.3) sim_rate=95083 (inst/sec) elapsed = 0:0:35:19 / Thu Apr 12 18:10:26 2018
GPGPU-Sim PTX: 204400000 instructions simulated : ctaid=(4,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2392500  inst.: 201593204 (ipc=84.3) sim_rate=95091 (inst/sec) elapsed = 0:0:35:20 / Thu Apr 12 18:10:27 2018
GPGPU-Sim PTX: 204500000 instructions simulated : ctaid=(2,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2393500  inst.: 201665738 (ipc=84.3) sim_rate=95080 (inst/sec) elapsed = 0:0:35:21 / Thu Apr 12 18:10:28 2018
GPGPU-Sim PTX: 204600000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2395000  inst.: 201778162 (ipc=84.2) sim_rate=95088 (inst/sec) elapsed = 0:0:35:22 / Thu Apr 12 18:10:29 2018
GPGPU-Sim PTX: 204700000 instructions simulated : ctaid=(8,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2396000  inst.: 201863366 (ipc=84.3) sim_rate=95084 (inst/sec) elapsed = 0:0:35:23 / Thu Apr 12 18:10:30 2018
GPGPU-Sim PTX: 204800000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2397500  inst.: 201981856 (ipc=84.2) sim_rate=95095 (inst/sec) elapsed = 0:0:35:24 / Thu Apr 12 18:10:31 2018
GPGPU-Sim uArch: cycles simulated: 2398000  inst.: 202019407 (ipc=84.2) sim_rate=95067 (inst/sec) elapsed = 0:0:35:25 / Thu Apr 12 18:10:32 2018
GPGPU-Sim PTX: 204900000 instructions simulated : ctaid=(4,4,0) tid=(2,5,0)
GPGPU-Sim PTX: 205000000 instructions simulated : ctaid=(0,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2399500  inst.: 202136666 (ipc=84.2) sim_rate=95078 (inst/sec) elapsed = 0:0:35:26 / Thu Apr 12 18:10:33 2018
GPGPU-Sim uArch: cycles simulated: 2400500  inst.: 202211163 (ipc=84.2) sim_rate=95068 (inst/sec) elapsed = 0:0:35:27 / Thu Apr 12 18:10:34 2018
GPGPU-Sim PTX: 205100000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2401500  inst.: 202289259 (ipc=84.2) sim_rate=95060 (inst/sec) elapsed = 0:0:35:28 / Thu Apr 12 18:10:35 2018
GPGPU-Sim PTX: 205200000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2402500  inst.: 202363587 (ipc=84.2) sim_rate=95051 (inst/sec) elapsed = 0:0:35:29 / Thu Apr 12 18:10:36 2018
GPGPU-Sim PTX: 205300000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2404000  inst.: 202473662 (ipc=84.2) sim_rate=95058 (inst/sec) elapsed = 0:0:35:30 / Thu Apr 12 18:10:37 2018
GPGPU-Sim PTX: 205400000 instructions simulated : ctaid=(8,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2405000  inst.: 202545161 (ipc=84.2) sim_rate=95047 (inst/sec) elapsed = 0:0:35:31 / Thu Apr 12 18:10:38 2018
GPGPU-Sim uArch: cycles simulated: 2406000  inst.: 202621666 (ipc=84.2) sim_rate=95038 (inst/sec) elapsed = 0:0:35:32 / Thu Apr 12 18:10:39 2018
GPGPU-Sim PTX: 205500000 instructions simulated : ctaid=(7,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2407000  inst.: 202694499 (ipc=84.2) sim_rate=95027 (inst/sec) elapsed = 0:0:35:33 / Thu Apr 12 18:10:40 2018
GPGPU-Sim PTX: 205600000 instructions simulated : ctaid=(6,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2408500  inst.: 202805900 (ipc=84.2) sim_rate=95035 (inst/sec) elapsed = 0:0:35:34 / Thu Apr 12 18:10:41 2018
GPGPU-Sim PTX: 205700000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2409500  inst.: 202879060 (ipc=84.2) sim_rate=95025 (inst/sec) elapsed = 0:0:35:35 / Thu Apr 12 18:10:42 2018
GPGPU-Sim PTX: 205800000 instructions simulated : ctaid=(7,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2410500  inst.: 202944566 (ipc=84.2) sim_rate=95011 (inst/sec) elapsed = 0:0:35:36 / Thu Apr 12 18:10:43 2018
GPGPU-Sim uArch: cycles simulated: 2411500  inst.: 203013090 (ipc=84.2) sim_rate=94999 (inst/sec) elapsed = 0:0:35:37 / Thu Apr 12 18:10:44 2018
GPGPU-Sim PTX: 205900000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2412500  inst.: 203088764 (ipc=84.2) sim_rate=94990 (inst/sec) elapsed = 0:0:35:38 / Thu Apr 12 18:10:45 2018
GPGPU-Sim PTX: 206000000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2413500  inst.: 203161190 (ipc=84.2) sim_rate=94979 (inst/sec) elapsed = 0:0:35:39 / Thu Apr 12 18:10:46 2018
GPGPU-Sim PTX: 206100000 instructions simulated : ctaid=(5,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2415000  inst.: 203265003 (ipc=84.2) sim_rate=94983 (inst/sec) elapsed = 0:0:35:40 / Thu Apr 12 18:10:47 2018
GPGPU-Sim PTX: 206200000 instructions simulated : ctaid=(6,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2416000  inst.: 203325825 (ipc=84.2) sim_rate=94967 (inst/sec) elapsed = 0:0:35:41 / Thu Apr 12 18:10:48 2018
GPGPU-Sim uArch: cycles simulated: 2417000  inst.: 203395580 (ipc=84.2) sim_rate=94955 (inst/sec) elapsed = 0:0:35:42 / Thu Apr 12 18:10:49 2018
GPGPU-Sim PTX: 206300000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2418000  inst.: 203464426 (ipc=84.1) sim_rate=94943 (inst/sec) elapsed = 0:0:35:43 / Thu Apr 12 18:10:50 2018
GPGPU-Sim PTX: 206400000 instructions simulated : ctaid=(0,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2419000  inst.: 203535746 (ipc=84.1) sim_rate=94932 (inst/sec) elapsed = 0:0:35:44 / Thu Apr 12 18:10:51 2018
GPGPU-Sim PTX: 206500000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2420500  inst.: 203650857 (ipc=84.1) sim_rate=94942 (inst/sec) elapsed = 0:0:35:45 / Thu Apr 12 18:10:52 2018
GPGPU-Sim PTX: 206600000 instructions simulated : ctaid=(3,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2421500  inst.: 203724198 (ipc=84.1) sim_rate=94932 (inst/sec) elapsed = 0:0:35:46 / Thu Apr 12 18:10:53 2018
GPGPU-Sim uArch: cycles simulated: 2422500  inst.: 203797001 (ipc=84.1) sim_rate=94921 (inst/sec) elapsed = 0:0:35:47 / Thu Apr 12 18:10:54 2018
GPGPU-Sim PTX: 206700000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2423500  inst.: 203875635 (ipc=84.1) sim_rate=94914 (inst/sec) elapsed = 0:0:35:48 / Thu Apr 12 18:10:55 2018
GPGPU-Sim PTX: 206800000 instructions simulated : ctaid=(3,5,0) tid=(6,1,0)
GPGPU-Sim PTX: 206900000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2425000  inst.: 204002219 (ipc=84.1) sim_rate=94928 (inst/sec) elapsed = 0:0:35:49 / Thu Apr 12 18:10:56 2018
GPGPU-Sim uArch: cycles simulated: 2426000  inst.: 204076897 (ipc=84.1) sim_rate=94919 (inst/sec) elapsed = 0:0:35:50 / Thu Apr 12 18:10:57 2018
GPGPU-Sim PTX: 207000000 instructions simulated : ctaid=(5,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2427500  inst.: 204183427 (ipc=84.1) sim_rate=94924 (inst/sec) elapsed = 0:0:35:51 / Thu Apr 12 18:10:58 2018
GPGPU-Sim PTX: 207100000 instructions simulated : ctaid=(8,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2428500  inst.: 204260032 (ipc=84.1) sim_rate=94916 (inst/sec) elapsed = 0:0:35:52 / Thu Apr 12 18:10:59 2018
GPGPU-Sim PTX: 207200000 instructions simulated : ctaid=(7,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2429500  inst.: 204331684 (ipc=84.1) sim_rate=94905 (inst/sec) elapsed = 0:0:35:53 / Thu Apr 12 18:11:00 2018
GPGPU-Sim PTX: 207300000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2431000  inst.: 204442768 (ipc=84.1) sim_rate=94913 (inst/sec) elapsed = 0:0:35:54 / Thu Apr 12 18:11:01 2018
GPGPU-Sim PTX: 207400000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2432000  inst.: 204525011 (ipc=84.1) sim_rate=94907 (inst/sec) elapsed = 0:0:35:55 / Thu Apr 12 18:11:02 2018
GPGPU-Sim PTX: 207500000 instructions simulated : ctaid=(8,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2433000  inst.: 204604053 (ipc=84.1) sim_rate=94899 (inst/sec) elapsed = 0:0:35:56 / Thu Apr 12 18:11:03 2018
GPGPU-Sim PTX: 207600000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2434500  inst.: 204718136 (ipc=84.1) sim_rate=94908 (inst/sec) elapsed = 0:0:35:57 / Thu Apr 12 18:11:04 2018
GPGPU-Sim PTX: 207700000 instructions simulated : ctaid=(4,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2435500  inst.: 204797358 (ipc=84.1) sim_rate=94901 (inst/sec) elapsed = 0:0:35:58 / Thu Apr 12 18:11:05 2018
GPGPU-Sim uArch: cycles simulated: 2436500  inst.: 204876107 (ipc=84.1) sim_rate=94893 (inst/sec) elapsed = 0:0:35:59 / Thu Apr 12 18:11:06 2018
GPGPU-Sim PTX: 207800000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2437500  inst.: 204953595 (ipc=84.1) sim_rate=94885 (inst/sec) elapsed = 0:0:36:00 / Thu Apr 12 18:11:07 2018
GPGPU-Sim PTX: 207900000 instructions simulated : ctaid=(7,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2439000  inst.: 205059849 (ipc=84.1) sim_rate=94891 (inst/sec) elapsed = 0:0:36:01 / Thu Apr 12 18:11:08 2018
GPGPU-Sim PTX: 208000000 instructions simulated : ctaid=(0,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2440000  inst.: 205139410 (ipc=84.1) sim_rate=94884 (inst/sec) elapsed = 0:0:36:02 / Thu Apr 12 18:11:09 2018
GPGPU-Sim PTX: 208100000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2441500  inst.: 205256833 (ipc=84.1) sim_rate=94894 (inst/sec) elapsed = 0:0:36:03 / Thu Apr 12 18:11:10 2018
GPGPU-Sim PTX: 208200000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2442500  inst.: 205334527 (ipc=84.1) sim_rate=94886 (inst/sec) elapsed = 0:0:36:04 / Thu Apr 12 18:11:11 2018
GPGPU-Sim PTX: 208300000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2444000  inst.: 205452226 (ipc=84.1) sim_rate=94897 (inst/sec) elapsed = 0:0:36:05 / Thu Apr 12 18:11:12 2018
GPGPU-Sim PTX: 208400000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2445000  inst.: 205532181 (ipc=84.1) sim_rate=94890 (inst/sec) elapsed = 0:0:36:06 / Thu Apr 12 18:11:13 2018
GPGPU-Sim PTX: 208500000 instructions simulated : ctaid=(2,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2446000  inst.: 205599219 (ipc=84.1) sim_rate=94877 (inst/sec) elapsed = 0:0:36:07 / Thu Apr 12 18:11:14 2018
GPGPU-Sim PTX: 208600000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2447500  inst.: 205706513 (ipc=84.0) sim_rate=94883 (inst/sec) elapsed = 0:0:36:08 / Thu Apr 12 18:11:15 2018
GPGPU-Sim PTX: 208700000 instructions simulated : ctaid=(6,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2449000  inst.: 205808388 (ipc=84.0) sim_rate=94886 (inst/sec) elapsed = 0:0:36:09 / Thu Apr 12 18:11:16 2018
GPGPU-Sim PTX: 208800000 instructions simulated : ctaid=(2,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2450000  inst.: 205888215 (ipc=84.0) sim_rate=94879 (inst/sec) elapsed = 0:0:36:10 / Thu Apr 12 18:11:17 2018
GPGPU-Sim uArch: cycles simulated: 2451000  inst.: 205970800 (ipc=84.0) sim_rate=94873 (inst/sec) elapsed = 0:0:36:11 / Thu Apr 12 18:11:18 2018
GPGPU-Sim PTX: 208900000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim PTX: 209000000 instructions simulated : ctaid=(1,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2452500  inst.: 206087556 (ipc=84.0) sim_rate=94883 (inst/sec) elapsed = 0:0:36:12 / Thu Apr 12 18:11:19 2018
GPGPU-Sim uArch: cycles simulated: 2453500  inst.: 206156356 (ipc=84.0) sim_rate=94871 (inst/sec) elapsed = 0:0:36:13 / Thu Apr 12 18:11:20 2018
GPGPU-Sim PTX: 209100000 instructions simulated : ctaid=(7,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2455000  inst.: 206263979 (ipc=84.0) sim_rate=94877 (inst/sec) elapsed = 0:0:36:14 / Thu Apr 12 18:11:21 2018
GPGPU-Sim PTX: 209200000 instructions simulated : ctaid=(2,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2456000  inst.: 206347554 (ipc=84.0) sim_rate=94872 (inst/sec) elapsed = 0:0:36:15 / Thu Apr 12 18:11:22 2018
GPGPU-Sim PTX: 209300000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2457000  inst.: 206415649 (ipc=84.0) sim_rate=94860 (inst/sec) elapsed = 0:0:36:16 / Thu Apr 12 18:11:23 2018
GPGPU-Sim PTX: 209400000 instructions simulated : ctaid=(1,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2458500  inst.: 206524630 (ipc=84.0) sim_rate=94866 (inst/sec) elapsed = 0:0:36:17 / Thu Apr 12 18:11:24 2018
GPGPU-Sim PTX: 209500000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2460000  inst.: 206634295 (ipc=84.0) sim_rate=94873 (inst/sec) elapsed = 0:0:36:18 / Thu Apr 12 18:11:25 2018
GPGPU-Sim PTX: 209600000 instructions simulated : ctaid=(5,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2461000  inst.: 206707556 (ipc=84.0) sim_rate=94863 (inst/sec) elapsed = 0:0:36:19 / Thu Apr 12 18:11:26 2018
GPGPU-Sim PTX: 209700000 instructions simulated : ctaid=(4,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2462000  inst.: 206786379 (ipc=84.0) sim_rate=94856 (inst/sec) elapsed = 0:0:36:20 / Thu Apr 12 18:11:27 2018
GPGPU-Sim PTX: 209800000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2463500  inst.: 206895070 (ipc=84.0) sim_rate=94862 (inst/sec) elapsed = 0:0:36:21 / Thu Apr 12 18:11:28 2018
GPGPU-Sim PTX: 209900000 instructions simulated : ctaid=(3,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2464500  inst.: 206965022 (ipc=84.0) sim_rate=94851 (inst/sec) elapsed = 0:0:36:22 / Thu Apr 12 18:11:29 2018
GPGPU-Sim PTX: 210000000 instructions simulated : ctaid=(8,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2466000  inst.: 207076181 (ipc=84.0) sim_rate=94858 (inst/sec) elapsed = 0:0:36:23 / Thu Apr 12 18:11:30 2018
GPGPU-Sim PTX: 210100000 instructions simulated : ctaid=(6,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2467000  inst.: 207165842 (ipc=84.0) sim_rate=94856 (inst/sec) elapsed = 0:0:36:24 / Thu Apr 12 18:11:31 2018
GPGPU-Sim uArch: cycles simulated: 2468000  inst.: 207243840 (ipc=84.0) sim_rate=94848 (inst/sec) elapsed = 0:0:36:25 / Thu Apr 12 18:11:32 2018
GPGPU-Sim PTX: 210200000 instructions simulated : ctaid=(3,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2469000  inst.: 207322045 (ipc=84.0) sim_rate=94840 (inst/sec) elapsed = 0:0:36:26 / Thu Apr 12 18:11:33 2018
GPGPU-Sim PTX: 210300000 instructions simulated : ctaid=(1,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2470000  inst.: 207399079 (ipc=84.0) sim_rate=94832 (inst/sec) elapsed = 0:0:36:27 / Thu Apr 12 18:11:34 2018
GPGPU-Sim PTX: 210400000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2471500  inst.: 207518007 (ipc=84.0) sim_rate=94843 (inst/sec) elapsed = 0:0:36:28 / Thu Apr 12 18:11:35 2018
GPGPU-Sim PTX: 210500000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2472500  inst.: 207592585 (ipc=84.0) sim_rate=94834 (inst/sec) elapsed = 0:0:36:29 / Thu Apr 12 18:11:36 2018
GPGPU-Sim PTX: 210600000 instructions simulated : ctaid=(6,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2473500  inst.: 207668341 (ipc=84.0) sim_rate=94825 (inst/sec) elapsed = 0:0:36:30 / Thu Apr 12 18:11:37 2018
GPGPU-Sim uArch: cycles simulated: 2474500  inst.: 207735145 (ipc=84.0) sim_rate=94812 (inst/sec) elapsed = 0:0:36:31 / Thu Apr 12 18:11:38 2018
GPGPU-Sim PTX: 210700000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2476000  inst.: 207838028 (ipc=83.9) sim_rate=94816 (inst/sec) elapsed = 0:0:36:32 / Thu Apr 12 18:11:39 2018
GPGPU-Sim PTX: 210800000 instructions simulated : ctaid=(0,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2477000  inst.: 207904188 (ipc=83.9) sim_rate=94803 (inst/sec) elapsed = 0:0:36:33 / Thu Apr 12 18:11:40 2018
GPGPU-Sim PTX: 210900000 instructions simulated : ctaid=(5,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2478000  inst.: 207973898 (ipc=83.9) sim_rate=94792 (inst/sec) elapsed = 0:0:36:34 / Thu Apr 12 18:11:41 2018
GPGPU-Sim PTX: 211000000 instructions simulated : ctaid=(6,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2479000  inst.: 208049841 (ipc=83.9) sim_rate=94783 (inst/sec) elapsed = 0:0:36:35 / Thu Apr 12 18:11:42 2018
GPGPU-Sim uArch: cycles simulated: 2480000  inst.: 208120184 (ipc=83.9) sim_rate=94772 (inst/sec) elapsed = 0:0:36:36 / Thu Apr 12 18:11:43 2018
GPGPU-Sim PTX: 211100000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2481000  inst.: 208189461 (ipc=83.9) sim_rate=94760 (inst/sec) elapsed = 0:0:36:37 / Thu Apr 12 18:11:44 2018
GPGPU-Sim PTX: 211200000 instructions simulated : ctaid=(6,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2482500  inst.: 208297438 (ipc=83.9) sim_rate=94766 (inst/sec) elapsed = 0:0:36:38 / Thu Apr 12 18:11:45 2018
GPGPU-Sim PTX: 211300000 instructions simulated : ctaid=(2,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2484000  inst.: 208385858 (ipc=83.9) sim_rate=94763 (inst/sec) elapsed = 0:0:36:39 / Thu Apr 12 18:11:46 2018
GPGPU-Sim PTX: 211400000 instructions simulated : ctaid=(5,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2485500  inst.: 208493628 (ipc=83.9) sim_rate=94769 (inst/sec) elapsed = 0:0:36:40 / Thu Apr 12 18:11:47 2018
GPGPU-Sim PTX: 211500000 instructions simulated : ctaid=(6,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2486500  inst.: 208568893 (ipc=83.9) sim_rate=94760 (inst/sec) elapsed = 0:0:36:41 / Thu Apr 12 18:11:48 2018
GPGPU-Sim PTX: 211600000 instructions simulated : ctaid=(5,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2488000  inst.: 208671423 (ipc=83.9) sim_rate=94764 (inst/sec) elapsed = 0:0:36:42 / Thu Apr 12 18:11:49 2018
GPGPU-Sim PTX: 211700000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2489000  inst.: 208747561 (ipc=83.9) sim_rate=94756 (inst/sec) elapsed = 0:0:36:43 / Thu Apr 12 18:11:50 2018
GPGPU-Sim PTX: 211800000 instructions simulated : ctaid=(7,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2490500  inst.: 208850770 (ipc=83.9) sim_rate=94759 (inst/sec) elapsed = 0:0:36:44 / Thu Apr 12 18:11:51 2018
GPGPU-Sim uArch: cycles simulated: 2491500  inst.: 208921388 (ipc=83.9) sim_rate=94748 (inst/sec) elapsed = 0:0:36:45 / Thu Apr 12 18:11:52 2018
GPGPU-Sim PTX: 211900000 instructions simulated : ctaid=(8,4,0) tid=(2,4,0)
GPGPU-Sim PTX: 212000000 instructions simulated : ctaid=(2,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2493000  inst.: 209034691 (ipc=83.8) sim_rate=94757 (inst/sec) elapsed = 0:0:36:46 / Thu Apr 12 18:11:53 2018
GPGPU-Sim uArch: cycles simulated: 2494000  inst.: 209102298 (ipc=83.8) sim_rate=94745 (inst/sec) elapsed = 0:0:36:47 / Thu Apr 12 18:11:54 2018
GPGPU-Sim PTX: 212100000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2495500  inst.: 209205518 (ipc=83.8) sim_rate=94748 (inst/sec) elapsed = 0:0:36:48 / Thu Apr 12 18:11:55 2018
GPGPU-Sim PTX: 212200000 instructions simulated : ctaid=(8,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2496500  inst.: 209270797 (ipc=83.8) sim_rate=94735 (inst/sec) elapsed = 0:0:36:49 / Thu Apr 12 18:11:56 2018
GPGPU-Sim PTX: 212300000 instructions simulated : ctaid=(3,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2498000  inst.: 209372601 (ipc=83.8) sim_rate=94738 (inst/sec) elapsed = 0:0:36:50 / Thu Apr 12 18:11:57 2018
GPGPU-Sim PTX: 212400000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2499000  inst.: 209448750 (ipc=83.8) sim_rate=94730 (inst/sec) elapsed = 0:0:36:51 / Thu Apr 12 18:11:58 2018
GPGPU-Sim PTX: 212500000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2500000  inst.: 209521771 (ipc=83.8) sim_rate=94720 (inst/sec) elapsed = 0:0:36:52 / Thu Apr 12 18:11:59 2018
GPGPU-Sim PTX: 212600000 instructions simulated : ctaid=(8,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2501500  inst.: 209632420 (ipc=83.8) sim_rate=94727 (inst/sec) elapsed = 0:0:36:53 / Thu Apr 12 18:12:00 2018
GPGPU-Sim uArch: cycles simulated: 2502500  inst.: 209696632 (ipc=83.8) sim_rate=94713 (inst/sec) elapsed = 0:0:36:54 / Thu Apr 12 18:12:01 2018
GPGPU-Sim PTX: 212700000 instructions simulated : ctaid=(5,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2503500  inst.: 209765457 (ipc=83.8) sim_rate=94702 (inst/sec) elapsed = 0:0:36:55 / Thu Apr 12 18:12:02 2018
GPGPU-Sim PTX: 212800000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2504500  inst.: 209836981 (ipc=83.8) sim_rate=94691 (inst/sec) elapsed = 0:0:36:56 / Thu Apr 12 18:12:03 2018
GPGPU-Sim PTX: 212900000 instructions simulated : ctaid=(5,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2506000  inst.: 209950097 (ipc=83.8) sim_rate=94700 (inst/sec) elapsed = 0:0:36:57 / Thu Apr 12 18:12:04 2018
GPGPU-Sim PTX: 213000000 instructions simulated : ctaid=(6,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2507000  inst.: 210022213 (ipc=83.8) sim_rate=94689 (inst/sec) elapsed = 0:0:36:58 / Thu Apr 12 18:12:05 2018
GPGPU-Sim uArch: cycles simulated: 2508000  inst.: 210093976 (ipc=83.8) sim_rate=94679 (inst/sec) elapsed = 0:0:36:59 / Thu Apr 12 18:12:06 2018
GPGPU-Sim PTX: 213100000 instructions simulated : ctaid=(6,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2509500  inst.: 210199497 (ipc=83.8) sim_rate=94684 (inst/sec) elapsed = 0:0:37:00 / Thu Apr 12 18:12:07 2018
GPGPU-Sim PTX: 213200000 instructions simulated : ctaid=(6,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2510500  inst.: 210265320 (ipc=83.8) sim_rate=94671 (inst/sec) elapsed = 0:0:37:01 / Thu Apr 12 18:12:08 2018
GPGPU-Sim PTX: 213300000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2511500  inst.: 210339879 (ipc=83.8) sim_rate=94662 (inst/sec) elapsed = 0:0:37:02 / Thu Apr 12 18:12:09 2018
GPGPU-Sim PTX: 213400000 instructions simulated : ctaid=(4,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2513000  inst.: 210451361 (ipc=83.7) sim_rate=94669 (inst/sec) elapsed = 0:0:37:03 / Thu Apr 12 18:12:10 2018
GPGPU-Sim PTX: 213500000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2514000  inst.: 210528516 (ipc=83.7) sim_rate=94662 (inst/sec) elapsed = 0:0:37:04 / Thu Apr 12 18:12:11 2018
GPGPU-Sim uArch: cycles simulated: 2515000  inst.: 210597198 (ipc=83.7) sim_rate=94650 (inst/sec) elapsed = 0:0:37:05 / Thu Apr 12 18:12:12 2018
GPGPU-Sim PTX: 213600000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2516000  inst.: 210669299 (ipc=83.7) sim_rate=94640 (inst/sec) elapsed = 0:0:37:06 / Thu Apr 12 18:12:13 2018
GPGPU-Sim PTX: 213700000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2517500  inst.: 210780393 (ipc=83.7) sim_rate=94647 (inst/sec) elapsed = 0:0:37:07 / Thu Apr 12 18:12:14 2018
GPGPU-Sim PTX: 213800000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2518500  inst.: 210857242 (ipc=83.7) sim_rate=94639 (inst/sec) elapsed = 0:0:37:08 / Thu Apr 12 18:12:15 2018
GPGPU-Sim PTX: 213900000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2519500  inst.: 210931991 (ipc=83.7) sim_rate=94630 (inst/sec) elapsed = 0:0:37:09 / Thu Apr 12 18:12:16 2018
GPGPU-Sim PTX: 214000000 instructions simulated : ctaid=(5,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2521000  inst.: 211040439 (ipc=83.7) sim_rate=94636 (inst/sec) elapsed = 0:0:37:10 / Thu Apr 12 18:12:17 2018
GPGPU-Sim PTX: 214100000 instructions simulated : ctaid=(0,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2522000  inst.: 211105212 (ipc=83.7) sim_rate=94623 (inst/sec) elapsed = 0:0:37:11 / Thu Apr 12 18:12:18 2018
GPGPU-Sim uArch: cycles simulated: 2523000  inst.: 211178232 (ipc=83.7) sim_rate=94613 (inst/sec) elapsed = 0:0:37:12 / Thu Apr 12 18:12:19 2018
GPGPU-Sim PTX: 214200000 instructions simulated : ctaid=(8,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2524500  inst.: 211285082 (ipc=83.7) sim_rate=94619 (inst/sec) elapsed = 0:0:37:13 / Thu Apr 12 18:12:20 2018
GPGPU-Sim PTX: 214300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2525500  inst.: 211360750 (ipc=83.7) sim_rate=94610 (inst/sec) elapsed = 0:0:37:14 / Thu Apr 12 18:12:21 2018
GPGPU-Sim PTX: 214400000 instructions simulated : ctaid=(2,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2526500  inst.: 211430020 (ipc=83.7) sim_rate=94599 (inst/sec) elapsed = 0:0:37:15 / Thu Apr 12 18:12:22 2018
GPGPU-Sim PTX: 214500000 instructions simulated : ctaid=(4,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2527500  inst.: 211499273 (ipc=83.7) sim_rate=94588 (inst/sec) elapsed = 0:0:37:16 / Thu Apr 12 18:12:23 2018
GPGPU-Sim PTX: 214600000 instructions simulated : ctaid=(7,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2529000  inst.: 211607478 (ipc=83.7) sim_rate=94594 (inst/sec) elapsed = 0:0:37:17 / Thu Apr 12 18:12:24 2018
GPGPU-Sim uArch: cycles simulated: 2530000  inst.: 211676980 (ipc=83.7) sim_rate=94583 (inst/sec) elapsed = 0:0:37:18 / Thu Apr 12 18:12:25 2018
GPGPU-Sim PTX: 214700000 instructions simulated : ctaid=(3,5,0) tid=(0,2,0)
GPGPU-Sim PTX: 214800000 instructions simulated : ctaid=(0,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2531500  inst.: 211779891 (ipc=83.7) sim_rate=94586 (inst/sec) elapsed = 0:0:37:19 / Thu Apr 12 18:12:26 2018
GPGPU-Sim uArch: cycles simulated: 2532500  inst.: 211854977 (ipc=83.7) sim_rate=94578 (inst/sec) elapsed = 0:0:37:20 / Thu Apr 12 18:12:27 2018
GPGPU-Sim PTX: 214900000 instructions simulated : ctaid=(4,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2534000  inst.: 211959703 (ipc=83.6) sim_rate=94582 (inst/sec) elapsed = 0:0:37:21 / Thu Apr 12 18:12:28 2018
GPGPU-Sim PTX: 215000000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2535000  inst.: 212029176 (ipc=83.6) sim_rate=94571 (inst/sec) elapsed = 0:0:37:22 / Thu Apr 12 18:12:29 2018
GPGPU-Sim PTX: 215100000 instructions simulated : ctaid=(1,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2536000  inst.: 212109863 (ipc=83.6) sim_rate=94565 (inst/sec) elapsed = 0:0:37:23 / Thu Apr 12 18:12:30 2018
GPGPU-Sim PTX: 215200000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2537500  inst.: 212204886 (ipc=83.6) sim_rate=94565 (inst/sec) elapsed = 0:0:37:24 / Thu Apr 12 18:12:31 2018
GPGPU-Sim PTX: 215300000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2538500  inst.: 212281278 (ipc=83.6) sim_rate=94557 (inst/sec) elapsed = 0:0:37:25 / Thu Apr 12 18:12:32 2018
GPGPU-Sim PTX: 215400000 instructions simulated : ctaid=(0,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2540000  inst.: 212377025 (ipc=83.6) sim_rate=94557 (inst/sec) elapsed = 0:0:37:26 / Thu Apr 12 18:12:33 2018
GPGPU-Sim PTX: 215500000 instructions simulated : ctaid=(6,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2541500  inst.: 212492388 (ipc=83.6) sim_rate=94567 (inst/sec) elapsed = 0:0:37:27 / Thu Apr 12 18:12:34 2018
GPGPU-Sim uArch: cycles simulated: 2542500  inst.: 212566732 (ipc=83.6) sim_rate=94558 (inst/sec) elapsed = 0:0:37:28 / Thu Apr 12 18:12:35 2018
GPGPU-Sim PTX: 215600000 instructions simulated : ctaid=(1,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2543500  inst.: 212647480 (ipc=83.6) sim_rate=94552 (inst/sec) elapsed = 0:0:37:29 / Thu Apr 12 18:12:36 2018
GPGPU-Sim PTX: 215700000 instructions simulated : ctaid=(7,4,0) tid=(4,2,0)
GPGPU-Sim PTX: 215800000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2545000  inst.: 212765040 (ipc=83.6) sim_rate=94562 (inst/sec) elapsed = 0:0:37:30 / Thu Apr 12 18:12:37 2018
GPGPU-Sim uArch: cycles simulated: 2546000  inst.: 212837469 (ipc=83.6) sim_rate=94552 (inst/sec) elapsed = 0:0:37:31 / Thu Apr 12 18:12:38 2018
GPGPU-Sim PTX: 215900000 instructions simulated : ctaid=(4,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2547000  inst.: 212922641 (ipc=83.6) sim_rate=94548 (inst/sec) elapsed = 0:0:37:32 / Thu Apr 12 18:12:39 2018
GPGPU-Sim PTX: 216000000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2548500  inst.: 213030996 (ipc=83.6) sim_rate=94554 (inst/sec) elapsed = 0:0:37:33 / Thu Apr 12 18:12:40 2018
GPGPU-Sim PTX: 216100000 instructions simulated : ctaid=(0,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2549500  inst.: 213101540 (ipc=83.6) sim_rate=94543 (inst/sec) elapsed = 0:0:37:34 / Thu Apr 12 18:12:41 2018
GPGPU-Sim PTX: 216200000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2550500  inst.: 213181187 (ipc=83.6) sim_rate=94537 (inst/sec) elapsed = 0:0:37:35 / Thu Apr 12 18:12:42 2018
GPGPU-Sim uArch: cycles simulated: 2551500  inst.: 213246586 (ipc=83.6) sim_rate=94524 (inst/sec) elapsed = 0:0:37:36 / Thu Apr 12 18:12:43 2018
GPGPU-Sim PTX: 216300000 instructions simulated : ctaid=(3,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2552500  inst.: 213324228 (ipc=83.6) sim_rate=94516 (inst/sec) elapsed = 0:0:37:37 / Thu Apr 12 18:12:44 2018
GPGPU-Sim PTX: 216400000 instructions simulated : ctaid=(0,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2554000  inst.: 213440929 (ipc=83.6) sim_rate=94526 (inst/sec) elapsed = 0:0:37:38 / Thu Apr 12 18:12:45 2018
GPGPU-Sim PTX: 216500000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2555000  inst.: 213521717 (ipc=83.6) sim_rate=94520 (inst/sec) elapsed = 0:0:37:39 / Thu Apr 12 18:12:46 2018
GPGPU-Sim PTX: 216600000 instructions simulated : ctaid=(8,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2556000  inst.: 213594808 (ipc=83.6) sim_rate=94510 (inst/sec) elapsed = 0:0:37:40 / Thu Apr 12 18:12:47 2018
GPGPU-Sim PTX: 216700000 instructions simulated : ctaid=(3,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2557000  inst.: 213668140 (ipc=83.6) sim_rate=94501 (inst/sec) elapsed = 0:0:37:41 / Thu Apr 12 18:12:48 2018
GPGPU-Sim PTX: 216800000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2558500  inst.: 213774430 (ipc=83.6) sim_rate=94506 (inst/sec) elapsed = 0:0:37:42 / Thu Apr 12 18:12:49 2018
GPGPU-Sim PTX: 216900000 instructions simulated : ctaid=(8,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2560000  inst.: 213876378 (ipc=83.5) sim_rate=94510 (inst/sec) elapsed = 0:0:37:43 / Thu Apr 12 18:12:50 2018
GPGPU-Sim PTX: 217000000 instructions simulated : ctaid=(0,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2561000  inst.: 213953080 (ipc=83.5) sim_rate=94502 (inst/sec) elapsed = 0:0:37:44 / Thu Apr 12 18:12:51 2018
GPGPU-Sim PTX: 217100000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2562500  inst.: 214064083 (ipc=83.5) sim_rate=94509 (inst/sec) elapsed = 0:0:37:45 / Thu Apr 12 18:12:52 2018
GPGPU-Sim uArch: cycles simulated: 2563500  inst.: 214139120 (ipc=83.5) sim_rate=94500 (inst/sec) elapsed = 0:0:37:46 / Thu Apr 12 18:12:53 2018
GPGPU-Sim PTX: 217200000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2564500  inst.: 214221084 (ipc=83.5) sim_rate=94495 (inst/sec) elapsed = 0:0:37:47 / Thu Apr 12 18:12:54 2018
GPGPU-Sim PTX: 217300000 instructions simulated : ctaid=(6,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 217400000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2566000  inst.: 214341966 (ipc=83.5) sim_rate=94507 (inst/sec) elapsed = 0:0:37:48 / Thu Apr 12 18:12:55 2018
GPGPU-Sim uArch: cycles simulated: 2567000  inst.: 214411393 (ipc=83.5) sim_rate=94495 (inst/sec) elapsed = 0:0:37:49 / Thu Apr 12 18:12:56 2018
GPGPU-Sim PTX: 217500000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2568000  inst.: 214484890 (ipc=83.5) sim_rate=94486 (inst/sec) elapsed = 0:0:37:50 / Thu Apr 12 18:12:57 2018
GPGPU-Sim PTX: 217600000 instructions simulated : ctaid=(8,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2569500  inst.: 214599764 (ipc=83.5) sim_rate=94495 (inst/sec) elapsed = 0:0:37:51 / Thu Apr 12 18:12:58 2018
GPGPU-Sim PTX: 217700000 instructions simulated : ctaid=(2,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2570500  inst.: 214669943 (ipc=83.5) sim_rate=94485 (inst/sec) elapsed = 0:0:37:52 / Thu Apr 12 18:12:59 2018
GPGPU-Sim PTX: 217800000 instructions simulated : ctaid=(4,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2572000  inst.: 214773544 (ipc=83.5) sim_rate=94489 (inst/sec) elapsed = 0:0:37:53 / Thu Apr 12 18:13:00 2018
GPGPU-Sim PTX: 217900000 instructions simulated : ctaid=(1,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2573000  inst.: 214847402 (ipc=83.5) sim_rate=94479 (inst/sec) elapsed = 0:0:37:54 / Thu Apr 12 18:13:01 2018
GPGPU-Sim PTX: 218000000 instructions simulated : ctaid=(7,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2574500  inst.: 214960232 (ipc=83.5) sim_rate=94488 (inst/sec) elapsed = 0:0:37:55 / Thu Apr 12 18:13:02 2018
GPGPU-Sim PTX: 218100000 instructions simulated : ctaid=(8,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2575500  inst.: 215041746 (ipc=83.5) sim_rate=94482 (inst/sec) elapsed = 0:0:37:56 / Thu Apr 12 18:13:03 2018
GPGPU-Sim PTX: 218200000 instructions simulated : ctaid=(1,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2576500  inst.: 215129349 (ipc=83.5) sim_rate=94479 (inst/sec) elapsed = 0:0:37:57 / Thu Apr 12 18:13:04 2018
GPGPU-Sim PTX: 218300000 instructions simulated : ctaid=(6,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2578000  inst.: 215236121 (ipc=83.5) sim_rate=94484 (inst/sec) elapsed = 0:0:37:58 / Thu Apr 12 18:13:05 2018
GPGPU-Sim uArch: cycles simulated: 2579000  inst.: 215308394 (ipc=83.5) sim_rate=94474 (inst/sec) elapsed = 0:0:37:59 / Thu Apr 12 18:13:06 2018
GPGPU-Sim PTX: 218400000 instructions simulated : ctaid=(1,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2580000  inst.: 215379424 (ipc=83.5) sim_rate=94464 (inst/sec) elapsed = 0:0:38:00 / Thu Apr 12 18:13:07 2018
GPGPU-Sim PTX: 218500000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2581500  inst.: 215493635 (ipc=83.5) sim_rate=94473 (inst/sec) elapsed = 0:0:38:01 / Thu Apr 12 18:13:08 2018
GPGPU-Sim PTX: 218600000 instructions simulated : ctaid=(1,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2582500  inst.: 215569111 (ipc=83.5) sim_rate=94464 (inst/sec) elapsed = 0:0:38:02 / Thu Apr 12 18:13:09 2018
GPGPU-Sim PTX: 218700000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2584000  inst.: 215677965 (ipc=83.5) sim_rate=94471 (inst/sec) elapsed = 0:0:38:03 / Thu Apr 12 18:13:10 2018
GPGPU-Sim PTX: 218800000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2585500  inst.: 215791045 (ipc=83.5) sim_rate=94479 (inst/sec) elapsed = 0:0:38:04 / Thu Apr 12 18:13:11 2018
GPGPU-Sim PTX: 218900000 instructions simulated : ctaid=(4,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2586500  inst.: 215876571 (ipc=83.5) sim_rate=94475 (inst/sec) elapsed = 0:0:38:05 / Thu Apr 12 18:13:12 2018
GPGPU-Sim PTX: 219000000 instructions simulated : ctaid=(0,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2588000  inst.: 215993285 (ipc=83.5) sim_rate=94485 (inst/sec) elapsed = 0:0:38:06 / Thu Apr 12 18:13:13 2018
GPGPU-Sim PTX: 219100000 instructions simulated : ctaid=(7,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2589000  inst.: 216072905 (ipc=83.5) sim_rate=94478 (inst/sec) elapsed = 0:0:38:07 / Thu Apr 12 18:13:14 2018
GPGPU-Sim PTX: 219200000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2590500  inst.: 216184965 (ipc=83.5) sim_rate=94486 (inst/sec) elapsed = 0:0:38:08 / Thu Apr 12 18:13:15 2018
GPGPU-Sim PTX: 219300000 instructions simulated : ctaid=(0,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2591500  inst.: 216257375 (ipc=83.4) sim_rate=94476 (inst/sec) elapsed = 0:0:38:09 / Thu Apr 12 18:13:16 2018
GPGPU-Sim PTX: 219400000 instructions simulated : ctaid=(6,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2592500  inst.: 216331021 (ipc=83.4) sim_rate=94467 (inst/sec) elapsed = 0:0:38:10 / Thu Apr 12 18:13:17 2018
GPGPU-Sim uArch: cycles simulated: 2593500  inst.: 216398521 (ipc=83.4) sim_rate=94455 (inst/sec) elapsed = 0:0:38:11 / Thu Apr 12 18:13:18 2018
GPGPU-Sim PTX: 219500000 instructions simulated : ctaid=(7,6,0) tid=(7,0,0)
GPGPU-Sim PTX: 219600000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2595000  inst.: 216518180 (ipc=83.4) sim_rate=94466 (inst/sec) elapsed = 0:0:38:12 / Thu Apr 12 18:13:19 2018
GPGPU-Sim PTX: 219700000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2596000  inst.: 216599640 (ipc=83.4) sim_rate=94461 (inst/sec) elapsed = 0:0:38:13 / Thu Apr 12 18:13:20 2018
GPGPU-Sim uArch: cycles simulated: 2597000  inst.: 216684734 (ipc=83.4) sim_rate=94457 (inst/sec) elapsed = 0:0:38:14 / Thu Apr 12 18:13:21 2018
GPGPU-Sim PTX: 219800000 instructions simulated : ctaid=(5,5,0) tid=(4,0,0)
GPGPU-Sim PTX: 219900000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2598500  inst.: 216795978 (ipc=83.4) sim_rate=94464 (inst/sec) elapsed = 0:0:38:15 / Thu Apr 12 18:13:22 2018
GPGPU-Sim uArch: cycles simulated: 2599500  inst.: 216874515 (ipc=83.4) sim_rate=94457 (inst/sec) elapsed = 0:0:38:16 / Thu Apr 12 18:13:23 2018
GPGPU-Sim PTX: 220000000 instructions simulated : ctaid=(5,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2600500  inst.: 216954597 (ipc=83.4) sim_rate=94451 (inst/sec) elapsed = 0:0:38:17 / Thu Apr 12 18:13:24 2018
GPGPU-Sim PTX: 220100000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2601500  inst.: 217030947 (ipc=83.4) sim_rate=94443 (inst/sec) elapsed = 0:0:38:18 / Thu Apr 12 18:13:25 2018
GPGPU-Sim PTX: 220200000 instructions simulated : ctaid=(2,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2603000  inst.: 217138921 (ipc=83.4) sim_rate=94449 (inst/sec) elapsed = 0:0:38:19 / Thu Apr 12 18:13:26 2018
GPGPU-Sim PTX: 220300000 instructions simulated : ctaid=(5,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2604000  inst.: 217213459 (ipc=83.4) sim_rate=94440 (inst/sec) elapsed = 0:0:38:20 / Thu Apr 12 18:13:27 2018
GPGPU-Sim PTX: 220400000 instructions simulated : ctaid=(4,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2605500  inst.: 217326503 (ipc=83.4) sim_rate=94448 (inst/sec) elapsed = 0:0:38:21 / Thu Apr 12 18:13:28 2018
GPGPU-Sim PTX: 220500000 instructions simulated : ctaid=(2,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2606500  inst.: 217398781 (ipc=83.4) sim_rate=94439 (inst/sec) elapsed = 0:0:38:22 / Thu Apr 12 18:13:29 2018
GPGPU-Sim uArch: cycles simulated: 2607500  inst.: 217478315 (ipc=83.4) sim_rate=94432 (inst/sec) elapsed = 0:0:38:23 / Thu Apr 12 18:13:30 2018
GPGPU-Sim PTX: 220600000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim PTX: 220700000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2609000  inst.: 217596554 (ipc=83.4) sim_rate=94442 (inst/sec) elapsed = 0:0:38:24 / Thu Apr 12 18:13:31 2018
GPGPU-Sim uArch: cycles simulated: 2610000  inst.: 217676995 (ipc=83.4) sim_rate=94436 (inst/sec) elapsed = 0:0:38:25 / Thu Apr 12 18:13:32 2018
GPGPU-Sim PTX: 220800000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim PTX: 220900000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2611500  inst.: 217790995 (ipc=83.4) sim_rate=94445 (inst/sec) elapsed = 0:0:38:26 / Thu Apr 12 18:13:33 2018
GPGPU-Sim uArch: cycles simulated: 2612500  inst.: 217863218 (ipc=83.4) sim_rate=94435 (inst/sec) elapsed = 0:0:38:27 / Thu Apr 12 18:13:34 2018
GPGPU-Sim PTX: 221000000 instructions simulated : ctaid=(0,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2614000  inst.: 217960903 (ipc=83.4) sim_rate=94437 (inst/sec) elapsed = 0:0:38:28 / Thu Apr 12 18:13:35 2018
GPGPU-Sim PTX: 221100000 instructions simulated : ctaid=(5,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2615000  inst.: 218034446 (ipc=83.4) sim_rate=94428 (inst/sec) elapsed = 0:0:38:29 / Thu Apr 12 18:13:36 2018
GPGPU-Sim PTX: 221200000 instructions simulated : ctaid=(0,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2616000  inst.: 218114482 (ipc=83.4) sim_rate=94421 (inst/sec) elapsed = 0:0:38:30 / Thu Apr 12 18:13:37 2018
GPGPU-Sim PTX: 221300000 instructions simulated : ctaid=(2,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2617500  inst.: 218223941 (ipc=83.4) sim_rate=94428 (inst/sec) elapsed = 0:0:38:31 / Thu Apr 12 18:13:38 2018
GPGPU-Sim PTX: 221400000 instructions simulated : ctaid=(1,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2618500  inst.: 218300910 (ipc=83.4) sim_rate=94420 (inst/sec) elapsed = 0:0:38:32 / Thu Apr 12 18:13:39 2018
GPGPU-Sim PTX: 221500000 instructions simulated : ctaid=(7,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2619500  inst.: 218376166 (ipc=83.4) sim_rate=94412 (inst/sec) elapsed = 0:0:38:33 / Thu Apr 12 18:13:40 2018
GPGPU-Sim PTX: 221600000 instructions simulated : ctaid=(0,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2621000  inst.: 218489900 (ipc=83.4) sim_rate=94420 (inst/sec) elapsed = 0:0:38:34 / Thu Apr 12 18:13:41 2018
GPGPU-Sim uArch: cycles simulated: 2622000  inst.: 218556904 (ipc=83.4) sim_rate=94409 (inst/sec) elapsed = 0:0:38:35 / Thu Apr 12 18:13:42 2018
GPGPU-Sim PTX: 221700000 instructions simulated : ctaid=(6,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2623500  inst.: 218655362 (ipc=83.3) sim_rate=94410 (inst/sec) elapsed = 0:0:38:36 / Thu Apr 12 18:13:43 2018
GPGPU-Sim PTX: 221800000 instructions simulated : ctaid=(1,2,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2624500  inst.: 218716633 (ipc=83.3) sim_rate=94396 (inst/sec) elapsed = 0:0:38:37 / Thu Apr 12 18:13:44 2018
GPGPU-Sim PTX: 221900000 instructions simulated : ctaid=(5,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2626000  inst.: 218822379 (ipc=83.3) sim_rate=94401 (inst/sec) elapsed = 0:0:38:38 / Thu Apr 12 18:13:45 2018
GPGPU-Sim PTX: 222000000 instructions simulated : ctaid=(5,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2627500  inst.: 218928205 (ipc=83.3) sim_rate=94406 (inst/sec) elapsed = 0:0:38:39 / Thu Apr 12 18:13:46 2018
GPGPU-Sim PTX: 222100000 instructions simulated : ctaid=(1,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2628500  inst.: 219001334 (ipc=83.3) sim_rate=94397 (inst/sec) elapsed = 0:0:38:40 / Thu Apr 12 18:13:47 2018
GPGPU-Sim PTX: 222200000 instructions simulated : ctaid=(6,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2630000  inst.: 219119071 (ipc=83.3) sim_rate=94407 (inst/sec) elapsed = 0:0:38:41 / Thu Apr 12 18:13:48 2018
GPGPU-Sim PTX: 222300000 instructions simulated : ctaid=(7,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2631000  inst.: 219196581 (ipc=83.3) sim_rate=94399 (inst/sec) elapsed = 0:0:38:42 / Thu Apr 12 18:13:49 2018
GPGPU-Sim PTX: 222400000 instructions simulated : ctaid=(1,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2632500  inst.: 219300148 (ipc=83.3) sim_rate=94403 (inst/sec) elapsed = 0:0:38:43 / Thu Apr 12 18:13:50 2018
GPGPU-Sim PTX: 222500000 instructions simulated : ctaid=(5,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2633500  inst.: 219370724 (ipc=83.3) sim_rate=94393 (inst/sec) elapsed = 0:0:38:44 / Thu Apr 12 18:13:51 2018
GPGPU-Sim uArch: cycles simulated: 2634500  inst.: 219444637 (ipc=83.3) sim_rate=94384 (inst/sec) elapsed = 0:0:38:45 / Thu Apr 12 18:13:52 2018
GPGPU-Sim PTX: 222600000 instructions simulated : ctaid=(0,1,0) tid=(0,3,0)
GPGPU-Sim PTX: 222700000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2636000  inst.: 219554063 (ipc=83.3) sim_rate=94391 (inst/sec) elapsed = 0:0:38:46 / Thu Apr 12 18:13:53 2018
GPGPU-Sim uArch: cycles simulated: 2637000  inst.: 219620308 (ipc=83.3) sim_rate=94379 (inst/sec) elapsed = 0:0:38:47 / Thu Apr 12 18:13:54 2018
GPGPU-Sim PTX: 222800000 instructions simulated : ctaid=(3,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2638000  inst.: 219687503 (ipc=83.3) sim_rate=94367 (inst/sec) elapsed = 0:0:38:48 / Thu Apr 12 18:13:55 2018
GPGPU-Sim PTX: 222900000 instructions simulated : ctaid=(7,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2639000  inst.: 219759961 (ipc=83.3) sim_rate=94358 (inst/sec) elapsed = 0:0:38:49 / Thu Apr 12 18:13:56 2018
GPGPU-Sim PTX: 223000000 instructions simulated : ctaid=(1,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2640500  inst.: 219873768 (ipc=83.3) sim_rate=94366 (inst/sec) elapsed = 0:0:38:50 / Thu Apr 12 18:13:57 2018
GPGPU-Sim PTX: 223100000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2641500  inst.: 219943010 (ipc=83.3) sim_rate=94355 (inst/sec) elapsed = 0:0:38:51 / Thu Apr 12 18:13:58 2018
GPGPU-Sim PTX: 223200000 instructions simulated : ctaid=(5,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2643000  inst.: 220043561 (ipc=83.3) sim_rate=94358 (inst/sec) elapsed = 0:0:38:52 / Thu Apr 12 18:13:59 2018
GPGPU-Sim uArch: cycles simulated: 2644000  inst.: 220112379 (ipc=83.2) sim_rate=94347 (inst/sec) elapsed = 0:0:38:53 / Thu Apr 12 18:14:00 2018
GPGPU-Sim PTX: 223300000 instructions simulated : ctaid=(4,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2645500  inst.: 220218238 (ipc=83.2) sim_rate=94352 (inst/sec) elapsed = 0:0:38:54 / Thu Apr 12 18:14:01 2018
GPGPU-Sim PTX: 223400000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2646500  inst.: 220283774 (ipc=83.2) sim_rate=94339 (inst/sec) elapsed = 0:0:38:55 / Thu Apr 12 18:14:02 2018
GPGPU-Sim PTX: 223500000 instructions simulated : ctaid=(5,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2647500  inst.: 220362523 (ipc=83.2) sim_rate=94333 (inst/sec) elapsed = 0:0:38:56 / Thu Apr 12 18:14:03 2018
GPGPU-Sim PTX: 223600000 instructions simulated : ctaid=(3,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2649000  inst.: 220468839 (ipc=83.2) sim_rate=94338 (inst/sec) elapsed = 0:0:38:57 / Thu Apr 12 18:14:04 2018
GPGPU-Sim PTX: 223700000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2650000  inst.: 220547406 (ipc=83.2) sim_rate=94331 (inst/sec) elapsed = 0:0:38:58 / Thu Apr 12 18:14:05 2018
GPGPU-Sim PTX: 223800000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2651500  inst.: 220657819 (ipc=83.2) sim_rate=94338 (inst/sec) elapsed = 0:0:38:59 / Thu Apr 12 18:14:06 2018
GPGPU-Sim PTX: 223900000 instructions simulated : ctaid=(1,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2652500  inst.: 220735337 (ipc=83.2) sim_rate=94331 (inst/sec) elapsed = 0:0:39:00 / Thu Apr 12 18:14:07 2018
GPGPU-Sim PTX: 224000000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2654000  inst.: 220853254 (ipc=83.2) sim_rate=94341 (inst/sec) elapsed = 0:0:39:01 / Thu Apr 12 18:14:08 2018
GPGPU-Sim PTX: 224100000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2655000  inst.: 220931496 (ipc=83.2) sim_rate=94334 (inst/sec) elapsed = 0:0:39:02 / Thu Apr 12 18:14:09 2018
GPGPU-Sim uArch: cycles simulated: 2656000  inst.: 221008459 (ipc=83.2) sim_rate=94327 (inst/sec) elapsed = 0:0:39:03 / Thu Apr 12 18:14:10 2018
GPGPU-Sim PTX: 224200000 instructions simulated : ctaid=(2,0,0) tid=(6,3,0)
GPGPU-Sim PTX: 224300000 instructions simulated : ctaid=(2,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2657500  inst.: 221125678 (ipc=83.2) sim_rate=94336 (inst/sec) elapsed = 0:0:39:04 / Thu Apr 12 18:14:11 2018
GPGPU-Sim uArch: cycles simulated: 2658500  inst.: 221203511 (ipc=83.2) sim_rate=94329 (inst/sec) elapsed = 0:0:39:05 / Thu Apr 12 18:14:12 2018
GPGPU-Sim PTX: 224400000 instructions simulated : ctaid=(2,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2659500  inst.: 221282063 (ipc=83.2) sim_rate=94323 (inst/sec) elapsed = 0:0:39:06 / Thu Apr 12 18:14:13 2018
GPGPU-Sim PTX: 224500000 instructions simulated : ctaid=(5,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2661000  inst.: 221383932 (ipc=83.2) sim_rate=94326 (inst/sec) elapsed = 0:0:39:07 / Thu Apr 12 18:14:14 2018
GPGPU-Sim PTX: 224600000 instructions simulated : ctaid=(8,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2662000  inst.: 221450863 (ipc=83.2) sim_rate=94314 (inst/sec) elapsed = 0:0:39:08 / Thu Apr 12 18:14:15 2018
GPGPU-Sim PTX: 224700000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2663500  inst.: 221576055 (ipc=83.2) sim_rate=94327 (inst/sec) elapsed = 0:0:39:09 / Thu Apr 12 18:14:16 2018
GPGPU-Sim PTX: 224800000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2664500  inst.: 221648818 (ipc=83.2) sim_rate=94318 (inst/sec) elapsed = 0:0:39:10 / Thu Apr 12 18:14:17 2018
GPGPU-Sim PTX: 224900000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2665500  inst.: 221722054 (ipc=83.2) sim_rate=94309 (inst/sec) elapsed = 0:0:39:11 / Thu Apr 12 18:14:18 2018
GPGPU-Sim PTX: 225000000 instructions simulated : ctaid=(5,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2667000  inst.: 221835208 (ipc=83.2) sim_rate=94317 (inst/sec) elapsed = 0:0:39:12 / Thu Apr 12 18:14:19 2018
GPGPU-Sim PTX: 225100000 instructions simulated : ctaid=(8,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2668000  inst.: 221913241 (ipc=83.2) sim_rate=94310 (inst/sec) elapsed = 0:0:39:13 / Thu Apr 12 18:14:20 2018
GPGPU-Sim uArch: cycles simulated: 2669000  inst.: 221996008 (ipc=83.2) sim_rate=94305 (inst/sec) elapsed = 0:0:39:14 / Thu Apr 12 18:14:21 2018
GPGPU-Sim PTX: 225200000 instructions simulated : ctaid=(0,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2670000  inst.: 222069046 (ipc=83.2) sim_rate=94296 (inst/sec) elapsed = 0:0:39:15 / Thu Apr 12 18:14:22 2018
GPGPU-Sim PTX: 225300000 instructions simulated : ctaid=(3,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2671500  inst.: 222168378 (ipc=83.2) sim_rate=94298 (inst/sec) elapsed = 0:0:39:16 / Thu Apr 12 18:14:23 2018
GPGPU-Sim PTX: 225400000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2672500  inst.: 222241579 (ipc=83.2) sim_rate=94290 (inst/sec) elapsed = 0:0:39:17 / Thu Apr 12 18:14:24 2018
GPGPU-Sim PTX: 225500000 instructions simulated : ctaid=(4,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2674000  inst.: 222339208 (ipc=83.1) sim_rate=94291 (inst/sec) elapsed = 0:0:39:18 / Thu Apr 12 18:14:25 2018
GPGPU-Sim PTX: 225600000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2675000  inst.: 222405410 (ipc=83.1) sim_rate=94279 (inst/sec) elapsed = 0:0:39:19 / Thu Apr 12 18:14:26 2018
GPGPU-Sim PTX: 225700000 instructions simulated : ctaid=(1,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2676500  inst.: 222524603 (ipc=83.1) sim_rate=94290 (inst/sec) elapsed = 0:0:39:20 / Thu Apr 12 18:14:27 2018
GPGPU-Sim PTX: 225800000 instructions simulated : ctaid=(6,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2678000  inst.: 222642261 (ipc=83.1) sim_rate=94299 (inst/sec) elapsed = 0:0:39:21 / Thu Apr 12 18:14:28 2018
GPGPU-Sim PTX: 225900000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2679000  inst.: 222714770 (ipc=83.1) sim_rate=94290 (inst/sec) elapsed = 0:0:39:22 / Thu Apr 12 18:14:29 2018
GPGPU-Sim PTX: 226000000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2680000  inst.: 222794143 (ipc=83.1) sim_rate=94284 (inst/sec) elapsed = 0:0:39:23 / Thu Apr 12 18:14:30 2018
GPGPU-Sim PTX: 226100000 instructions simulated : ctaid=(3,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2681500  inst.: 222895376 (ipc=83.1) sim_rate=94287 (inst/sec) elapsed = 0:0:39:24 / Thu Apr 12 18:14:31 2018
GPGPU-Sim uArch: cycles simulated: 2682500  inst.: 222964448 (ipc=83.1) sim_rate=94276 (inst/sec) elapsed = 0:0:39:25 / Thu Apr 12 18:14:32 2018
GPGPU-Sim PTX: 226200000 instructions simulated : ctaid=(2,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2684000  inst.: 223067175 (ipc=83.1) sim_rate=94280 (inst/sec) elapsed = 0:0:39:26 / Thu Apr 12 18:14:33 2018
GPGPU-Sim PTX: 226300000 instructions simulated : ctaid=(1,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2685000  inst.: 223148222 (ipc=83.1) sim_rate=94274 (inst/sec) elapsed = 0:0:39:27 / Thu Apr 12 18:14:34 2018
GPGPU-Sim PTX: 226400000 instructions simulated : ctaid=(0,7,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2686000  inst.: 223220789 (ipc=83.1) sim_rate=94265 (inst/sec) elapsed = 0:0:39:28 / Thu Apr 12 18:14:35 2018
GPGPU-Sim PTX: 226500000 instructions simulated : ctaid=(0,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2687500  inst.: 223328942 (ipc=83.1) sim_rate=94271 (inst/sec) elapsed = 0:0:39:29 / Thu Apr 12 18:14:36 2018
GPGPU-Sim PTX: 226600000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2688500  inst.: 223398332 (ipc=83.1) sim_rate=94260 (inst/sec) elapsed = 0:0:39:30 / Thu Apr 12 18:14:37 2018
GPGPU-Sim PTX: 226700000 instructions simulated : ctaid=(2,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2690000  inst.: 223504298 (ipc=83.1) sim_rate=94265 (inst/sec) elapsed = 0:0:39:31 / Thu Apr 12 18:14:38 2018
GPGPU-Sim PTX: 226800000 instructions simulated : ctaid=(0,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2691500  inst.: 223614911 (ipc=83.1) sim_rate=94272 (inst/sec) elapsed = 0:0:39:32 / Thu Apr 12 18:14:39 2018
GPGPU-Sim PTX: 226900000 instructions simulated : ctaid=(6,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2692500  inst.: 223683705 (ipc=83.1) sim_rate=94261 (inst/sec) elapsed = 0:0:39:33 / Thu Apr 12 18:14:40 2018
GPGPU-Sim PTX: 227000000 instructions simulated : ctaid=(5,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2694000  inst.: 223794727 (ipc=83.1) sim_rate=94269 (inst/sec) elapsed = 0:0:39:34 / Thu Apr 12 18:14:41 2018
GPGPU-Sim PTX: 227100000 instructions simulated : ctaid=(3,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2695000  inst.: 223874032 (ipc=83.1) sim_rate=94262 (inst/sec) elapsed = 0:0:39:35 / Thu Apr 12 18:14:42 2018
GPGPU-Sim PTX: 227200000 instructions simulated : ctaid=(2,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2696500  inst.: 223984504 (ipc=83.1) sim_rate=94269 (inst/sec) elapsed = 0:0:39:36 / Thu Apr 12 18:14:43 2018
GPGPU-Sim uArch: cycles simulated: 2697500  inst.: 224058997 (ipc=83.1) sim_rate=94261 (inst/sec) elapsed = 0:0:39:37 / Thu Apr 12 18:14:44 2018
GPGPU-Sim PTX: 227300000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2699000  inst.: 224156104 (ipc=83.1) sim_rate=94262 (inst/sec) elapsed = 0:0:39:38 / Thu Apr 12 18:14:45 2018
GPGPU-Sim PTX: 227400000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2700000  inst.: 224235620 (ipc=83.1) sim_rate=94256 (inst/sec) elapsed = 0:0:39:39 / Thu Apr 12 18:14:46 2018
GPGPU-Sim PTX: 227500000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2701000  inst.: 224303254 (ipc=83.0) sim_rate=94245 (inst/sec) elapsed = 0:0:39:40 / Thu Apr 12 18:14:47 2018
GPGPU-Sim PTX: 227600000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2702000  inst.: 224376243 (ipc=83.0) sim_rate=94236 (inst/sec) elapsed = 0:0:39:41 / Thu Apr 12 18:14:48 2018
GPGPU-Sim PTX: 227700000 instructions simulated : ctaid=(7,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2703500  inst.: 224497205 (ipc=83.0) sim_rate=94247 (inst/sec) elapsed = 0:0:39:42 / Thu Apr 12 18:14:49 2018
GPGPU-Sim PTX: 227800000 instructions simulated : ctaid=(3,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2704500  inst.: 224579638 (ipc=83.0) sim_rate=94242 (inst/sec) elapsed = 0:0:39:43 / Thu Apr 12 18:14:50 2018
GPGPU-Sim PTX: 227900000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2705500  inst.: 224656995 (ipc=83.0) sim_rate=94235 (inst/sec) elapsed = 0:0:39:44 / Thu Apr 12 18:14:51 2018
GPGPU-Sim uArch: cycles simulated: 2706500  inst.: 224727405 (ipc=83.0) sim_rate=94225 (inst/sec) elapsed = 0:0:39:45 / Thu Apr 12 18:14:52 2018
GPGPU-Sim PTX: 228000000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2708000  inst.: 224832440 (ipc=83.0) sim_rate=94229 (inst/sec) elapsed = 0:0:39:46 / Thu Apr 12 18:14:53 2018
GPGPU-Sim PTX: 228100000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2709000  inst.: 224906453 (ipc=83.0) sim_rate=94221 (inst/sec) elapsed = 0:0:39:47 / Thu Apr 12 18:14:54 2018
GPGPU-Sim PTX: 228200000 instructions simulated : ctaid=(3,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2710500  inst.: 225017055 (ipc=83.0) sim_rate=94228 (inst/sec) elapsed = 0:0:39:48 / Thu Apr 12 18:14:55 2018
GPGPU-Sim PTX: 228300000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2711500  inst.: 225088182 (ipc=83.0) sim_rate=94218 (inst/sec) elapsed = 0:0:39:49 / Thu Apr 12 18:14:56 2018
GPGPU-Sim PTX: 228400000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2712500  inst.: 225159273 (ipc=83.0) sim_rate=94208 (inst/sec) elapsed = 0:0:39:50 / Thu Apr 12 18:14:57 2018
GPGPU-Sim uArch: cycles simulated: 2713500  inst.: 225238700 (ipc=83.0) sim_rate=94202 (inst/sec) elapsed = 0:0:39:51 / Thu Apr 12 18:14:58 2018
GPGPU-Sim PTX: 228500000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 228600000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2715000  inst.: 225357455 (ipc=83.0) sim_rate=94212 (inst/sec) elapsed = 0:0:39:52 / Thu Apr 12 18:14:59 2018
GPGPU-Sim uArch: cycles simulated: 2716000  inst.: 225434924 (ipc=83.0) sim_rate=94205 (inst/sec) elapsed = 0:0:39:53 / Thu Apr 12 18:15:00 2018
GPGPU-Sim PTX: 228700000 instructions simulated : ctaid=(8,1,0) tid=(6,7,0)
GPGPU-Sim PTX: 228800000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2717500  inst.: 225541740 (ipc=83.0) sim_rate=94211 (inst/sec) elapsed = 0:0:39:54 / Thu Apr 12 18:15:01 2018
GPGPU-Sim uArch: cycles simulated: 2718500  inst.: 225611659 (ipc=83.0) sim_rate=94201 (inst/sec) elapsed = 0:0:39:55 / Thu Apr 12 18:15:02 2018
GPGPU-Sim PTX: 228900000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 2720000  inst.: 225723561 (ipc=83.0) sim_rate=94208 (inst/sec) elapsed = 0:0:39:56 / Thu Apr 12 18:15:03 2018
GPGPU-Sim PTX: 229000000 instructions simulated : ctaid=(0,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2721000  inst.: 225800777 (ipc=83.0) sim_rate=94201 (inst/sec) elapsed = 0:0:39:57 / Thu Apr 12 18:15:04 2018
GPGPU-Sim PTX: 229100000 instructions simulated : ctaid=(5,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2722500  inst.: 225903395 (ipc=83.0) sim_rate=94204 (inst/sec) elapsed = 0:0:39:58 / Thu Apr 12 18:15:05 2018
GPGPU-Sim PTX: 229200000 instructions simulated : ctaid=(5,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2723500  inst.: 225986334 (ipc=83.0) sim_rate=94200 (inst/sec) elapsed = 0:0:39:59 / Thu Apr 12 18:15:06 2018
GPGPU-Sim PTX: 229300000 instructions simulated : ctaid=(4,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2725000  inst.: 226096263 (ipc=83.0) sim_rate=94206 (inst/sec) elapsed = 0:0:40:00 / Thu Apr 12 18:15:07 2018
GPGPU-Sim PTX: 229400000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2726000  inst.: 226175760 (ipc=83.0) sim_rate=94200 (inst/sec) elapsed = 0:0:40:01 / Thu Apr 12 18:15:08 2018
GPGPU-Sim PTX: 229500000 instructions simulated : ctaid=(0,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2727500  inst.: 226277220 (ipc=83.0) sim_rate=94203 (inst/sec) elapsed = 0:0:40:02 / Thu Apr 12 18:15:09 2018
GPGPU-Sim PTX: 229600000 instructions simulated : ctaid=(8,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2728500  inst.: 226348709 (ipc=83.0) sim_rate=94194 (inst/sec) elapsed = 0:0:40:03 / Thu Apr 12 18:15:10 2018
GPGPU-Sim PTX: 229700000 instructions simulated : ctaid=(4,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 2730000  inst.: 226452272 (ipc=82.9) sim_rate=94198 (inst/sec) elapsed = 0:0:40:04 / Thu Apr 12 18:15:11 2018
GPGPU-Sim PTX: 229800000 instructions simulated : ctaid=(4,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2731000  inst.: 226519900 (ipc=82.9) sim_rate=94187 (inst/sec) elapsed = 0:0:40:05 / Thu Apr 12 18:15:12 2018
GPGPU-Sim PTX: 229900000 instructions simulated : ctaid=(1,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2732500  inst.: 226639762 (ipc=82.9) sim_rate=94197 (inst/sec) elapsed = 0:0:40:06 / Thu Apr 12 18:15:13 2018
GPGPU-Sim uArch: cycles simulated: 2733500  inst.: 226712999 (ipc=82.9) sim_rate=94189 (inst/sec) elapsed = 0:0:40:07 / Thu Apr 12 18:15:14 2018
GPGPU-Sim PTX: 230000000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim PTX: 230100000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2735000  inst.: 226828254 (ipc=82.9) sim_rate=94197 (inst/sec) elapsed = 0:0:40:08 / Thu Apr 12 18:15:15 2018
GPGPU-Sim uArch: cycles simulated: 2736000  inst.: 226898397 (ipc=82.9) sim_rate=94187 (inst/sec) elapsed = 0:0:40:09 / Thu Apr 12 18:15:16 2018
GPGPU-Sim PTX: 230200000 instructions simulated : ctaid=(1,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2737500  inst.: 227001551 (ipc=82.9) sim_rate=94191 (inst/sec) elapsed = 0:0:40:10 / Thu Apr 12 18:15:17 2018
GPGPU-Sim PTX: 230300000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2738500  inst.: 227076253 (ipc=82.9) sim_rate=94183 (inst/sec) elapsed = 0:0:40:11 / Thu Apr 12 18:15:18 2018
GPGPU-Sim PTX: 230400000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2740000  inst.: 227188218 (ipc=82.9) sim_rate=94190 (inst/sec) elapsed = 0:0:40:12 / Thu Apr 12 18:15:19 2018
GPGPU-Sim PTX: 230500000 instructions simulated : ctaid=(0,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2741000  inst.: 227253945 (ipc=82.9) sim_rate=94179 (inst/sec) elapsed = 0:0:40:13 / Thu Apr 12 18:15:20 2018
GPGPU-Sim PTX: 230600000 instructions simulated : ctaid=(8,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2742000  inst.: 227323036 (ipc=82.9) sim_rate=94168 (inst/sec) elapsed = 0:0:40:14 / Thu Apr 12 18:15:21 2018
GPGPU-Sim PTX: 230700000 instructions simulated : ctaid=(0,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2743500  inst.: 227437321 (ipc=82.9) sim_rate=94176 (inst/sec) elapsed = 0:0:40:15 / Thu Apr 12 18:15:22 2018
GPGPU-Sim PTX: 230800000 instructions simulated : ctaid=(2,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2744500  inst.: 227506738 (ipc=82.9) sim_rate=94166 (inst/sec) elapsed = 0:0:40:16 / Thu Apr 12 18:15:23 2018
GPGPU-Sim PTX: 230900000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2746000  inst.: 227602638 (ipc=82.9) sim_rate=94167 (inst/sec) elapsed = 0:0:40:17 / Thu Apr 12 18:15:24 2018
GPGPU-Sim PTX: 231000000 instructions simulated : ctaid=(6,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2747500  inst.: 227707535 (ipc=82.9) sim_rate=94171 (inst/sec) elapsed = 0:0:40:18 / Thu Apr 12 18:15:25 2018
GPGPU-Sim uArch: cycles simulated: 2748500  inst.: 227778609 (ipc=82.9) sim_rate=94162 (inst/sec) elapsed = 0:0:40:19 / Thu Apr 12 18:15:26 2018
GPGPU-Sim PTX: 231100000 instructions simulated : ctaid=(5,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2750000  inst.: 227873606 (ipc=82.9) sim_rate=94162 (inst/sec) elapsed = 0:0:40:20 / Thu Apr 12 18:15:27 2018
GPGPU-Sim PTX: 231200000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2751500  inst.: 227979048 (ipc=82.9) sim_rate=94167 (inst/sec) elapsed = 0:0:40:21 / Thu Apr 12 18:15:28 2018
GPGPU-Sim PTX: 231300000 instructions simulated : ctaid=(0,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2752500  inst.: 228044966 (ipc=82.9) sim_rate=94155 (inst/sec) elapsed = 0:0:40:22 / Thu Apr 12 18:15:29 2018
GPGPU-Sim PTX: 231400000 instructions simulated : ctaid=(6,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2753500  inst.: 228115305 (ipc=82.8) sim_rate=94145 (inst/sec) elapsed = 0:0:40:23 / Thu Apr 12 18:15:30 2018
GPGPU-Sim PTX: 231500000 instructions simulated : ctaid=(4,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2755000  inst.: 228217695 (ipc=82.8) sim_rate=94149 (inst/sec) elapsed = 0:0:40:24 / Thu Apr 12 18:15:31 2018
GPGPU-Sim PTX: 231600000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2756500  inst.: 228329536 (ipc=82.8) sim_rate=94156 (inst/sec) elapsed = 0:0:40:25 / Thu Apr 12 18:15:32 2018
GPGPU-Sim PTX: 231700000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2757500  inst.: 228402873 (ipc=82.8) sim_rate=94147 (inst/sec) elapsed = 0:0:40:26 / Thu Apr 12 18:15:33 2018
GPGPU-Sim PTX: 231800000 instructions simulated : ctaid=(8,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2758500  inst.: 228484059 (ipc=82.8) sim_rate=94142 (inst/sec) elapsed = 0:0:40:27 / Thu Apr 12 18:15:34 2018
GPGPU-Sim PTX: 231900000 instructions simulated : ctaid=(7,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2760000  inst.: 228593294 (ipc=82.8) sim_rate=94148 (inst/sec) elapsed = 0:0:40:28 / Thu Apr 12 18:15:35 2018
GPGPU-Sim uArch: cycles simulated: 2761000  inst.: 228668915 (ipc=82.8) sim_rate=94141 (inst/sec) elapsed = 0:0:40:29 / Thu Apr 12 18:15:36 2018
GPGPU-Sim PTX: 232000000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim PTX: 232100000 instructions simulated : ctaid=(0,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2762500  inst.: 228779741 (ipc=82.8) sim_rate=94148 (inst/sec) elapsed = 0:0:40:30 / Thu Apr 12 18:15:37 2018
GPGPU-Sim uArch: cycles simulated: 2763500  inst.: 228854616 (ipc=82.8) sim_rate=94140 (inst/sec) elapsed = 0:0:40:31 / Thu Apr 12 18:15:38 2018
GPGPU-Sim PTX: 232200000 instructions simulated : ctaid=(6,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2765000  inst.: 228973177 (ipc=82.8) sim_rate=94150 (inst/sec) elapsed = 0:0:40:32 / Thu Apr 12 18:15:39 2018
GPGPU-Sim PTX: 232300000 instructions simulated : ctaid=(1,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2766000  inst.: 229048744 (ipc=82.8) sim_rate=94142 (inst/sec) elapsed = 0:0:40:33 / Thu Apr 12 18:15:40 2018
GPGPU-Sim PTX: 232400000 instructions simulated : ctaid=(0,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2767500  inst.: 229157941 (ipc=82.8) sim_rate=94148 (inst/sec) elapsed = 0:0:40:34 / Thu Apr 12 18:15:41 2018
GPGPU-Sim PTX: 232500000 instructions simulated : ctaid=(0,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2768500  inst.: 229225187 (ipc=82.8) sim_rate=94137 (inst/sec) elapsed = 0:0:40:35 / Thu Apr 12 18:15:42 2018
GPGPU-Sim PTX: 232600000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 2769500  inst.: 229302486 (ipc=82.8) sim_rate=94130 (inst/sec) elapsed = 0:0:40:36 / Thu Apr 12 18:15:43 2018
GPGPU-Sim PTX: 232700000 instructions simulated : ctaid=(5,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2771000  inst.: 229415250 (ipc=82.8) sim_rate=94138 (inst/sec) elapsed = 0:0:40:37 / Thu Apr 12 18:15:44 2018
GPGPU-Sim PTX: 232800000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2772500  inst.: 229529361 (ipc=82.8) sim_rate=94146 (inst/sec) elapsed = 0:0:40:38 / Thu Apr 12 18:15:45 2018
GPGPU-Sim PTX: 232900000 instructions simulated : ctaid=(3,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2773500  inst.: 229598856 (ipc=82.8) sim_rate=94136 (inst/sec) elapsed = 0:0:40:39 / Thu Apr 12 18:15:46 2018
GPGPU-Sim PTX: 233000000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2775000  inst.: 229709643 (ipc=82.8) sim_rate=94143 (inst/sec) elapsed = 0:0:40:40 / Thu Apr 12 18:15:47 2018
GPGPU-Sim PTX: 233100000 instructions simulated : ctaid=(2,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2776000  inst.: 229782277 (ipc=82.8) sim_rate=94134 (inst/sec) elapsed = 0:0:40:41 / Thu Apr 12 18:15:48 2018
GPGPU-Sim PTX: 233200000 instructions simulated : ctaid=(8,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2777500  inst.: 229903643 (ipc=82.8) sim_rate=94145 (inst/sec) elapsed = 0:0:40:42 / Thu Apr 12 18:15:49 2018
GPGPU-Sim PTX: 233300000 instructions simulated : ctaid=(5,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2778500  inst.: 229984150 (ipc=82.8) sim_rate=94140 (inst/sec) elapsed = 0:0:40:43 / Thu Apr 12 18:15:50 2018
GPGPU-Sim PTX: 233400000 instructions simulated : ctaid=(1,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2780000  inst.: 230097508 (ipc=82.8) sim_rate=94147 (inst/sec) elapsed = 0:0:40:44 / Thu Apr 12 18:15:51 2018
GPGPU-Sim PTX: 233500000 instructions simulated : ctaid=(6,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2781000  inst.: 230161567 (ipc=82.8) sim_rate=94135 (inst/sec) elapsed = 0:0:40:45 / Thu Apr 12 18:15:52 2018
GPGPU-Sim uArch: cycles simulated: 2782000  inst.: 230227402 (ipc=82.8) sim_rate=94124 (inst/sec) elapsed = 0:0:40:46 / Thu Apr 12 18:15:53 2018
GPGPU-Sim PTX: 233600000 instructions simulated : ctaid=(6,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2783000  inst.: 230297011 (ipc=82.8) sim_rate=94114 (inst/sec) elapsed = 0:0:40:47 / Thu Apr 12 18:15:54 2018
GPGPU-Sim PTX: 233700000 instructions simulated : ctaid=(2,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2784500  inst.: 230404737 (ipc=82.7) sim_rate=94119 (inst/sec) elapsed = 0:0:40:48 / Thu Apr 12 18:15:55 2018
GPGPU-Sim PTX: 233800000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2785500  inst.: 230477998 (ipc=82.7) sim_rate=94111 (inst/sec) elapsed = 0:0:40:49 / Thu Apr 12 18:15:56 2018
GPGPU-Sim PTX: 233900000 instructions simulated : ctaid=(5,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2786500  inst.: 230551150 (ipc=82.7) sim_rate=94102 (inst/sec) elapsed = 0:0:40:50 / Thu Apr 12 18:15:57 2018
GPGPU-Sim uArch: cycles simulated: 2787500  inst.: 230616311 (ipc=82.7) sim_rate=94090 (inst/sec) elapsed = 0:0:40:51 / Thu Apr 12 18:15:58 2018
GPGPU-Sim PTX: 234000000 instructions simulated : ctaid=(1,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2788500  inst.: 230692858 (ipc=82.7) sim_rate=94083 (inst/sec) elapsed = 0:0:40:52 / Thu Apr 12 18:15:59 2018
GPGPU-Sim PTX: 234100000 instructions simulated : ctaid=(1,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 2790000  inst.: 230786952 (ipc=82.7) sim_rate=94083 (inst/sec) elapsed = 0:0:40:53 / Thu Apr 12 18:16:00 2018
GPGPU-Sim PTX: 234200000 instructions simulated : ctaid=(3,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2791000  inst.: 230864411 (ipc=82.7) sim_rate=94076 (inst/sec) elapsed = 0:0:40:54 / Thu Apr 12 18:16:01 2018
GPGPU-Sim uArch: cycles simulated: 2792000  inst.: 230934313 (ipc=82.7) sim_rate=94066 (inst/sec) elapsed = 0:0:40:55 / Thu Apr 12 18:16:02 2018
GPGPU-Sim PTX: 234300000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2793000  inst.: 231008096 (ipc=82.7) sim_rate=94058 (inst/sec) elapsed = 0:0:40:56 / Thu Apr 12 18:16:03 2018
GPGPU-Sim PTX: 234400000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2794000  inst.: 231071935 (ipc=82.7) sim_rate=94046 (inst/sec) elapsed = 0:0:40:57 / Thu Apr 12 18:16:04 2018
GPGPU-Sim PTX: 234500000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2795500  inst.: 231176819 (ipc=82.7) sim_rate=94050 (inst/sec) elapsed = 0:0:40:58 / Thu Apr 12 18:16:05 2018
GPGPU-Sim PTX: 234600000 instructions simulated : ctaid=(4,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2797000  inst.: 231277493 (ipc=82.7) sim_rate=94053 (inst/sec) elapsed = 0:0:40:59 / Thu Apr 12 18:16:06 2018
GPGPU-Sim PTX: 234700000 instructions simulated : ctaid=(3,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 2798000  inst.: 231348288 (ipc=82.7) sim_rate=94044 (inst/sec) elapsed = 0:0:41:00 / Thu Apr 12 18:16:07 2018
GPGPU-Sim PTX: 234800000 instructions simulated : ctaid=(6,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2799500  inst.: 231457809 (ipc=82.7) sim_rate=94050 (inst/sec) elapsed = 0:0:41:01 / Thu Apr 12 18:16:08 2018
GPGPU-Sim PTX: 234900000 instructions simulated : ctaid=(7,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2800500  inst.: 231535653 (ipc=82.7) sim_rate=94043 (inst/sec) elapsed = 0:0:41:02 / Thu Apr 12 18:16:09 2018
GPGPU-Sim PTX: 235000000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 2802000  inst.: 231633213 (ipc=82.7) sim_rate=94045 (inst/sec) elapsed = 0:0:41:03 / Thu Apr 12 18:16:10 2018
GPGPU-Sim uArch: cycles simulated: 2803000  inst.: 231707164 (ipc=82.7) sim_rate=94036 (inst/sec) elapsed = 0:0:41:04 / Thu Apr 12 18:16:11 2018
GPGPU-Sim PTX: 235100000 instructions simulated : ctaid=(5,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2804500  inst.: 231819134 (ipc=82.7) sim_rate=94044 (inst/sec) elapsed = 0:0:41:05 / Thu Apr 12 18:16:12 2018
GPGPU-Sim PTX: 235200000 instructions simulated : ctaid=(8,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2805500  inst.: 231903245 (ipc=82.7) sim_rate=94040 (inst/sec) elapsed = 0:0:41:06 / Thu Apr 12 18:16:13 2018
GPGPU-Sim PTX: 235300000 instructions simulated : ctaid=(2,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2807000  inst.: 232001126 (ipc=82.7) sim_rate=94041 (inst/sec) elapsed = 0:0:41:07 / Thu Apr 12 18:16:14 2018
GPGPU-Sim PTX: 235400000 instructions simulated : ctaid=(5,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2808000  inst.: 232076340 (ipc=82.6) sim_rate=94034 (inst/sec) elapsed = 0:0:41:08 / Thu Apr 12 18:16:15 2018
GPGPU-Sim PTX: 235500000 instructions simulated : ctaid=(5,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2809500  inst.: 232174481 (ipc=82.6) sim_rate=94035 (inst/sec) elapsed = 0:0:41:09 / Thu Apr 12 18:16:16 2018
GPGPU-Sim PTX: 235600000 instructions simulated : ctaid=(3,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2810500  inst.: 232246053 (ipc=82.6) sim_rate=94026 (inst/sec) elapsed = 0:0:41:10 / Thu Apr 12 18:16:17 2018
GPGPU-Sim PTX: 235700000 instructions simulated : ctaid=(7,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2812000  inst.: 232354585 (ipc=82.6) sim_rate=94032 (inst/sec) elapsed = 0:0:41:11 / Thu Apr 12 18:16:18 2018
GPGPU-Sim PTX: 235800000 instructions simulated : ctaid=(7,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2813500  inst.: 232454296 (ipc=82.6) sim_rate=94034 (inst/sec) elapsed = 0:0:41:12 / Thu Apr 12 18:16:19 2018
GPGPU-Sim PTX: 235900000 instructions simulated : ctaid=(4,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2814500  inst.: 232525492 (ipc=82.6) sim_rate=94025 (inst/sec) elapsed = 0:0:41:13 / Thu Apr 12 18:16:20 2018
GPGPU-Sim uArch: cycles simulated: 2815500  inst.: 232600738 (ipc=82.6) sim_rate=94018 (inst/sec) elapsed = 0:0:41:14 / Thu Apr 12 18:16:21 2018
GPGPU-Sim PTX: 236000000 instructions simulated : ctaid=(7,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2817000  inst.: 232701925 (ipc=82.6) sim_rate=94020 (inst/sec) elapsed = 0:0:41:15 / Thu Apr 12 18:16:22 2018
GPGPU-Sim PTX: 236100000 instructions simulated : ctaid=(5,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2818000  inst.: 232782046 (ipc=82.6) sim_rate=94015 (inst/sec) elapsed = 0:0:41:16 / Thu Apr 12 18:16:23 2018
GPGPU-Sim PTX: 236200000 instructions simulated : ctaid=(8,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2819500  inst.: 232898525 (ipc=82.6) sim_rate=94024 (inst/sec) elapsed = 0:0:41:17 / Thu Apr 12 18:16:24 2018
GPGPU-Sim PTX: 236300000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2820500  inst.: 232962968 (ipc=82.6) sim_rate=94012 (inst/sec) elapsed = 0:0:41:18 / Thu Apr 12 18:16:25 2018
GPGPU-Sim PTX: 236400000 instructions simulated : ctaid=(7,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2821500  inst.: 233038576 (ipc=82.6) sim_rate=94005 (inst/sec) elapsed = 0:0:41:19 / Thu Apr 12 18:16:26 2018
GPGPU-Sim PTX: 236500000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2823000  inst.: 233144684 (ipc=82.6) sim_rate=94009 (inst/sec) elapsed = 0:0:41:20 / Thu Apr 12 18:16:27 2018
GPGPU-Sim PTX: 236600000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2824500  inst.: 233253877 (ipc=82.6) sim_rate=94016 (inst/sec) elapsed = 0:0:41:21 / Thu Apr 12 18:16:28 2018
GPGPU-Sim PTX: 236700000 instructions simulated : ctaid=(3,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2825500  inst.: 233323235 (ipc=82.6) sim_rate=94006 (inst/sec) elapsed = 0:0:41:22 / Thu Apr 12 18:16:29 2018
GPGPU-Sim PTX: 236800000 instructions simulated : ctaid=(2,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2827000  inst.: 233432878 (ipc=82.6) sim_rate=94012 (inst/sec) elapsed = 0:0:41:23 / Thu Apr 12 18:16:30 2018
GPGPU-Sim PTX: 236900000 instructions simulated : ctaid=(4,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2828000  inst.: 233500948 (ipc=82.6) sim_rate=94001 (inst/sec) elapsed = 0:0:41:24 / Thu Apr 12 18:16:31 2018
GPGPU-Sim PTX: 237000000 instructions simulated : ctaid=(2,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2829500  inst.: 233602777 (ipc=82.6) sim_rate=94005 (inst/sec) elapsed = 0:0:41:25 / Thu Apr 12 18:16:32 2018
GPGPU-Sim uArch: cycles simulated: 2830500  inst.: 233675565 (ipc=82.6) sim_rate=93996 (inst/sec) elapsed = 0:0:41:26 / Thu Apr 12 18:16:33 2018
GPGPU-Sim PTX: 237100000 instructions simulated : ctaid=(0,0,0) tid=(3,7,0)
GPGPU-Sim PTX: 237200000 instructions simulated : ctaid=(8,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2832000  inst.: 233789497 (ipc=82.6) sim_rate=94004 (inst/sec) elapsed = 0:0:41:27 / Thu Apr 12 18:16:34 2018
GPGPU-Sim uArch: cycles simulated: 2833000  inst.: 233873163 (ipc=82.6) sim_rate=94000 (inst/sec) elapsed = 0:0:41:28 / Thu Apr 12 18:16:35 2018
GPGPU-Sim PTX: 237300000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2834000  inst.: 233950839 (ipc=82.6) sim_rate=93993 (inst/sec) elapsed = 0:0:41:29 / Thu Apr 12 18:16:36 2018
GPGPU-Sim PTX: 237400000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2835000  inst.: 234022592 (ipc=82.5) sim_rate=93984 (inst/sec) elapsed = 0:0:41:30 / Thu Apr 12 18:16:37 2018
GPGPU-Sim PTX: 237500000 instructions simulated : ctaid=(1,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2836000  inst.: 234106819 (ipc=82.5) sim_rate=93981 (inst/sec) elapsed = 0:0:41:31 / Thu Apr 12 18:16:38 2018
GPGPU-Sim PTX: 237600000 instructions simulated : ctaid=(6,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2837500  inst.: 234222678 (ipc=82.5) sim_rate=93989 (inst/sec) elapsed = 0:0:41:32 / Thu Apr 12 18:16:39 2018
GPGPU-Sim PTX: 237700000 instructions simulated : ctaid=(0,5,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 2838500  inst.: 234288725 (ipc=82.5) sim_rate=93978 (inst/sec) elapsed = 0:0:41:33 / Thu Apr 12 18:16:40 2018
GPGPU-Sim uArch: cycles simulated: 2839500  inst.: 234364404 (ipc=82.5) sim_rate=93971 (inst/sec) elapsed = 0:0:41:34 / Thu Apr 12 18:16:41 2018
GPGPU-Sim PTX: 237800000 instructions simulated : ctaid=(4,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2840500  inst.: 234438085 (ipc=82.5) sim_rate=93963 (inst/sec) elapsed = 0:0:41:35 / Thu Apr 12 18:16:42 2018
GPGPU-Sim PTX: 237900000 instructions simulated : ctaid=(0,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2842000  inst.: 234540911 (ipc=82.5) sim_rate=93966 (inst/sec) elapsed = 0:0:41:36 / Thu Apr 12 18:16:43 2018
GPGPU-Sim PTX: 238000000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2843000  inst.: 234612385 (ipc=82.5) sim_rate=93957 (inst/sec) elapsed = 0:0:41:37 / Thu Apr 12 18:16:44 2018
GPGPU-Sim PTX: 238100000 instructions simulated : ctaid=(0,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2844500  inst.: 234715151 (ipc=82.5) sim_rate=93961 (inst/sec) elapsed = 0:0:41:38 / Thu Apr 12 18:16:45 2018
GPGPU-Sim PTX: 238200000 instructions simulated : ctaid=(3,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2845500  inst.: 234783224 (ipc=82.5) sim_rate=93950 (inst/sec) elapsed = 0:0:41:39 / Thu Apr 12 18:16:46 2018
GPGPU-Sim PTX: 238300000 instructions simulated : ctaid=(2,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2847000  inst.: 234884978 (ipc=82.5) sim_rate=93953 (inst/sec) elapsed = 0:0:41:40 / Thu Apr 12 18:16:47 2018
GPGPU-Sim PTX: 238400000 instructions simulated : ctaid=(3,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2848500  inst.: 234999411 (ipc=82.5) sim_rate=93962 (inst/sec) elapsed = 0:0:41:41 / Thu Apr 12 18:16:48 2018
GPGPU-Sim PTX: 238500000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2849500  inst.: 235067729 (ipc=82.5) sim_rate=93951 (inst/sec) elapsed = 0:0:41:42 / Thu Apr 12 18:16:49 2018
GPGPU-Sim PTX: 238600000 instructions simulated : ctaid=(5,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2851000  inst.: 235163664 (ipc=82.5) sim_rate=93952 (inst/sec) elapsed = 0:0:41:43 / Thu Apr 12 18:16:50 2018
GPGPU-Sim uArch: cycles simulated: 2852000  inst.: 235230779 (ipc=82.5) sim_rate=93942 (inst/sec) elapsed = 0:0:41:44 / Thu Apr 12 18:16:51 2018
GPGPU-Sim PTX: 238700000 instructions simulated : ctaid=(5,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2853500  inst.: 235339638 (ipc=82.5) sim_rate=93947 (inst/sec) elapsed = 0:0:41:45 / Thu Apr 12 18:16:52 2018
GPGPU-Sim PTX: 238800000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2854500  inst.: 235420292 (ipc=82.5) sim_rate=93942 (inst/sec) elapsed = 0:0:41:46 / Thu Apr 12 18:16:53 2018
GPGPU-Sim PTX: 238900000 instructions simulated : ctaid=(3,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2856000  inst.: 235524834 (ipc=82.5) sim_rate=93946 (inst/sec) elapsed = 0:0:41:47 / Thu Apr 12 18:16:54 2018
GPGPU-Sim PTX: 239000000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2857000  inst.: 235596495 (ipc=82.5) sim_rate=93937 (inst/sec) elapsed = 0:0:41:48 / Thu Apr 12 18:16:55 2018
GPGPU-Sim PTX: 239100000 instructions simulated : ctaid=(6,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2858500  inst.: 235694325 (ipc=82.5) sim_rate=93939 (inst/sec) elapsed = 0:0:41:49 / Thu Apr 12 18:16:56 2018
GPGPU-Sim PTX: 239200000 instructions simulated : ctaid=(2,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 2860000  inst.: 235795340 (ipc=82.4) sim_rate=93942 (inst/sec) elapsed = 0:0:41:50 / Thu Apr 12 18:16:57 2018
GPGPU-Sim PTX: 239300000 instructions simulated : ctaid=(5,4,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2861000  inst.: 235875719 (ipc=82.4) sim_rate=93936 (inst/sec) elapsed = 0:0:41:51 / Thu Apr 12 18:16:58 2018
GPGPU-Sim PTX: 239400000 instructions simulated : ctaid=(8,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2862000  inst.: 235950197 (ipc=82.4) sim_rate=93929 (inst/sec) elapsed = 0:0:41:52 / Thu Apr 12 18:16:59 2018
GPGPU-Sim uArch: cycles simulated: 2863000  inst.: 236017921 (ipc=82.4) sim_rate=93918 (inst/sec) elapsed = 0:0:41:53 / Thu Apr 12 18:17:00 2018
GPGPU-Sim PTX: 239500000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2864500  inst.: 236112539 (ipc=82.4) sim_rate=93919 (inst/sec) elapsed = 0:0:41:54 / Thu Apr 12 18:17:01 2018
GPGPU-Sim PTX: 239600000 instructions simulated : ctaid=(3,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2865500  inst.: 236191437 (ipc=82.4) sim_rate=93913 (inst/sec) elapsed = 0:0:41:55 / Thu Apr 12 18:17:02 2018
GPGPU-Sim PTX: 239700000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2866500  inst.: 236260830 (ipc=82.4) sim_rate=93903 (inst/sec) elapsed = 0:0:41:56 / Thu Apr 12 18:17:03 2018
GPGPU-Sim PTX: 239800000 instructions simulated : ctaid=(3,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2867500  inst.: 236330792 (ipc=82.4) sim_rate=93893 (inst/sec) elapsed = 0:0:41:57 / Thu Apr 12 18:17:04 2018
GPGPU-Sim PTX: 239900000 instructions simulated : ctaid=(0,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2869000  inst.: 236426024 (ipc=82.4) sim_rate=93894 (inst/sec) elapsed = 0:0:41:58 / Thu Apr 12 18:17:05 2018
GPGPU-Sim uArch: cycles simulated: 2870000  inst.: 236498180 (ipc=82.4) sim_rate=93885 (inst/sec) elapsed = 0:0:41:59 / Thu Apr 12 18:17:06 2018
GPGPU-Sim PTX: 240000000 instructions simulated : ctaid=(1,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2871500  inst.: 236612048 (ipc=82.4) sim_rate=93893 (inst/sec) elapsed = 0:0:42:00 / Thu Apr 12 18:17:07 2018
GPGPU-Sim PTX: 240100000 instructions simulated : ctaid=(7,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2872500  inst.: 236692153 (ipc=82.4) sim_rate=93888 (inst/sec) elapsed = 0:0:42:01 / Thu Apr 12 18:17:08 2018
GPGPU-Sim PTX: 240200000 instructions simulated : ctaid=(0,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2874000  inst.: 236801190 (ipc=82.4) sim_rate=93894 (inst/sec) elapsed = 0:0:42:02 / Thu Apr 12 18:17:09 2018
GPGPU-Sim PTX: 240300000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 2875000  inst.: 236867760 (ipc=82.4) sim_rate=93883 (inst/sec) elapsed = 0:0:42:03 / Thu Apr 12 18:17:10 2018
GPGPU-Sim PTX: 240400000 instructions simulated : ctaid=(2,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 2876500  inst.: 236967001 (ipc=82.4) sim_rate=93885 (inst/sec) elapsed = 0:0:42:04 / Thu Apr 12 18:17:11 2018
GPGPU-Sim PTX: 240500000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2877500  inst.: 237040781 (ipc=82.4) sim_rate=93877 (inst/sec) elapsed = 0:0:42:05 / Thu Apr 12 18:17:12 2018
GPGPU-Sim PTX: 240600000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2879000  inst.: 237155398 (ipc=82.4) sim_rate=93885 (inst/sec) elapsed = 0:0:42:06 / Thu Apr 12 18:17:13 2018
GPGPU-Sim PTX: 240700000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2880000  inst.: 237236821 (ipc=82.4) sim_rate=93880 (inst/sec) elapsed = 0:0:42:07 / Thu Apr 12 18:17:14 2018
GPGPU-Sim PTX: 240800000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2881500  inst.: 237354467 (ipc=82.4) sim_rate=93890 (inst/sec) elapsed = 0:0:42:08 / Thu Apr 12 18:17:15 2018
GPGPU-Sim PTX: 240900000 instructions simulated : ctaid=(7,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2882500  inst.: 237425063 (ipc=82.4) sim_rate=93881 (inst/sec) elapsed = 0:0:42:09 / Thu Apr 12 18:17:16 2018
GPGPU-Sim uArch: cycles simulated: 2883500  inst.: 237502344 (ipc=82.4) sim_rate=93874 (inst/sec) elapsed = 0:0:42:10 / Thu Apr 12 18:17:17 2018
GPGPU-Sim PTX: 241000000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim PTX: 241100000 instructions simulated : ctaid=(5,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 2885000  inst.: 237608088 (ipc=82.4) sim_rate=93879 (inst/sec) elapsed = 0:0:42:11 / Thu Apr 12 18:17:18 2018
GPGPU-Sim uArch: cycles simulated: 2886000  inst.: 237676142 (ipc=82.4) sim_rate=93868 (inst/sec) elapsed = 0:0:42:12 / Thu Apr 12 18:17:19 2018
GPGPU-Sim PTX: 241200000 instructions simulated : ctaid=(2,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2887500  inst.: 237783115 (ipc=82.3) sim_rate=93874 (inst/sec) elapsed = 0:0:42:13 / Thu Apr 12 18:17:20 2018
GPGPU-Sim PTX: 241300000 instructions simulated : ctaid=(3,5,0) tid=(0,5,0)
GPGPU-Sim PTX: 241400000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2889000  inst.: 237895221 (ipc=82.3) sim_rate=93881 (inst/sec) elapsed = 0:0:42:14 / Thu Apr 12 18:17:21 2018
GPGPU-Sim uArch: cycles simulated: 2890000  inst.: 237969712 (ipc=82.3) sim_rate=93873 (inst/sec) elapsed = 0:0:42:15 / Thu Apr 12 18:17:22 2018
GPGPU-Sim PTX: 241500000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2891000  inst.: 238036766 (ipc=82.3) sim_rate=93863 (inst/sec) elapsed = 0:0:42:16 / Thu Apr 12 18:17:23 2018
GPGPU-Sim PTX: 241600000 instructions simulated : ctaid=(3,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 2892000  inst.: 238102553 (ipc=82.3) sim_rate=93852 (inst/sec) elapsed = 0:0:42:17 / Thu Apr 12 18:17:24 2018
GPGPU-Sim PTX: 241700000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 2893500  inst.: 238202948 (ipc=82.3) sim_rate=93854 (inst/sec) elapsed = 0:0:42:18 / Thu Apr 12 18:17:25 2018
GPGPU-Sim PTX: 241800000 instructions simulated : ctaid=(4,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2895000  inst.: 238319932 (ipc=82.3) sim_rate=93863 (inst/sec) elapsed = 0:0:42:19 / Thu Apr 12 18:17:26 2018
GPGPU-Sim PTX: 241900000 instructions simulated : ctaid=(4,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 2896000  inst.: 238389514 (ipc=82.3) sim_rate=93854 (inst/sec) elapsed = 0:0:42:20 / Thu Apr 12 18:17:27 2018
GPGPU-Sim uArch: cycles simulated: 2897000  inst.: 238463763 (ipc=82.3) sim_rate=93846 (inst/sec) elapsed = 0:0:42:21 / Thu Apr 12 18:17:28 2018
GPGPU-Sim PTX: 242000000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 2898500  inst.: 238578422 (ipc=82.3) sim_rate=93854 (inst/sec) elapsed = 0:0:42:22 / Thu Apr 12 18:17:29 2018
GPGPU-Sim PTX: 242100000 instructions simulated : ctaid=(6,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 2899500  inst.: 238652978 (ipc=82.3) sim_rate=93847 (inst/sec) elapsed = 0:0:42:23 / Thu Apr 12 18:17:30 2018
GPGPU-Sim PTX: 242200000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 2901000  inst.: 238753794 (ipc=82.3) sim_rate=93849 (inst/sec) elapsed = 0:0:42:24 / Thu Apr 12 18:17:31 2018
GPGPU-Sim PTX: 242300000 instructions simulated : ctaid=(4,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2902000  inst.: 238820718 (ipc=82.3) sim_rate=93839 (inst/sec) elapsed = 0:0:42:25 / Thu Apr 12 18:17:32 2018
GPGPU-Sim PTX: 242400000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 2903500  inst.: 238928833 (ipc=82.3) sim_rate=93844 (inst/sec) elapsed = 0:0:42:26 / Thu Apr 12 18:17:33 2018
GPGPU-Sim PTX: 242500000 instructions simulated : ctaid=(1,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2904500  inst.: 239007755 (ipc=82.3) sim_rate=93838 (inst/sec) elapsed = 0:0:42:27 / Thu Apr 12 18:17:34 2018
GPGPU-Sim PTX: 242600000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 2906000  inst.: 239109468 (ipc=82.3) sim_rate=93842 (inst/sec) elapsed = 0:0:42:28 / Thu Apr 12 18:17:35 2018
GPGPU-Sim PTX: 242700000 instructions simulated : ctaid=(0,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2907000  inst.: 239175434 (ipc=82.3) sim_rate=93831 (inst/sec) elapsed = 0:0:42:29 / Thu Apr 12 18:17:36 2018
GPGPU-Sim PTX: 242800000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 2908500  inst.: 239287515 (ipc=82.3) sim_rate=93838 (inst/sec) elapsed = 0:0:42:30 / Thu Apr 12 18:17:37 2018
GPGPU-Sim PTX: 242900000 instructions simulated : ctaid=(4,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2910000  inst.: 239385524 (ipc=82.3) sim_rate=93839 (inst/sec) elapsed = 0:0:42:31 / Thu Apr 12 18:17:38 2018
GPGPU-Sim uArch: cycles simulated: 2911000  inst.: 239454257 (ipc=82.3) sim_rate=93830 (inst/sec) elapsed = 0:0:42:32 / Thu Apr 12 18:17:39 2018
GPGPU-Sim PTX: 243000000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 2912000  inst.: 239528606 (ipc=82.3) sim_rate=93822 (inst/sec) elapsed = 0:0:42:33 / Thu Apr 12 18:17:40 2018
GPGPU-Sim PTX: 243100000 instructions simulated : ctaid=(5,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 2913500  inst.: 239639931 (ipc=82.3) sim_rate=93829 (inst/sec) elapsed = 0:0:42:34 / Thu Apr 12 18:17:41 2018
GPGPU-Sim PTX: 243200000 instructions simulated : ctaid=(1,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2914500  inst.: 239713834 (ipc=82.2) sim_rate=93821 (inst/sec) elapsed = 0:0:42:35 / Thu Apr 12 18:17:42 2018
GPGPU-Sim PTX: 243300000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 2916000  inst.: 239820201 (ipc=82.2) sim_rate=93826 (inst/sec) elapsed = 0:0:42:36 / Thu Apr 12 18:17:43 2018
GPGPU-Sim PTX: 243400000 instructions simulated : ctaid=(5,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2917500  inst.: 239925098 (ipc=82.2) sim_rate=93830 (inst/sec) elapsed = 0:0:42:37 / Thu Apr 12 18:17:44 2018
GPGPU-Sim PTX: 243500000 instructions simulated : ctaid=(2,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 2918500  inst.: 239996736 (ipc=82.2) sim_rate=93822 (inst/sec) elapsed = 0:0:42:38 / Thu Apr 12 18:17:45 2018
GPGPU-Sim PTX: 243600000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2919500  inst.: 240068697 (ipc=82.2) sim_rate=93813 (inst/sec) elapsed = 0:0:42:39 / Thu Apr 12 18:17:46 2018
GPGPU-Sim PTX: 243700000 instructions simulated : ctaid=(6,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 2921000  inst.: 240175616 (ipc=82.2) sim_rate=93818 (inst/sec) elapsed = 0:0:42:40 / Thu Apr 12 18:17:47 2018
GPGPU-Sim PTX: 243800000 instructions simulated : ctaid=(8,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2922000  inst.: 240253698 (ipc=82.2) sim_rate=93812 (inst/sec) elapsed = 0:0:42:41 / Thu Apr 12 18:17:48 2018
GPGPU-Sim PTX: 243900000 instructions simulated : ctaid=(3,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2923500  inst.: 240360035 (ipc=82.2) sim_rate=93817 (inst/sec) elapsed = 0:0:42:42 / Thu Apr 12 18:17:49 2018
GPGPU-Sim uArch: cycles simulated: 2924500  inst.: 240424341 (ipc=82.2) sim_rate=93805 (inst/sec) elapsed = 0:0:42:43 / Thu Apr 12 18:17:50 2018
GPGPU-Sim PTX: 244000000 instructions simulated : ctaid=(0,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 2925500  inst.: 240496109 (ipc=82.2) sim_rate=93797 (inst/sec) elapsed = 0:0:42:44 / Thu Apr 12 18:17:51 2018
GPGPU-Sim PTX: 244100000 instructions simulated : ctaid=(0,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2927000  inst.: 240605932 (ipc=82.2) sim_rate=93803 (inst/sec) elapsed = 0:0:42:45 / Thu Apr 12 18:17:52 2018
GPGPU-Sim PTX: 244200000 instructions simulated : ctaid=(8,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2928000  inst.: 240687455 (ipc=82.2) sim_rate=93798 (inst/sec) elapsed = 0:0:42:46 / Thu Apr 12 18:17:53 2018
GPGPU-Sim PTX: 244300000 instructions simulated : ctaid=(1,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 2929000  inst.: 240757026 (ipc=82.2) sim_rate=93789 (inst/sec) elapsed = 0:0:42:47 / Thu Apr 12 18:17:54 2018
GPGPU-Sim PTX: 244400000 instructions simulated : ctaid=(0,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2930000  inst.: 240837088 (ipc=82.2) sim_rate=93783 (inst/sec) elapsed = 0:0:42:48 / Thu Apr 12 18:17:55 2018
GPGPU-Sim PTX: 244500000 instructions simulated : ctaid=(1,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2931500  inst.: 240941649 (ipc=82.2) sim_rate=93788 (inst/sec) elapsed = 0:0:42:49 / Thu Apr 12 18:17:56 2018
GPGPU-Sim uArch: cycles simulated: 2932500  inst.: 241007938 (ipc=82.2) sim_rate=93777 (inst/sec) elapsed = 0:0:42:50 / Thu Apr 12 18:17:57 2018
GPGPU-Sim PTX: 244600000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 2934000  inst.: 241098981 (ipc=82.2) sim_rate=93776 (inst/sec) elapsed = 0:0:42:51 / Thu Apr 12 18:17:58 2018
GPGPU-Sim PTX: 244700000 instructions simulated : ctaid=(3,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2935000  inst.: 241168185 (ipc=82.2) sim_rate=93766 (inst/sec) elapsed = 0:0:42:52 / Thu Apr 12 18:17:59 2018
GPGPU-Sim PTX: 244800000 instructions simulated : ctaid=(5,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 2936500  inst.: 241270563 (ipc=82.2) sim_rate=93770 (inst/sec) elapsed = 0:0:42:53 / Thu Apr 12 18:18:00 2018
GPGPU-Sim PTX: 244900000 instructions simulated : ctaid=(4,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 2938000  inst.: 241379530 (ipc=82.2) sim_rate=93776 (inst/sec) elapsed = 0:0:42:54 / Thu Apr 12 18:18:01 2018
GPGPU-Sim PTX: 245000000 instructions simulated : ctaid=(4,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2939000  inst.: 241454841 (ipc=82.2) sim_rate=93768 (inst/sec) elapsed = 0:0:42:55 / Thu Apr 12 18:18:02 2018
GPGPU-Sim PTX: 245100000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2940500  inst.: 241559318 (ipc=82.1) sim_rate=93773 (inst/sec) elapsed = 0:0:42:56 / Thu Apr 12 18:18:03 2018
GPGPU-Sim PTX: 245200000 instructions simulated : ctaid=(7,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 2941500  inst.: 241629195 (ipc=82.1) sim_rate=93763 (inst/sec) elapsed = 0:0:42:57 / Thu Apr 12 18:18:04 2018
GPGPU-Sim uArch: cycles simulated: 2942500  inst.: 241695043 (ipc=82.1) sim_rate=93752 (inst/sec) elapsed = 0:0:42:58 / Thu Apr 12 18:18:05 2018
GPGPU-Sim PTX: 245300000 instructions simulated : ctaid=(6,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 2944000  inst.: 241793505 (ipc=82.1) sim_rate=93754 (inst/sec) elapsed = 0:0:42:59 / Thu Apr 12 18:18:06 2018
GPGPU-Sim PTX: 245400000 instructions simulated : ctaid=(5,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 2945000  inst.: 241868771 (ipc=82.1) sim_rate=93747 (inst/sec) elapsed = 0:0:43:00 / Thu Apr 12 18:18:07 2018
GPGPU-Sim PTX: 245500000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 2946000  inst.: 241941314 (ipc=82.1) sim_rate=93739 (inst/sec) elapsed = 0:0:43:01 / Thu Apr 12 18:18:08 2018
GPGPU-Sim PTX: 245600000 instructions simulated : ctaid=(7,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2947500  inst.: 242050940 (ipc=82.1) sim_rate=93745 (inst/sec) elapsed = 0:0:43:02 / Thu Apr 12 18:18:09 2018
GPGPU-Sim PTX: 245700000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2948500  inst.: 242122901 (ipc=82.1) sim_rate=93737 (inst/sec) elapsed = 0:0:43:03 / Thu Apr 12 18:18:10 2018
GPGPU-Sim PTX: 245800000 instructions simulated : ctaid=(0,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2950000  inst.: 242219642 (ipc=82.1) sim_rate=93738 (inst/sec) elapsed = 0:0:43:04 / Thu Apr 12 18:18:11 2018
GPGPU-Sim uArch: cycles simulated: 2951000  inst.: 242293709 (ipc=82.1) sim_rate=93730 (inst/sec) elapsed = 0:0:43:05 / Thu Apr 12 18:18:12 2018
GPGPU-Sim PTX: 245900000 instructions simulated : ctaid=(2,6,0) tid=(1,7,0)
GPGPU-Sim PTX: 246000000 instructions simulated : ctaid=(3,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 2952500  inst.: 242398007 (ipc=82.1) sim_rate=93734 (inst/sec) elapsed = 0:0:43:06 / Thu Apr 12 18:18:13 2018
GPGPU-Sim uArch: cycles simulated: 2953500  inst.: 242472171 (ipc=82.1) sim_rate=93727 (inst/sec) elapsed = 0:0:43:07 / Thu Apr 12 18:18:14 2018
GPGPU-Sim PTX: 246100000 instructions simulated : ctaid=(0,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2954500  inst.: 242540571 (ipc=82.1) sim_rate=93717 (inst/sec) elapsed = 0:0:43:08 / Thu Apr 12 18:18:15 2018
GPGPU-Sim PTX: 246200000 instructions simulated : ctaid=(0,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 2955500  inst.: 242607750 (ipc=82.1) sim_rate=93707 (inst/sec) elapsed = 0:0:43:09 / Thu Apr 12 18:18:16 2018
GPGPU-Sim PTX: 246300000 instructions simulated : ctaid=(5,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 2957000  inst.: 242707460 (ipc=82.1) sim_rate=93709 (inst/sec) elapsed = 0:0:43:10 / Thu Apr 12 18:18:17 2018
GPGPU-Sim PTX: 246400000 instructions simulated : ctaid=(0,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2958500  inst.: 242818498 (ipc=82.1) sim_rate=93716 (inst/sec) elapsed = 0:0:43:11 / Thu Apr 12 18:18:18 2018
GPGPU-Sim uArch: cycles simulated: 2959500  inst.: 242876515 (ipc=82.1) sim_rate=93702 (inst/sec) elapsed = 0:0:43:12 / Thu Apr 12 18:18:19 2018
GPGPU-Sim PTX: 246500000 instructions simulated : ctaid=(0,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 2960500  inst.: 242944944 (ipc=82.1) sim_rate=93692 (inst/sec) elapsed = 0:0:43:13 / Thu Apr 12 18:18:20 2018
GPGPU-Sim PTX: 246600000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 2961500  inst.: 243020918 (ipc=82.1) sim_rate=93685 (inst/sec) elapsed = 0:0:43:14 / Thu Apr 12 18:18:21 2018
GPGPU-Sim PTX: 246700000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2962500  inst.: 243095897 (ipc=82.1) sim_rate=93678 (inst/sec) elapsed = 0:0:43:15 / Thu Apr 12 18:18:22 2018
GPGPU-Sim uArch: cycles simulated: 2963500  inst.: 243161690 (ipc=82.1) sim_rate=93667 (inst/sec) elapsed = 0:0:43:16 / Thu Apr 12 18:18:23 2018
GPGPU-Sim PTX: 246800000 instructions simulated : ctaid=(5,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 2965000  inst.: 243256647 (ipc=82.0) sim_rate=93668 (inst/sec) elapsed = 0:0:43:17 / Thu Apr 12 18:18:24 2018
GPGPU-Sim PTX: 246900000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 2966000  inst.: 243333525 (ipc=82.0) sim_rate=93661 (inst/sec) elapsed = 0:0:43:18 / Thu Apr 12 18:18:25 2018
GPGPU-Sim PTX: 247000000 instructions simulated : ctaid=(8,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 2967000  inst.: 243409874 (ipc=82.0) sim_rate=93655 (inst/sec) elapsed = 0:0:43:19 / Thu Apr 12 18:18:26 2018
GPGPU-Sim PTX: 247100000 instructions simulated : ctaid=(2,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 2968500  inst.: 243518971 (ipc=82.0) sim_rate=93661 (inst/sec) elapsed = 0:0:43:20 / Thu Apr 12 18:18:27 2018
GPGPU-Sim PTX: 247200000 instructions simulated : ctaid=(5,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 2969500  inst.: 243585532 (ipc=82.0) sim_rate=93650 (inst/sec) elapsed = 0:0:43:21 / Thu Apr 12 18:18:28 2018
GPGPU-Sim PTX: 247300000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 2971000  inst.: 243679148 (ipc=82.0) sim_rate=93650 (inst/sec) elapsed = 0:0:43:22 / Thu Apr 12 18:18:29 2018
GPGPU-Sim uArch: cycles simulated: 2972000  inst.: 243749376 (ipc=82.0) sim_rate=93641 (inst/sec) elapsed = 0:0:43:23 / Thu Apr 12 18:18:30 2018
GPGPU-Sim PTX: 247400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 2973000  inst.: 243817145 (ipc=82.0) sim_rate=93631 (inst/sec) elapsed = 0:0:43:24 / Thu Apr 12 18:18:31 2018
GPGPU-Sim PTX: 247500000 instructions simulated : ctaid=(8,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 2974000  inst.: 243887048 (ipc=82.0) sim_rate=93622 (inst/sec) elapsed = 0:0:43:25 / Thu Apr 12 18:18:32 2018
GPGPU-Sim PTX: 247600000 instructions simulated : ctaid=(7,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 2975500  inst.: 243985701 (ipc=82.0) sim_rate=93624 (inst/sec) elapsed = 0:0:43:26 / Thu Apr 12 18:18:33 2018
GPGPU-Sim uArch: cycles simulated: 2976500  inst.: 244054761 (ipc=82.0) sim_rate=93615 (inst/sec) elapsed = 0:0:43:27 / Thu Apr 12 18:18:34 2018
GPGPU-Sim PTX: 247700000 instructions simulated : ctaid=(1,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2977500  inst.: 244128480 (ipc=82.0) sim_rate=93607 (inst/sec) elapsed = 0:0:43:28 / Thu Apr 12 18:18:35 2018
GPGPU-Sim PTX: 247800000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 2978500  inst.: 244208150 (ipc=82.0) sim_rate=93602 (inst/sec) elapsed = 0:0:43:29 / Thu Apr 12 18:18:36 2018
GPGPU-Sim PTX: 247900000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 2980000  inst.: 244321640 (ipc=82.0) sim_rate=93609 (inst/sec) elapsed = 0:0:43:30 / Thu Apr 12 18:18:37 2018
GPGPU-Sim PTX: 248000000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 2981000  inst.: 244387721 (ipc=82.0) sim_rate=93599 (inst/sec) elapsed = 0:0:43:31 / Thu Apr 12 18:18:38 2018
GPGPU-Sim PTX: 248100000 instructions simulated : ctaid=(1,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 2982500  inst.: 244470934 (ipc=82.0) sim_rate=93595 (inst/sec) elapsed = 0:0:43:32 / Thu Apr 12 18:18:39 2018
GPGPU-Sim uArch: cycles simulated: 2983500  inst.: 244531355 (ipc=82.0) sim_rate=93582 (inst/sec) elapsed = 0:0:43:33 / Thu Apr 12 18:18:40 2018
GPGPU-Sim PTX: 248200000 instructions simulated : ctaid=(3,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2985000  inst.: 244639720 (ipc=82.0) sim_rate=93588 (inst/sec) elapsed = 0:0:43:34 / Thu Apr 12 18:18:41 2018
GPGPU-Sim PTX: 248300000 instructions simulated : ctaid=(0,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2986000  inst.: 244702253 (ipc=81.9) sim_rate=93576 (inst/sec) elapsed = 0:0:43:35 / Thu Apr 12 18:18:42 2018
GPGPU-Sim PTX: 248400000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 2987500  inst.: 244811338 (ipc=81.9) sim_rate=93582 (inst/sec) elapsed = 0:0:43:36 / Thu Apr 12 18:18:43 2018
GPGPU-Sim PTX: 248500000 instructions simulated : ctaid=(1,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 2989000  inst.: 244917362 (ipc=81.9) sim_rate=93587 (inst/sec) elapsed = 0:0:43:37 / Thu Apr 12 18:18:44 2018
GPGPU-Sim PTX: 248600000 instructions simulated : ctaid=(3,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2990000  inst.: 244989840 (ipc=81.9) sim_rate=93579 (inst/sec) elapsed = 0:0:43:38 / Thu Apr 12 18:18:45 2018
GPGPU-Sim PTX: 248700000 instructions simulated : ctaid=(4,6,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 2991000  inst.: 245063477 (ipc=81.9) sim_rate=93571 (inst/sec) elapsed = 0:0:43:39 / Thu Apr 12 18:18:46 2018
GPGPU-Sim PTX: 248800000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 2992500  inst.: 245172718 (ipc=81.9) sim_rate=93577 (inst/sec) elapsed = 0:0:43:40 / Thu Apr 12 18:18:47 2018
GPGPU-Sim PTX: 248900000 instructions simulated : ctaid=(8,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 2994000  inst.: 245272778 (ipc=81.9) sim_rate=93579 (inst/sec) elapsed = 0:0:43:41 / Thu Apr 12 18:18:48 2018
GPGPU-Sim PTX: 249000000 instructions simulated : ctaid=(2,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 2995000  inst.: 245345514 (ipc=81.9) sim_rate=93571 (inst/sec) elapsed = 0:0:43:42 / Thu Apr 12 18:18:49 2018
GPGPU-Sim uArch: cycles simulated: 2996000  inst.: 245418500 (ipc=81.9) sim_rate=93564 (inst/sec) elapsed = 0:0:43:43 / Thu Apr 12 18:18:50 2018
GPGPU-Sim PTX: 249100000 instructions simulated : ctaid=(4,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 2997000  inst.: 245484058 (ipc=81.9) sim_rate=93553 (inst/sec) elapsed = 0:0:43:44 / Thu Apr 12 18:18:51 2018
GPGPU-Sim PTX: 249200000 instructions simulated : ctaid=(4,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 2998500  inst.: 245592083 (ipc=81.9) sim_rate=93558 (inst/sec) elapsed = 0:0:43:45 / Thu Apr 12 18:18:52 2018
GPGPU-Sim PTX: 249300000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 2999500  inst.: 245660530 (ipc=81.9) sim_rate=93549 (inst/sec) elapsed = 0:0:43:46 / Thu Apr 12 18:18:53 2018
GPGPU-Sim PTX: 249400000 instructions simulated : ctaid=(2,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3000500  inst.: 245736760 (ipc=81.9) sim_rate=93542 (inst/sec) elapsed = 0:0:43:47 / Thu Apr 12 18:18:54 2018
GPGPU-Sim PTX: 249500000 instructions simulated : ctaid=(4,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3002000  inst.: 245832775 (ipc=81.9) sim_rate=93543 (inst/sec) elapsed = 0:0:43:48 / Thu Apr 12 18:18:55 2018
GPGPU-Sim uArch: cycles simulated: 3003000  inst.: 245899028 (ipc=81.9) sim_rate=93533 (inst/sec) elapsed = 0:0:43:49 / Thu Apr 12 18:18:56 2018
GPGPU-Sim PTX: 249600000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3004500  inst.: 246010838 (ipc=81.9) sim_rate=93540 (inst/sec) elapsed = 0:0:43:50 / Thu Apr 12 18:18:57 2018
GPGPU-Sim PTX: 249700000 instructions simulated : ctaid=(7,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3005500  inst.: 246078492 (ipc=81.9) sim_rate=93530 (inst/sec) elapsed = 0:0:43:51 / Thu Apr 12 18:18:58 2018
GPGPU-Sim PTX: 249800000 instructions simulated : ctaid=(0,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3006500  inst.: 246155140 (ipc=81.9) sim_rate=93523 (inst/sec) elapsed = 0:0:43:52 / Thu Apr 12 18:18:59 2018
GPGPU-Sim PTX: 249900000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3007500  inst.: 246223019 (ipc=81.9) sim_rate=93514 (inst/sec) elapsed = 0:0:43:53 / Thu Apr 12 18:19:00 2018
GPGPU-Sim PTX: 250000000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3009000  inst.: 246343652 (ipc=81.9) sim_rate=93524 (inst/sec) elapsed = 0:0:43:54 / Thu Apr 12 18:19:01 2018
GPGPU-Sim PTX: 250100000 instructions simulated : ctaid=(7,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3010000  inst.: 246412750 (ipc=81.9) sim_rate=93515 (inst/sec) elapsed = 0:0:43:55 / Thu Apr 12 18:19:02 2018
GPGPU-Sim PTX: 250200000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3011500  inst.: 246516544 (ipc=81.9) sim_rate=93519 (inst/sec) elapsed = 0:0:43:56 / Thu Apr 12 18:19:03 2018
GPGPU-Sim PTX: 250300000 instructions simulated : ctaid=(2,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3013000  inst.: 246626502 (ipc=81.9) sim_rate=93525 (inst/sec) elapsed = 0:0:43:57 / Thu Apr 12 18:19:04 2018
GPGPU-Sim uArch: cycles simulated: 3014000  inst.: 246689027 (ipc=81.8) sim_rate=93513 (inst/sec) elapsed = 0:0:43:58 / Thu Apr 12 18:19:05 2018
GPGPU-Sim PTX: 250400000 instructions simulated : ctaid=(4,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3015500  inst.: 246792586 (ipc=81.8) sim_rate=93517 (inst/sec) elapsed = 0:0:43:59 / Thu Apr 12 18:19:06 2018
GPGPU-Sim PTX: 250500000 instructions simulated : ctaid=(6,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3016500  inst.: 246857262 (ipc=81.8) sim_rate=93506 (inst/sec) elapsed = 0:0:44:00 / Thu Apr 12 18:19:07 2018
GPGPU-Sim PTX: 250600000 instructions simulated : ctaid=(5,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3018000  inst.: 246956818 (ipc=81.8) sim_rate=93508 (inst/sec) elapsed = 0:0:44:01 / Thu Apr 12 18:19:08 2018
GPGPU-Sim PTX: 250700000 instructions simulated : ctaid=(4,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3019000  inst.: 247024987 (ipc=81.8) sim_rate=93499 (inst/sec) elapsed = 0:0:44:02 / Thu Apr 12 18:19:09 2018
GPGPU-Sim PTX: 250800000 instructions simulated : ctaid=(8,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3020500  inst.: 247129637 (ipc=81.8) sim_rate=93503 (inst/sec) elapsed = 0:0:44:03 / Thu Apr 12 18:19:10 2018
GPGPU-Sim PTX: 250900000 instructions simulated : ctaid=(0,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3021500  inst.: 247201741 (ipc=81.8) sim_rate=93495 (inst/sec) elapsed = 0:0:44:04 / Thu Apr 12 18:19:11 2018
GPGPU-Sim PTX: 251000000 instructions simulated : ctaid=(4,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3023000  inst.: 247308329 (ipc=81.8) sim_rate=93500 (inst/sec) elapsed = 0:0:44:05 / Thu Apr 12 18:19:12 2018
GPGPU-Sim PTX: 251100000 instructions simulated : ctaid=(3,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3024000  inst.: 247385098 (ipc=81.8) sim_rate=93493 (inst/sec) elapsed = 0:0:44:06 / Thu Apr 12 18:19:13 2018
GPGPU-Sim PTX: 251200000 instructions simulated : ctaid=(5,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3025500  inst.: 247486281 (ipc=81.8) sim_rate=93496 (inst/sec) elapsed = 0:0:44:07 / Thu Apr 12 18:19:14 2018
GPGPU-Sim uArch: cycles simulated: 3026500  inst.: 247555810 (ipc=81.8) sim_rate=93487 (inst/sec) elapsed = 0:0:44:08 / Thu Apr 12 18:19:15 2018
GPGPU-Sim PTX: 251300000 instructions simulated : ctaid=(6,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3027500  inst.: 247626749 (ipc=81.8) sim_rate=93479 (inst/sec) elapsed = 0:0:44:09 / Thu Apr 12 18:19:16 2018
GPGPU-Sim PTX: 251400000 instructions simulated : ctaid=(8,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3029000  inst.: 247735268 (ipc=81.8) sim_rate=93485 (inst/sec) elapsed = 0:0:44:10 / Thu Apr 12 18:19:17 2018
GPGPU-Sim PTX: 251500000 instructions simulated : ctaid=(1,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3030000  inst.: 247805119 (ipc=81.8) sim_rate=93476 (inst/sec) elapsed = 0:0:44:11 / Thu Apr 12 18:19:18 2018
GPGPU-Sim PTX: 251600000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3031500  inst.: 247900513 (ipc=81.8) sim_rate=93476 (inst/sec) elapsed = 0:0:44:12 / Thu Apr 12 18:19:19 2018
GPGPU-Sim uArch: cycles simulated: 3032500  inst.: 247962105 (ipc=81.8) sim_rate=93464 (inst/sec) elapsed = 0:0:44:13 / Thu Apr 12 18:19:20 2018
GPGPU-Sim PTX: 251700000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3033500  inst.: 248031353 (ipc=81.8) sim_rate=93455 (inst/sec) elapsed = 0:0:44:14 / Thu Apr 12 18:19:21 2018
GPGPU-Sim PTX: 251800000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3035000  inst.: 248137832 (ipc=81.8) sim_rate=93460 (inst/sec) elapsed = 0:0:44:15 / Thu Apr 12 18:19:22 2018
GPGPU-Sim PTX: 251900000 instructions simulated : ctaid=(0,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3036000  inst.: 248214652 (ipc=81.8) sim_rate=93454 (inst/sec) elapsed = 0:0:44:16 / Thu Apr 12 18:19:23 2018
GPGPU-Sim PTX: 252000000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3037000  inst.: 248291576 (ipc=81.8) sim_rate=93448 (inst/sec) elapsed = 0:0:44:17 / Thu Apr 12 18:19:24 2018
GPGPU-Sim PTX: 252100000 instructions simulated : ctaid=(4,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3038000  inst.: 248360465 (ipc=81.8) sim_rate=93438 (inst/sec) elapsed = 0:0:44:18 / Thu Apr 12 18:19:25 2018
GPGPU-Sim uArch: cycles simulated: 3039000  inst.: 248431909 (ipc=81.7) sim_rate=93430 (inst/sec) elapsed = 0:0:44:19 / Thu Apr 12 18:19:26 2018
GPGPU-Sim PTX: 252200000 instructions simulated : ctaid=(6,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3040500  inst.: 248544663 (ipc=81.7) sim_rate=93437 (inst/sec) elapsed = 0:0:44:20 / Thu Apr 12 18:19:27 2018
GPGPU-Sim PTX: 252300000 instructions simulated : ctaid=(2,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3041500  inst.: 248615749 (ipc=81.7) sim_rate=93429 (inst/sec) elapsed = 0:0:44:21 / Thu Apr 12 18:19:28 2018
GPGPU-Sim PTX: 252400000 instructions simulated : ctaid=(5,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3043000  inst.: 248716665 (ipc=81.7) sim_rate=93432 (inst/sec) elapsed = 0:0:44:22 / Thu Apr 12 18:19:29 2018
GPGPU-Sim PTX: 252500000 instructions simulated : ctaid=(6,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3044000  inst.: 248782824 (ipc=81.7) sim_rate=93422 (inst/sec) elapsed = 0:0:44:23 / Thu Apr 12 18:19:30 2018
GPGPU-Sim PTX: 252600000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3045500  inst.: 248885729 (ipc=81.7) sim_rate=93425 (inst/sec) elapsed = 0:0:44:24 / Thu Apr 12 18:19:31 2018
GPGPU-Sim PTX: 252700000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3046500  inst.: 248952618 (ipc=81.7) sim_rate=93415 (inst/sec) elapsed = 0:0:44:25 / Thu Apr 12 18:19:32 2018
GPGPU-Sim uArch: cycles simulated: 3048000  inst.: 249042685 (ipc=81.7) sim_rate=93414 (inst/sec) elapsed = 0:0:44:26 / Thu Apr 12 18:19:33 2018
GPGPU-Sim PTX: 252800000 instructions simulated : ctaid=(6,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3049000  inst.: 249106231 (ipc=81.7) sim_rate=93403 (inst/sec) elapsed = 0:0:44:27 / Thu Apr 12 18:19:34 2018
GPGPU-Sim PTX: 252900000 instructions simulated : ctaid=(8,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3050500  inst.: 249225229 (ipc=81.7) sim_rate=93412 (inst/sec) elapsed = 0:0:44:28 / Thu Apr 12 18:19:35 2018
GPGPU-Sim PTX: 253000000 instructions simulated : ctaid=(1,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3051500  inst.: 249303087 (ipc=81.7) sim_rate=93406 (inst/sec) elapsed = 0:0:44:29 / Thu Apr 12 18:19:36 2018
GPGPU-Sim PTX: 253100000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3052500  inst.: 249373306 (ipc=81.7) sim_rate=93398 (inst/sec) elapsed = 0:0:44:30 / Thu Apr 12 18:19:37 2018
GPGPU-Sim PTX: 253200000 instructions simulated : ctaid=(0,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3054000  inst.: 249484138 (ipc=81.7) sim_rate=93404 (inst/sec) elapsed = 0:0:44:31 / Thu Apr 12 18:19:38 2018
GPGPU-Sim PTX: 253300000 instructions simulated : ctaid=(8,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3055000  inst.: 249554920 (ipc=81.7) sim_rate=93396 (inst/sec) elapsed = 0:0:44:32 / Thu Apr 12 18:19:39 2018
GPGPU-Sim PTX: 253400000 instructions simulated : ctaid=(4,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3056500  inst.: 249651826 (ipc=81.7) sim_rate=93397 (inst/sec) elapsed = 0:0:44:33 / Thu Apr 12 18:19:40 2018
GPGPU-Sim uArch: cycles simulated: 3057500  inst.: 249721441 (ipc=81.7) sim_rate=93388 (inst/sec) elapsed = 0:0:44:34 / Thu Apr 12 18:19:41 2018
GPGPU-Sim PTX: 253500000 instructions simulated : ctaid=(1,5,0) tid=(3,5,0)
GPGPU-Sim PTX: 253600000 instructions simulated : ctaid=(7,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3059000  inst.: 249834536 (ipc=81.7) sim_rate=93396 (inst/sec) elapsed = 0:0:44:35 / Thu Apr 12 18:19:42 2018
GPGPU-Sim uArch: cycles simulated: 3060000  inst.: 249898184 (ipc=81.7) sim_rate=93384 (inst/sec) elapsed = 0:0:44:36 / Thu Apr 12 18:19:43 2018
GPGPU-Sim PTX: 253700000 instructions simulated : ctaid=(1,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3061500  inst.: 250002808 (ipc=81.7) sim_rate=93389 (inst/sec) elapsed = 0:0:44:37 / Thu Apr 12 18:19:44 2018
GPGPU-Sim PTX: 253800000 instructions simulated : ctaid=(8,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3062500  inst.: 250077922 (ipc=81.7) sim_rate=93382 (inst/sec) elapsed = 0:0:44:38 / Thu Apr 12 18:19:45 2018
GPGPU-Sim PTX: 253900000 instructions simulated : ctaid=(5,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3064000  inst.: 250181147 (ipc=81.7) sim_rate=93386 (inst/sec) elapsed = 0:0:44:39 / Thu Apr 12 18:19:46 2018
GPGPU-Sim PTX: 254000000 instructions simulated : ctaid=(5,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3065000  inst.: 250246240 (ipc=81.6) sim_rate=93375 (inst/sec) elapsed = 0:0:44:40 / Thu Apr 12 18:19:47 2018
GPGPU-Sim PTX: 254100000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3066500  inst.: 250354835 (ipc=81.6) sim_rate=93381 (inst/sec) elapsed = 0:0:44:41 / Thu Apr 12 18:19:48 2018
GPGPU-Sim PTX: 254200000 instructions simulated : ctaid=(2,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3067500  inst.: 250427623 (ipc=81.6) sim_rate=93373 (inst/sec) elapsed = 0:0:44:42 / Thu Apr 12 18:19:49 2018
GPGPU-Sim uArch: cycles simulated: 3068500  inst.: 250499634 (ipc=81.6) sim_rate=93365 (inst/sec) elapsed = 0:0:44:43 / Thu Apr 12 18:19:50 2018
GPGPU-Sim PTX: 254300000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim PTX: 254400000 instructions simulated : ctaid=(5,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3070000  inst.: 250612458 (ipc=81.6) sim_rate=93372 (inst/sec) elapsed = 0:0:44:44 / Thu Apr 12 18:19:51 2018
GPGPU-Sim uArch: cycles simulated: 3071000  inst.: 250679279 (ipc=81.6) sim_rate=93362 (inst/sec) elapsed = 0:0:44:45 / Thu Apr 12 18:19:52 2018
GPGPU-Sim PTX: 254500000 instructions simulated : ctaid=(8,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3072500  inst.: 250798144 (ipc=81.6) sim_rate=93372 (inst/sec) elapsed = 0:0:44:46 / Thu Apr 12 18:19:53 2018
GPGPU-Sim PTX: 254600000 instructions simulated : ctaid=(6,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3073500  inst.: 250866624 (ipc=81.6) sim_rate=93363 (inst/sec) elapsed = 0:0:44:47 / Thu Apr 12 18:19:54 2018
GPGPU-Sim PTX: 254700000 instructions simulated : ctaid=(5,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3074500  inst.: 250933341 (ipc=81.6) sim_rate=93353 (inst/sec) elapsed = 0:0:44:48 / Thu Apr 12 18:19:55 2018
GPGPU-Sim PTX: 254800000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3076000  inst.: 251041193 (ipc=81.6) sim_rate=93358 (inst/sec) elapsed = 0:0:44:49 / Thu Apr 12 18:19:56 2018
GPGPU-Sim PTX: 254900000 instructions simulated : ctaid=(1,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3077000  inst.: 251117325 (ipc=81.6) sim_rate=93352 (inst/sec) elapsed = 0:0:44:50 / Thu Apr 12 18:19:57 2018
GPGPU-Sim PTX: 255000000 instructions simulated : ctaid=(0,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3078500  inst.: 251235487 (ipc=81.6) sim_rate=93361 (inst/sec) elapsed = 0:0:44:51 / Thu Apr 12 18:19:58 2018
GPGPU-Sim PTX: 255100000 instructions simulated : ctaid=(8,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3079500  inst.: 251321860 (ipc=81.6) sim_rate=93358 (inst/sec) elapsed = 0:0:44:52 / Thu Apr 12 18:19:59 2018
GPGPU-Sim PTX: 255200000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3081000  inst.: 251418991 (ipc=81.6) sim_rate=93360 (inst/sec) elapsed = 0:0:44:53 / Thu Apr 12 18:20:00 2018
GPGPU-Sim PTX: 255300000 instructions simulated : ctaid=(7,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3082500  inst.: 251514925 (ipc=81.6) sim_rate=93361 (inst/sec) elapsed = 0:0:44:54 / Thu Apr 12 18:20:01 2018
GPGPU-Sim PTX: 255400000 instructions simulated : ctaid=(4,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3083500  inst.: 251598009 (ipc=81.6) sim_rate=93357 (inst/sec) elapsed = 0:0:44:55 / Thu Apr 12 18:20:02 2018
GPGPU-Sim uArch: cycles simulated: 3084500  inst.: 251675069 (ipc=81.6) sim_rate=93351 (inst/sec) elapsed = 0:0:44:56 / Thu Apr 12 18:20:03 2018
GPGPU-Sim PTX: 255500000 instructions simulated : ctaid=(0,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3085500  inst.: 251761108 (ipc=81.6) sim_rate=93348 (inst/sec) elapsed = 0:0:44:57 / Thu Apr 12 18:20:04 2018
GPGPU-Sim PTX: 255600000 instructions simulated : ctaid=(4,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3086500  inst.: 251837146 (ipc=81.6) sim_rate=93342 (inst/sec) elapsed = 0:0:44:58 / Thu Apr 12 18:20:05 2018
GPGPU-Sim PTX: 255700000 instructions simulated : ctaid=(7,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3088000  inst.: 251947447 (ipc=81.6) sim_rate=93348 (inst/sec) elapsed = 0:0:44:59 / Thu Apr 12 18:20:06 2018
GPGPU-Sim PTX: 255800000 instructions simulated : ctaid=(7,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3089000  inst.: 252021284 (ipc=81.6) sim_rate=93341 (inst/sec) elapsed = 0:0:45:00 / Thu Apr 12 18:20:07 2018
GPGPU-Sim PTX: 255900000 instructions simulated : ctaid=(5,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3090500  inst.: 252123691 (ipc=81.6) sim_rate=93344 (inst/sec) elapsed = 0:0:45:01 / Thu Apr 12 18:20:08 2018
GPGPU-Sim PTX: 256000000 instructions simulated : ctaid=(7,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3091500  inst.: 252183789 (ipc=81.6) sim_rate=93332 (inst/sec) elapsed = 0:0:45:02 / Thu Apr 12 18:20:09 2018
GPGPU-Sim uArch: cycles simulated: 3092500  inst.: 252265253 (ipc=81.6) sim_rate=93327 (inst/sec) elapsed = 0:0:45:03 / Thu Apr 12 18:20:10 2018
GPGPU-Sim PTX: 256100000 instructions simulated : ctaid=(2,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3093500  inst.: 252348939 (ipc=81.6) sim_rate=93324 (inst/sec) elapsed = 0:0:45:04 / Thu Apr 12 18:20:11 2018
GPGPU-Sim PTX: 256200000 instructions simulated : ctaid=(0,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3094500  inst.: 252427667 (ipc=81.6) sim_rate=93318 (inst/sec) elapsed = 0:0:45:05 / Thu Apr 12 18:20:12 2018
GPGPU-Sim PTX: 256300000 instructions simulated : ctaid=(6,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3096000  inst.: 252538036 (ipc=81.6) sim_rate=93325 (inst/sec) elapsed = 0:0:45:06 / Thu Apr 12 18:20:13 2018
GPGPU-Sim PTX: 256400000 instructions simulated : ctaid=(8,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3097000  inst.: 252602925 (ipc=81.6) sim_rate=93314 (inst/sec) elapsed = 0:0:45:07 / Thu Apr 12 18:20:14 2018
GPGPU-Sim PTX: 256500000 instructions simulated : ctaid=(2,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3098500  inst.: 252712442 (ipc=81.6) sim_rate=93320 (inst/sec) elapsed = 0:0:45:08 / Thu Apr 12 18:20:15 2018
GPGPU-Sim PTX: 256600000 instructions simulated : ctaid=(3,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3099500  inst.: 252791504 (ipc=81.6) sim_rate=93315 (inst/sec) elapsed = 0:0:45:09 / Thu Apr 12 18:20:16 2018
GPGPU-Sim PTX: 256700000 instructions simulated : ctaid=(7,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3101000  inst.: 252897753 (ipc=81.6) sim_rate=93320 (inst/sec) elapsed = 0:0:45:10 / Thu Apr 12 18:20:17 2018
GPGPU-Sim PTX: 256800000 instructions simulated : ctaid=(1,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3102000  inst.: 252970909 (ipc=81.6) sim_rate=93312 (inst/sec) elapsed = 0:0:45:11 / Thu Apr 12 18:20:18 2018
GPGPU-Sim PTX: 256900000 instructions simulated : ctaid=(2,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3103500  inst.: 253083949 (ipc=81.5) sim_rate=93320 (inst/sec) elapsed = 0:0:45:12 / Thu Apr 12 18:20:19 2018
GPGPU-Sim PTX: 257000000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3104500  inst.: 253159757 (ipc=81.5) sim_rate=93313 (inst/sec) elapsed = 0:0:45:13 / Thu Apr 12 18:20:20 2018
GPGPU-Sim PTX: 257100000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3106000  inst.: 253264904 (ipc=81.5) sim_rate=93317 (inst/sec) elapsed = 0:0:45:14 / Thu Apr 12 18:20:21 2018
GPGPU-Sim PTX: 257200000 instructions simulated : ctaid=(6,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3107000  inst.: 253345590 (ipc=81.5) sim_rate=93313 (inst/sec) elapsed = 0:0:45:15 / Thu Apr 12 18:20:22 2018
GPGPU-Sim uArch: cycles simulated: 3108000  inst.: 253438369 (ipc=81.5) sim_rate=93313 (inst/sec) elapsed = 0:0:45:16 / Thu Apr 12 18:20:23 2018
GPGPU-Sim PTX: 257300000 instructions simulated : ctaid=(4,5,0) tid=(4,1,0)
GPGPU-Sim PTX: 257400000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3109500  inst.: 253553480 (ipc=81.5) sim_rate=93321 (inst/sec) elapsed = 0:0:45:17 / Thu Apr 12 18:20:24 2018
GPGPU-Sim uArch: cycles simulated: 3110500  inst.: 253620274 (ipc=81.5) sim_rate=93311 (inst/sec) elapsed = 0:0:45:18 / Thu Apr 12 18:20:25 2018
GPGPU-Sim PTX: 257500000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3111500  inst.: 253685264 (ipc=81.5) sim_rate=93300 (inst/sec) elapsed = 0:0:45:19 / Thu Apr 12 18:20:26 2018
GPGPU-Sim PTX: 257600000 instructions simulated : ctaid=(6,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3112500  inst.: 253751088 (ipc=81.5) sim_rate=93290 (inst/sec) elapsed = 0:0:45:20 / Thu Apr 12 18:20:27 2018
GPGPU-Sim PTX: 257700000 instructions simulated : ctaid=(3,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3113500  inst.: 253835591 (ipc=81.5) sim_rate=93287 (inst/sec) elapsed = 0:0:45:21 / Thu Apr 12 18:20:28 2018
GPGPU-Sim PTX: 257800000 instructions simulated : ctaid=(1,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3115000  inst.: 253942036 (ipc=81.5) sim_rate=93292 (inst/sec) elapsed = 0:0:45:22 / Thu Apr 12 18:20:29 2018
GPGPU-Sim uArch: cycles simulated: 3116000  inst.: 254018838 (ipc=81.5) sim_rate=93286 (inst/sec) elapsed = 0:0:45:23 / Thu Apr 12 18:20:30 2018
GPGPU-Sim PTX: 257900000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 258000000 instructions simulated : ctaid=(7,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3117500  inst.: 254130759 (ipc=81.5) sim_rate=93293 (inst/sec) elapsed = 0:0:45:24 / Thu Apr 12 18:20:31 2018
GPGPU-Sim uArch: cycles simulated: 3118500  inst.: 254198533 (ipc=81.5) sim_rate=93283 (inst/sec) elapsed = 0:0:45:25 / Thu Apr 12 18:20:32 2018
GPGPU-Sim PTX: 258100000 instructions simulated : ctaid=(0,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3120000  inst.: 254299322 (ipc=81.5) sim_rate=93286 (inst/sec) elapsed = 0:0:45:26 / Thu Apr 12 18:20:33 2018
GPGPU-Sim PTX: 258200000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3121000  inst.: 254376427 (ipc=81.5) sim_rate=93280 (inst/sec) elapsed = 0:0:45:27 / Thu Apr 12 18:20:34 2018
GPGPU-Sim PTX: 258300000 instructions simulated : ctaid=(1,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3122500  inst.: 254488492 (ipc=81.5) sim_rate=93287 (inst/sec) elapsed = 0:0:45:28 / Thu Apr 12 18:20:35 2018
GPGPU-Sim PTX: 258400000 instructions simulated : ctaid=(0,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3123500  inst.: 254566003 (ipc=81.5) sim_rate=93281 (inst/sec) elapsed = 0:0:45:29 / Thu Apr 12 18:20:36 2018
GPGPU-Sim PTX: 258500000 instructions simulated : ctaid=(2,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3125000  inst.: 254687234 (ipc=81.5) sim_rate=93292 (inst/sec) elapsed = 0:0:45:30 / Thu Apr 12 18:20:37 2018
GPGPU-Sim PTX: 258600000 instructions simulated : ctaid=(0,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3126000  inst.: 254764974 (ipc=81.5) sim_rate=93286 (inst/sec) elapsed = 0:0:45:31 / Thu Apr 12 18:20:38 2018
GPGPU-Sim PTX: 258700000 instructions simulated : ctaid=(7,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3127000  inst.: 254839355 (ipc=81.5) sim_rate=93279 (inst/sec) elapsed = 0:0:45:32 / Thu Apr 12 18:20:39 2018
GPGPU-Sim PTX: 258800000 instructions simulated : ctaid=(3,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3128000  inst.: 254912988 (ipc=81.5) sim_rate=93272 (inst/sec) elapsed = 0:0:45:33 / Thu Apr 12 18:20:40 2018
GPGPU-Sim uArch: cycles simulated: 3129000  inst.: 254983898 (ipc=81.5) sim_rate=93264 (inst/sec) elapsed = 0:0:45:34 / Thu Apr 12 18:20:41 2018
GPGPU-Sim PTX: 258900000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3130500  inst.: 255096580 (ipc=81.5) sim_rate=93271 (inst/sec) elapsed = 0:0:45:35 / Thu Apr 12 18:20:42 2018
GPGPU-Sim PTX: 259000000 instructions simulated : ctaid=(7,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3131500  inst.: 255169202 (ipc=81.5) sim_rate=93263 (inst/sec) elapsed = 0:0:45:36 / Thu Apr 12 18:20:43 2018
GPGPU-Sim PTX: 259100000 instructions simulated : ctaid=(5,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3133000  inst.: 255273811 (ipc=81.5) sim_rate=93267 (inst/sec) elapsed = 0:0:45:37 / Thu Apr 12 18:20:44 2018
GPGPU-Sim PTX: 259200000 instructions simulated : ctaid=(1,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3134000  inst.: 255344150 (ipc=81.5) sim_rate=93259 (inst/sec) elapsed = 0:0:45:38 / Thu Apr 12 18:20:45 2018
GPGPU-Sim PTX: 259300000 instructions simulated : ctaid=(6,0,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3135000  inst.: 255418450 (ipc=81.5) sim_rate=93252 (inst/sec) elapsed = 0:0:45:39 / Thu Apr 12 18:20:46 2018
GPGPU-Sim PTX: 259400000 instructions simulated : ctaid=(2,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3136500  inst.: 255539572 (ipc=81.5) sim_rate=93262 (inst/sec) elapsed = 0:0:45:40 / Thu Apr 12 18:20:47 2018
GPGPU-Sim uArch: cycles simulated: 3137000  inst.: 255574145 (ipc=81.5) sim_rate=93241 (inst/sec) elapsed = 0:0:45:41 / Thu Apr 12 18:20:48 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3137206,0), 3 CTAs running
GPGPU-Sim PTX: 259500000 instructions simulated : ctaid=(1,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3138500  inst.: 255674889 (ipc=81.5) sim_rate=93243 (inst/sec) elapsed = 0:0:45:42 / Thu Apr 12 18:20:49 2018
GPGPU-Sim PTX: 259600000 instructions simulated : ctaid=(5,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3139500  inst.: 255752672 (ipc=81.5) sim_rate=93238 (inst/sec) elapsed = 0:0:45:43 / Thu Apr 12 18:20:50 2018
GPGPU-Sim PTX: 259700000 instructions simulated : ctaid=(5,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3140500  inst.: 255831911 (ipc=81.5) sim_rate=93233 (inst/sec) elapsed = 0:0:45:44 / Thu Apr 12 18:20:51 2018
GPGPU-Sim PTX: 259800000 instructions simulated : ctaid=(5,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3141500  inst.: 255901811 (ipc=81.5) sim_rate=93224 (inst/sec) elapsed = 0:0:45:45 / Thu Apr 12 18:20:52 2018
GPGPU-Sim uArch: cycles simulated: 3142500  inst.: 255963586 (ipc=81.5) sim_rate=93213 (inst/sec) elapsed = 0:0:45:46 / Thu Apr 12 18:20:53 2018
GPGPU-Sim PTX: 259900000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3143500  inst.: 256023655 (ipc=81.4) sim_rate=93201 (inst/sec) elapsed = 0:0:45:47 / Thu Apr 12 18:20:54 2018
GPGPU-Sim PTX: 260000000 instructions simulated : ctaid=(0,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3145000  inst.: 256129825 (ipc=81.4) sim_rate=93205 (inst/sec) elapsed = 0:0:45:48 / Thu Apr 12 18:20:55 2018
GPGPU-Sim PTX: 260100000 instructions simulated : ctaid=(0,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3146000  inst.: 256196669 (ipc=81.4) sim_rate=93196 (inst/sec) elapsed = 0:0:45:49 / Thu Apr 12 18:20:56 2018
GPGPU-Sim uArch: cycles simulated: 3147000  inst.: 256266518 (ipc=81.4) sim_rate=93187 (inst/sec) elapsed = 0:0:45:50 / Thu Apr 12 18:20:57 2018
GPGPU-Sim PTX: 260200000 instructions simulated : ctaid=(3,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3148000  inst.: 256337681 (ipc=81.4) sim_rate=93179 (inst/sec) elapsed = 0:0:45:51 / Thu Apr 12 18:20:58 2018
GPGPU-Sim PTX: 260300000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3149500  inst.: 256455170 (ipc=81.4) sim_rate=93188 (inst/sec) elapsed = 0:0:45:52 / Thu Apr 12 18:20:59 2018
GPGPU-Sim PTX: 260400000 instructions simulated : ctaid=(8,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3150500  inst.: 256534153 (ipc=81.4) sim_rate=93183 (inst/sec) elapsed = 0:0:45:53 / Thu Apr 12 18:21:00 2018
GPGPU-Sim PTX: 260500000 instructions simulated : ctaid=(3,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3151500  inst.: 256612243 (ipc=81.4) sim_rate=93178 (inst/sec) elapsed = 0:0:45:54 / Thu Apr 12 18:21:01 2018
GPGPU-Sim PTX: 260600000 instructions simulated : ctaid=(2,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3152500  inst.: 256679424 (ipc=81.4) sim_rate=93168 (inst/sec) elapsed = 0:0:45:55 / Thu Apr 12 18:21:02 2018
GPGPU-Sim uArch: cycles simulated: 3153000  inst.: 256713554 (ipc=81.4) sim_rate=93147 (inst/sec) elapsed = 0:0:45:56 / Thu Apr 12 18:21:03 2018
GPGPU-Sim PTX: 260700000 instructions simulated : ctaid=(8,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3154000  inst.: 256784480 (ipc=81.4) sim_rate=93139 (inst/sec) elapsed = 0:0:45:57 / Thu Apr 12 18:21:04 2018
GPGPU-Sim PTX: 260800000 instructions simulated : ctaid=(1,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3155000  inst.: 256859137 (ipc=81.4) sim_rate=93132 (inst/sec) elapsed = 0:0:45:58 / Thu Apr 12 18:21:05 2018
GPGPU-Sim uArch: cycles simulated: 3156000  inst.: 256934495 (ipc=81.4) sim_rate=93125 (inst/sec) elapsed = 0:0:45:59 / Thu Apr 12 18:21:06 2018
GPGPU-Sim PTX: 260900000 instructions simulated : ctaid=(1,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3157000  inst.: 257014821 (ipc=81.4) sim_rate=93121 (inst/sec) elapsed = 0:0:46:00 / Thu Apr 12 18:21:07 2018
GPGPU-Sim uArch: cycles simulated: 3157500  inst.: 257052719 (ipc=81.4) sim_rate=93101 (inst/sec) elapsed = 0:0:46:01 / Thu Apr 12 18:21:08 2018
GPGPU-Sim PTX: 261000000 instructions simulated : ctaid=(8,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3158500  inst.: 257134575 (ipc=81.4) sim_rate=93097 (inst/sec) elapsed = 0:0:46:02 / Thu Apr 12 18:21:09 2018
GPGPU-Sim PTX: 261100000 instructions simulated : ctaid=(1,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3159500  inst.: 257205201 (ipc=81.4) sim_rate=93089 (inst/sec) elapsed = 0:0:46:03 / Thu Apr 12 18:21:10 2018
GPGPU-Sim PTX: 261200000 instructions simulated : ctaid=(5,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3160500  inst.: 257274977 (ipc=81.4) sim_rate=93080 (inst/sec) elapsed = 0:0:46:04 / Thu Apr 12 18:21:11 2018
GPGPU-Sim uArch: cycles simulated: 3161500  inst.: 257344029 (ipc=81.4) sim_rate=93071 (inst/sec) elapsed = 0:0:46:05 / Thu Apr 12 18:21:12 2018
GPGPU-Sim PTX: 261300000 instructions simulated : ctaid=(5,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3163000  inst.: 257435946 (ipc=81.4) sim_rate=93071 (inst/sec) elapsed = 0:0:46:06 / Thu Apr 12 18:21:13 2018
GPGPU-Sim PTX: 261400000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3164000  inst.: 257502350 (ipc=81.4) sim_rate=93061 (inst/sec) elapsed = 0:0:46:07 / Thu Apr 12 18:21:14 2018
GPGPU-Sim PTX: 261500000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3165000  inst.: 257583029 (ipc=81.4) sim_rate=93057 (inst/sec) elapsed = 0:0:46:08 / Thu Apr 12 18:21:15 2018
GPGPU-Sim PTX: 261600000 instructions simulated : ctaid=(5,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3166000  inst.: 257656567 (ipc=81.4) sim_rate=93050 (inst/sec) elapsed = 0:0:46:09 / Thu Apr 12 18:21:16 2018
GPGPU-Sim uArch: cycles simulated: 3167000  inst.: 257720924 (ipc=81.4) sim_rate=93040 (inst/sec) elapsed = 0:0:46:10 / Thu Apr 12 18:21:17 2018
GPGPU-Sim PTX: 261700000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3168000  inst.: 257785053 (ipc=81.4) sim_rate=93029 (inst/sec) elapsed = 0:0:46:11 / Thu Apr 12 18:21:18 2018
GPGPU-Sim PTX: 261800000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3169000  inst.: 257859336 (ipc=81.4) sim_rate=93022 (inst/sec) elapsed = 0:0:46:12 / Thu Apr 12 18:21:19 2018
GPGPU-Sim PTX: 261900000 instructions simulated : ctaid=(8,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3170000  inst.: 257942404 (ipc=81.4) sim_rate=93019 (inst/sec) elapsed = 0:0:46:13 / Thu Apr 12 18:21:20 2018
GPGPU-Sim uArch: cycles simulated: 3171000  inst.: 258021467 (ipc=81.4) sim_rate=93014 (inst/sec) elapsed = 0:0:46:14 / Thu Apr 12 18:21:21 2018
GPGPU-Sim PTX: 262000000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3171772,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3172000  inst.: 258083715 (ipc=81.4) sim_rate=93003 (inst/sec) elapsed = 0:0:46:15 / Thu Apr 12 18:21:22 2018
GPGPU-Sim PTX: 262100000 instructions simulated : ctaid=(3,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3173000  inst.: 258146836 (ipc=81.4) sim_rate=92992 (inst/sec) elapsed = 0:0:46:16 / Thu Apr 12 18:21:23 2018
GPGPU-Sim uArch: cycles simulated: 3174000  inst.: 258208113 (ipc=81.4) sim_rate=92980 (inst/sec) elapsed = 0:0:46:17 / Thu Apr 12 18:21:24 2018
GPGPU-Sim PTX: 262200000 instructions simulated : ctaid=(5,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3175000  inst.: 258273384 (ipc=81.3) sim_rate=92970 (inst/sec) elapsed = 0:0:46:18 / Thu Apr 12 18:21:25 2018
GPGPU-Sim PTX: 262300000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3176000  inst.: 258348429 (ipc=81.3) sim_rate=92964 (inst/sec) elapsed = 0:0:46:19 / Thu Apr 12 18:21:26 2018
GPGPU-Sim uArch: cycles simulated: 3177000  inst.: 258413552 (ipc=81.3) sim_rate=92954 (inst/sec) elapsed = 0:0:46:20 / Thu Apr 12 18:21:27 2018
GPGPU-Sim PTX: 262400000 instructions simulated : ctaid=(5,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3178000  inst.: 258483360 (ipc=81.3) sim_rate=92946 (inst/sec) elapsed = 0:0:46:21 / Thu Apr 12 18:21:28 2018
GPGPU-Sim PTX: 262500000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3179000  inst.: 258555702 (ipc=81.3) sim_rate=92938 (inst/sec) elapsed = 0:0:46:22 / Thu Apr 12 18:21:29 2018
GPGPU-Sim uArch: cycles simulated: 3179500  inst.: 258594423 (ipc=81.3) sim_rate=92919 (inst/sec) elapsed = 0:0:46:23 / Thu Apr 12 18:21:30 2018
GPGPU-Sim PTX: 262600000 instructions simulated : ctaid=(3,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3180500  inst.: 258666909 (ipc=81.3) sim_rate=92911 (inst/sec) elapsed = 0:0:46:24 / Thu Apr 12 18:21:31 2018
GPGPU-Sim PTX: 262700000 instructions simulated : ctaid=(0,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3181500  inst.: 258743563 (ipc=81.3) sim_rate=92906 (inst/sec) elapsed = 0:0:46:25 / Thu Apr 12 18:21:32 2018
GPGPU-Sim PTX: 262800000 instructions simulated : ctaid=(3,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3182500  inst.: 258811685 (ipc=81.3) sim_rate=92897 (inst/sec) elapsed = 0:0:46:26 / Thu Apr 12 18:21:33 2018
GPGPU-Sim PTX: 262900000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3183992,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3184000  inst.: 258915665 (ipc=81.3) sim_rate=92901 (inst/sec) elapsed = 0:0:46:27 / Thu Apr 12 18:21:34 2018
GPGPU-Sim uArch: cycles simulated: 3184500  inst.: 258956098 (ipc=81.3) sim_rate=92882 (inst/sec) elapsed = 0:0:46:28 / Thu Apr 12 18:21:35 2018
GPGPU-Sim PTX: 263000000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3185476,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3185500  inst.: 259030282 (ipc=81.3) sim_rate=92875 (inst/sec) elapsed = 0:0:46:29 / Thu Apr 12 18:21:36 2018
GPGPU-Sim PTX: 263100000 instructions simulated : ctaid=(8,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3186500  inst.: 259105205 (ipc=81.3) sim_rate=92869 (inst/sec) elapsed = 0:0:46:30 / Thu Apr 12 18:21:37 2018
GPGPU-Sim PTX: 263200000 instructions simulated : ctaid=(4,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3188000  inst.: 259205363 (ipc=81.3) sim_rate=92871 (inst/sec) elapsed = 0:0:46:31 / Thu Apr 12 18:21:38 2018
GPGPU-Sim uArch: cycles simulated: 3189000  inst.: 259269485 (ipc=81.3) sim_rate=92861 (inst/sec) elapsed = 0:0:46:32 / Thu Apr 12 18:21:39 2018
GPGPU-Sim PTX: 263300000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3190000  inst.: 259342130 (ipc=81.3) sim_rate=92854 (inst/sec) elapsed = 0:0:46:33 / Thu Apr 12 18:21:40 2018
GPGPU-Sim PTX: 263400000 instructions simulated : ctaid=(4,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3191000  inst.: 259415619 (ipc=81.3) sim_rate=92847 (inst/sec) elapsed = 0:0:46:34 / Thu Apr 12 18:21:41 2018
GPGPU-Sim uArch: cycles simulated: 3192000  inst.: 259475687 (ipc=81.3) sim_rate=92835 (inst/sec) elapsed = 0:0:46:35 / Thu Apr 12 18:21:42 2018
GPGPU-Sim PTX: 263500000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3193000  inst.: 259545696 (ipc=81.3) sim_rate=92827 (inst/sec) elapsed = 0:0:46:36 / Thu Apr 12 18:21:43 2018
GPGPU-Sim PTX: 263600000 instructions simulated : ctaid=(6,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3194000  inst.: 259613722 (ipc=81.3) sim_rate=92818 (inst/sec) elapsed = 0:0:46:37 / Thu Apr 12 18:21:44 2018
GPGPU-Sim PTX: 263700000 instructions simulated : ctaid=(6,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3195000  inst.: 259700186 (ipc=81.3) sim_rate=92816 (inst/sec) elapsed = 0:0:46:38 / Thu Apr 12 18:21:45 2018
GPGPU-Sim uArch: cycles simulated: 3196000  inst.: 259763216 (ipc=81.3) sim_rate=92805 (inst/sec) elapsed = 0:0:46:39 / Thu Apr 12 18:21:46 2018
GPGPU-Sim PTX: 263800000 instructions simulated : ctaid=(8,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3197000  inst.: 259829222 (ipc=81.3) sim_rate=92796 (inst/sec) elapsed = 0:0:46:40 / Thu Apr 12 18:21:47 2018
GPGPU-Sim PTX: 263900000 instructions simulated : ctaid=(2,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3198000  inst.: 259905408 (ipc=81.3) sim_rate=92790 (inst/sec) elapsed = 0:0:46:41 / Thu Apr 12 18:21:48 2018
GPGPU-Sim uArch: cycles simulated: 3199000  inst.: 259977887 (ipc=81.3) sim_rate=92782 (inst/sec) elapsed = 0:0:46:42 / Thu Apr 12 18:21:49 2018
GPGPU-Sim PTX: 264000000 instructions simulated : ctaid=(2,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3200000  inst.: 260061996 (ipc=81.3) sim_rate=92779 (inst/sec) elapsed = 0:0:46:43 / Thu Apr 12 18:21:50 2018
GPGPU-Sim PTX: 264100000 instructions simulated : ctaid=(1,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3201500  inst.: 260159959 (ipc=81.3) sim_rate=92781 (inst/sec) elapsed = 0:0:46:44 / Thu Apr 12 18:21:51 2018
GPGPU-Sim PTX: 264200000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3202500  inst.: 260221836 (ipc=81.3) sim_rate=92770 (inst/sec) elapsed = 0:0:46:45 / Thu Apr 12 18:21:52 2018
GPGPU-Sim PTX: 264300000 instructions simulated : ctaid=(8,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3203500  inst.: 260286434 (ipc=81.3) sim_rate=92760 (inst/sec) elapsed = 0:0:46:46 / Thu Apr 12 18:21:53 2018
GPGPU-Sim uArch: cycles simulated: 3204500  inst.: 260352999 (ipc=81.2) sim_rate=92751 (inst/sec) elapsed = 0:0:46:47 / Thu Apr 12 18:21:54 2018
GPGPU-Sim PTX: 264400000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3205500  inst.: 260433173 (ipc=81.2) sim_rate=92746 (inst/sec) elapsed = 0:0:46:48 / Thu Apr 12 18:21:55 2018
GPGPU-Sim PTX: 264500000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3206500  inst.: 260497532 (ipc=81.2) sim_rate=92736 (inst/sec) elapsed = 0:0:46:49 / Thu Apr 12 18:21:56 2018
GPGPU-Sim PTX: 264600000 instructions simulated : ctaid=(8,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3208000  inst.: 260596310 (ipc=81.2) sim_rate=92738 (inst/sec) elapsed = 0:0:46:50 / Thu Apr 12 18:21:57 2018
GPGPU-Sim PTX: 264700000 instructions simulated : ctaid=(3,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3209000  inst.: 260675743 (ipc=81.2) sim_rate=92734 (inst/sec) elapsed = 0:0:46:51 / Thu Apr 12 18:21:58 2018
GPGPU-Sim uArch: cycles simulated: 3210000  inst.: 260750041 (ipc=81.2) sim_rate=92727 (inst/sec) elapsed = 0:0:46:52 / Thu Apr 12 18:21:59 2018
GPGPU-Sim PTX: 264800000 instructions simulated : ctaid=(5,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3211000  inst.: 260814368 (ipc=81.2) sim_rate=92717 (inst/sec) elapsed = 0:0:46:53 / Thu Apr 12 18:22:00 2018
GPGPU-Sim PTX: 264900000 instructions simulated : ctaid=(1,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3212000  inst.: 260874896 (ipc=81.2) sim_rate=92706 (inst/sec) elapsed = 0:0:46:54 / Thu Apr 12 18:22:01 2018
GPGPU-Sim uArch: cycles simulated: 3213000  inst.: 260948529 (ipc=81.2) sim_rate=92699 (inst/sec) elapsed = 0:0:46:55 / Thu Apr 12 18:22:02 2018
GPGPU-Sim PTX: 265000000 instructions simulated : ctaid=(2,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3214000  inst.: 261018969 (ipc=81.2) sim_rate=92691 (inst/sec) elapsed = 0:0:46:56 / Thu Apr 12 18:22:03 2018
GPGPU-Sim PTX: 265100000 instructions simulated : ctaid=(1,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3215000  inst.: 261096372 (ipc=81.2) sim_rate=92685 (inst/sec) elapsed = 0:0:46:57 / Thu Apr 12 18:22:04 2018
GPGPU-Sim PTX: 265200000 instructions simulated : ctaid=(3,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3216000  inst.: 261162725 (ipc=81.2) sim_rate=92676 (inst/sec) elapsed = 0:0:46:58 / Thu Apr 12 18:22:05 2018
GPGPU-Sim uArch: cycles simulated: 3217000  inst.: 261236301 (ipc=81.2) sim_rate=92669 (inst/sec) elapsed = 0:0:46:59 / Thu Apr 12 18:22:06 2018
GPGPU-Sim PTX: 265300000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3218500  inst.: 261335267 (ipc=81.2) sim_rate=92672 (inst/sec) elapsed = 0:0:47:00 / Thu Apr 12 18:22:07 2018
GPGPU-Sim PTX: 265400000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3219500  inst.: 261406458 (ipc=81.2) sim_rate=92664 (inst/sec) elapsed = 0:0:47:01 / Thu Apr 12 18:22:08 2018
GPGPU-Sim PTX: 265500000 instructions simulated : ctaid=(8,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3220500  inst.: 261477004 (ipc=81.2) sim_rate=92656 (inst/sec) elapsed = 0:0:47:02 / Thu Apr 12 18:22:09 2018
GPGPU-Sim uArch: cycles simulated: 3221500  inst.: 261544215 (ipc=81.2) sim_rate=92647 (inst/sec) elapsed = 0:0:47:03 / Thu Apr 12 18:22:10 2018
GPGPU-Sim PTX: 265600000 instructions simulated : ctaid=(1,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3222000  inst.: 261579172 (ipc=81.2) sim_rate=92627 (inst/sec) elapsed = 0:0:47:04 / Thu Apr 12 18:22:11 2018
GPGPU-Sim PTX: 265700000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3223000  inst.: 261647959 (ipc=81.2) sim_rate=92618 (inst/sec) elapsed = 0:0:47:05 / Thu Apr 12 18:22:12 2018
GPGPU-Sim uArch: cycles simulated: 3224000  inst.: 261720716 (ipc=81.2) sim_rate=92611 (inst/sec) elapsed = 0:0:47:06 / Thu Apr 12 18:22:13 2018
GPGPU-Sim PTX: 265800000 instructions simulated : ctaid=(7,6,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3224766,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3224850,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3225000  inst.: 261788896 (ipc=81.2) sim_rate=92603 (inst/sec) elapsed = 0:0:47:07 / Thu Apr 12 18:22:14 2018
GPGPU-Sim PTX: 265900000 instructions simulated : ctaid=(7,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3226000  inst.: 261861140 (ipc=81.2) sim_rate=92595 (inst/sec) elapsed = 0:0:47:08 / Thu Apr 12 18:22:15 2018
GPGPU-Sim uArch: cycles simulated: 3227000  inst.: 261930937 (ipc=81.2) sim_rate=92587 (inst/sec) elapsed = 0:0:47:09 / Thu Apr 12 18:22:16 2018
GPGPU-Sim PTX: 266000000 instructions simulated : ctaid=(5,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3228000  inst.: 261993026 (ipc=81.2) sim_rate=92577 (inst/sec) elapsed = 0:0:47:10 / Thu Apr 12 18:22:17 2018
GPGPU-Sim PTX: 266100000 instructions simulated : ctaid=(1,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3229000  inst.: 262064779 (ipc=81.2) sim_rate=92569 (inst/sec) elapsed = 0:0:47:11 / Thu Apr 12 18:22:18 2018
GPGPU-Sim uArch: cycles simulated: 3230000  inst.: 262129699 (ipc=81.2) sim_rate=92559 (inst/sec) elapsed = 0:0:47:12 / Thu Apr 12 18:22:19 2018
GPGPU-Sim PTX: 266200000 instructions simulated : ctaid=(6,1,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3230584,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3231000  inst.: 262200644 (ipc=81.2) sim_rate=92552 (inst/sec) elapsed = 0:0:47:13 / Thu Apr 12 18:22:20 2018
GPGPU-Sim PTX: 266300000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3232500  inst.: 262292016 (ipc=81.1) sim_rate=92551 (inst/sec) elapsed = 0:0:47:14 / Thu Apr 12 18:22:21 2018
GPGPU-Sim PTX: 266400000 instructions simulated : ctaid=(7,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3233500  inst.: 262354821 (ipc=81.1) sim_rate=92541 (inst/sec) elapsed = 0:0:47:15 / Thu Apr 12 18:22:22 2018
GPGPU-Sim uArch: cycles simulated: 3234500  inst.: 262420031 (ipc=81.1) sim_rate=92531 (inst/sec) elapsed = 0:0:47:16 / Thu Apr 12 18:22:23 2018
GPGPU-Sim PTX: 266500000 instructions simulated : ctaid=(4,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3235500  inst.: 262486812 (ipc=81.1) sim_rate=92522 (inst/sec) elapsed = 0:0:47:17 / Thu Apr 12 18:22:24 2018
GPGPU-Sim PTX: 266600000 instructions simulated : ctaid=(3,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3236500  inst.: 262553450 (ipc=81.1) sim_rate=92513 (inst/sec) elapsed = 0:0:47:18 / Thu Apr 12 18:22:25 2018
GPGPU-Sim uArch: cycles simulated: 3237500  inst.: 262616181 (ipc=81.1) sim_rate=92503 (inst/sec) elapsed = 0:0:47:19 / Thu Apr 12 18:22:26 2018
GPGPU-Sim PTX: 266700000 instructions simulated : ctaid=(6,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3238500  inst.: 262688414 (ipc=81.1) sim_rate=92495 (inst/sec) elapsed = 0:0:47:20 / Thu Apr 12 18:22:27 2018
GPGPU-Sim PTX: 266800000 instructions simulated : ctaid=(0,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3240000  inst.: 262791257 (ipc=81.1) sim_rate=92499 (inst/sec) elapsed = 0:0:47:21 / Thu Apr 12 18:22:28 2018
GPGPU-Sim PTX: 266900000 instructions simulated : ctaid=(6,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3241000  inst.: 262850516 (ipc=81.1) sim_rate=92487 (inst/sec) elapsed = 0:0:47:22 / Thu Apr 12 18:22:29 2018
GPGPU-Sim PTX: 267000000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3242000  inst.: 262916331 (ipc=81.1) sim_rate=92478 (inst/sec) elapsed = 0:0:47:23 / Thu Apr 12 18:22:30 2018
GPGPU-Sim uArch: cycles simulated: 3243000  inst.: 262986014 (ipc=81.1) sim_rate=92470 (inst/sec) elapsed = 0:0:47:24 / Thu Apr 12 18:22:31 2018
GPGPU-Sim PTX: 267100000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3244000  inst.: 263052904 (ipc=81.1) sim_rate=92461 (inst/sec) elapsed = 0:0:47:25 / Thu Apr 12 18:22:32 2018
GPGPU-Sim PTX: 267200000 instructions simulated : ctaid=(3,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3245500  inst.: 263154832 (ipc=81.1) sim_rate=92464 (inst/sec) elapsed = 0:0:47:26 / Thu Apr 12 18:22:33 2018
GPGPU-Sim PTX: 267300000 instructions simulated : ctaid=(2,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3246500  inst.: 263226110 (ipc=81.1) sim_rate=92457 (inst/sec) elapsed = 0:0:47:27 / Thu Apr 12 18:22:34 2018
GPGPU-Sim uArch: cycles simulated: 3247500  inst.: 263296242 (ipc=81.1) sim_rate=92449 (inst/sec) elapsed = 0:0:47:28 / Thu Apr 12 18:22:35 2018
GPGPU-Sim PTX: 267400000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3248500  inst.: 263368958 (ipc=81.1) sim_rate=92442 (inst/sec) elapsed = 0:0:47:29 / Thu Apr 12 18:22:36 2018
GPGPU-Sim PTX: 267500000 instructions simulated : ctaid=(2,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3249500  inst.: 263432178 (ipc=81.1) sim_rate=92432 (inst/sec) elapsed = 0:0:47:30 / Thu Apr 12 18:22:37 2018
GPGPU-Sim uArch: cycles simulated: 3250500  inst.: 263496405 (ipc=81.1) sim_rate=92422 (inst/sec) elapsed = 0:0:47:31 / Thu Apr 12 18:22:38 2018
GPGPU-Sim PTX: 267600000 instructions simulated : ctaid=(4,6,0) tid=(4,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3250763,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3251500  inst.: 263563071 (ipc=81.1) sim_rate=92413 (inst/sec) elapsed = 0:0:47:32 / Thu Apr 12 18:22:39 2018
GPGPU-Sim PTX: 267700000 instructions simulated : ctaid=(3,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3252500  inst.: 263630603 (ipc=81.1) sim_rate=92404 (inst/sec) elapsed = 0:0:47:33 / Thu Apr 12 18:22:40 2018
GPGPU-Sim PTX: 267800000 instructions simulated : ctaid=(1,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3254000  inst.: 263717945 (ipc=81.0) sim_rate=92402 (inst/sec) elapsed = 0:0:47:34 / Thu Apr 12 18:22:41 2018
GPGPU-Sim uArch: cycles simulated: 3255000  inst.: 263780973 (ipc=81.0) sim_rate=92392 (inst/sec) elapsed = 0:0:47:35 / Thu Apr 12 18:22:42 2018
GPGPU-Sim PTX: 267900000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3256000  inst.: 263849347 (ipc=81.0) sim_rate=92384 (inst/sec) elapsed = 0:0:47:36 / Thu Apr 12 18:22:43 2018
GPGPU-Sim PTX: 268000000 instructions simulated : ctaid=(8,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3257000  inst.: 263913842 (ipc=81.0) sim_rate=92374 (inst/sec) elapsed = 0:0:47:37 / Thu Apr 12 18:22:44 2018
GPGPU-Sim uArch: cycles simulated: 3258000  inst.: 263973758 (ipc=81.0) sim_rate=92363 (inst/sec) elapsed = 0:0:47:38 / Thu Apr 12 18:22:45 2018
GPGPU-Sim PTX: 268100000 instructions simulated : ctaid=(8,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3259000  inst.: 264036513 (ipc=81.0) sim_rate=92352 (inst/sec) elapsed = 0:0:47:39 / Thu Apr 12 18:22:46 2018
GPGPU-Sim PTX: 268200000 instructions simulated : ctaid=(7,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3260000  inst.: 264103701 (ipc=81.0) sim_rate=92343 (inst/sec) elapsed = 0:0:47:40 / Thu Apr 12 18:22:47 2018
GPGPU-Sim PTX: 268300000 instructions simulated : ctaid=(7,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3261500  inst.: 264197278 (ipc=81.0) sim_rate=92344 (inst/sec) elapsed = 0:0:47:41 / Thu Apr 12 18:22:48 2018
GPGPU-Sim uArch: cycles simulated: 3262500  inst.: 264251402 (ipc=81.0) sim_rate=92331 (inst/sec) elapsed = 0:0:47:42 / Thu Apr 12 18:22:49 2018
GPGPU-Sim PTX: 268400000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3264000  inst.: 264350226 (ipc=81.0) sim_rate=92333 (inst/sec) elapsed = 0:0:47:43 / Thu Apr 12 18:22:50 2018
GPGPU-Sim PTX: 268500000 instructions simulated : ctaid=(6,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3265000  inst.: 264410219 (ipc=81.0) sim_rate=92322 (inst/sec) elapsed = 0:0:47:44 / Thu Apr 12 18:22:51 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3265792,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3266000  inst.: 264470142 (ipc=81.0) sim_rate=92310 (inst/sec) elapsed = 0:0:47:45 / Thu Apr 12 18:22:52 2018
GPGPU-Sim PTX: 268600000 instructions simulated : ctaid=(1,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3267000  inst.: 264534547 (ipc=81.0) sim_rate=92300 (inst/sec) elapsed = 0:0:47:46 / Thu Apr 12 18:22:53 2018
GPGPU-Sim PTX: 268700000 instructions simulated : ctaid=(5,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3268000  inst.: 264595952 (ipc=81.0) sim_rate=92290 (inst/sec) elapsed = 0:0:47:47 / Thu Apr 12 18:22:54 2018
GPGPU-Sim PTX: 268800000 instructions simulated : ctaid=(4,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3269500  inst.: 264687477 (ipc=81.0) sim_rate=92289 (inst/sec) elapsed = 0:0:47:48 / Thu Apr 12 18:22:55 2018
GPGPU-Sim uArch: cycles simulated: 3270500  inst.: 264743280 (ipc=80.9) sim_rate=92277 (inst/sec) elapsed = 0:0:47:49 / Thu Apr 12 18:22:56 2018
GPGPU-Sim PTX: 268900000 instructions simulated : ctaid=(1,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3272000  inst.: 264826275 (ipc=80.9) sim_rate=92273 (inst/sec) elapsed = 0:0:47:50 / Thu Apr 12 18:22:57 2018
GPGPU-Sim PTX: 269000000 instructions simulated : ctaid=(3,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3273000  inst.: 264891301 (ipc=80.9) sim_rate=92264 (inst/sec) elapsed = 0:0:47:51 / Thu Apr 12 18:22:58 2018
GPGPU-Sim PTX: 269100000 instructions simulated : ctaid=(7,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3274500  inst.: 264974827 (ipc=80.9) sim_rate=92261 (inst/sec) elapsed = 0:0:47:52 / Thu Apr 12 18:22:59 2018
GPGPU-Sim uArch: cycles simulated: 3275500  inst.: 265032455 (ipc=80.9) sim_rate=92249 (inst/sec) elapsed = 0:0:47:53 / Thu Apr 12 18:23:00 2018
GPGPU-Sim PTX: 269200000 instructions simulated : ctaid=(0,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3277000  inst.: 265124773 (ipc=80.9) sim_rate=92249 (inst/sec) elapsed = 0:0:47:54 / Thu Apr 12 18:23:01 2018
GPGPU-Sim PTX: 269300000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3278000  inst.: 265174570 (ipc=80.9) sim_rate=92234 (inst/sec) elapsed = 0:0:47:55 / Thu Apr 12 18:23:02 2018
GPGPU-Sim PTX: 269400000 instructions simulated : ctaid=(3,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3279500  inst.: 265266933 (ipc=80.9) sim_rate=92234 (inst/sec) elapsed = 0:0:47:56 / Thu Apr 12 18:23:03 2018
GPGPU-Sim uArch: cycles simulated: 3280500  inst.: 265324879 (ipc=80.9) sim_rate=92222 (inst/sec) elapsed = 0:0:47:57 / Thu Apr 12 18:23:04 2018
GPGPU-Sim PTX: 269500000 instructions simulated : ctaid=(3,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3282000  inst.: 265420272 (ipc=80.9) sim_rate=92223 (inst/sec) elapsed = 0:0:47:58 / Thu Apr 12 18:23:05 2018
GPGPU-Sim PTX: 269600000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3283000  inst.: 265485358 (ipc=80.9) sim_rate=92214 (inst/sec) elapsed = 0:0:47:59 / Thu Apr 12 18:23:06 2018
GPGPU-Sim PTX: 269700000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3284500  inst.: 265580918 (ipc=80.9) sim_rate=92215 (inst/sec) elapsed = 0:0:48:00 / Thu Apr 12 18:23:07 2018
GPGPU-Sim uArch: cycles simulated: 3285500  inst.: 265638933 (ipc=80.9) sim_rate=92203 (inst/sec) elapsed = 0:0:48:01 / Thu Apr 12 18:23:08 2018
GPGPU-Sim PTX: 269800000 instructions simulated : ctaid=(7,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3287000  inst.: 265722755 (ipc=80.8) sim_rate=92200 (inst/sec) elapsed = 0:0:48:02 / Thu Apr 12 18:23:09 2018
GPGPU-Sim PTX: 269900000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3288000  inst.: 265793028 (ipc=80.8) sim_rate=92193 (inst/sec) elapsed = 0:0:48:03 / Thu Apr 12 18:23:10 2018
GPGPU-Sim PTX: 270000000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3289000  inst.: 265851902 (ipc=80.8) sim_rate=92181 (inst/sec) elapsed = 0:0:48:04 / Thu Apr 12 18:23:11 2018
GPGPU-Sim uArch: cycles simulated: 3290000  inst.: 265914965 (ipc=80.8) sim_rate=92171 (inst/sec) elapsed = 0:0:48:05 / Thu Apr 12 18:23:12 2018
GPGPU-Sim PTX: 270100000 instructions simulated : ctaid=(7,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3291500  inst.: 266003529 (ipc=80.8) sim_rate=92170 (inst/sec) elapsed = 0:0:48:06 / Thu Apr 12 18:23:13 2018
GPGPU-Sim PTX: 270200000 instructions simulated : ctaid=(3,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3292500  inst.: 266055739 (ipc=80.8) sim_rate=92156 (inst/sec) elapsed = 0:0:48:07 / Thu Apr 12 18:23:14 2018
GPGPU-Sim PTX: 270300000 instructions simulated : ctaid=(3,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3294000  inst.: 266152240 (ipc=80.8) sim_rate=92157 (inst/sec) elapsed = 0:0:48:08 / Thu Apr 12 18:23:15 2018
GPGPU-Sim uArch: cycles simulated: 3295000  inst.: 266218029 (ipc=80.8) sim_rate=92148 (inst/sec) elapsed = 0:0:48:09 / Thu Apr 12 18:23:16 2018
GPGPU-Sim PTX: 270400000 instructions simulated : ctaid=(7,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3296500  inst.: 266315092 (ipc=80.8) sim_rate=92150 (inst/sec) elapsed = 0:0:48:10 / Thu Apr 12 18:23:17 2018
GPGPU-Sim PTX: 270500000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3297500  inst.: 266377365 (ipc=80.8) sim_rate=92140 (inst/sec) elapsed = 0:0:48:11 / Thu Apr 12 18:23:18 2018
GPGPU-Sim PTX: 270600000 instructions simulated : ctaid=(6,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3298500  inst.: 266431617 (ipc=80.8) sim_rate=92127 (inst/sec) elapsed = 0:0:48:12 / Thu Apr 12 18:23:19 2018
GPGPU-Sim uArch: cycles simulated: 3299500  inst.: 266491940 (ipc=80.8) sim_rate=92116 (inst/sec) elapsed = 0:0:48:13 / Thu Apr 12 18:23:20 2018
GPGPU-Sim PTX: 270700000 instructions simulated : ctaid=(8,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3301000  inst.: 266578094 (ipc=80.8) sim_rate=92114 (inst/sec) elapsed = 0:0:48:14 / Thu Apr 12 18:23:21 2018
GPGPU-Sim PTX: 270800000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3302000  inst.: 266633663 (ipc=80.7) sim_rate=92101 (inst/sec) elapsed = 0:0:48:15 / Thu Apr 12 18:23:22 2018
GPGPU-Sim uArch: cycles simulated: 3303000  inst.: 266691240 (ipc=80.7) sim_rate=92089 (inst/sec) elapsed = 0:0:48:16 / Thu Apr 12 18:23:23 2018
GPGPU-Sim PTX: 270900000 instructions simulated : ctaid=(0,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3304000  inst.: 266751782 (ipc=80.7) sim_rate=92078 (inst/sec) elapsed = 0:0:48:17 / Thu Apr 12 18:23:24 2018
GPGPU-Sim PTX: 271000000 instructions simulated : ctaid=(4,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3305500  inst.: 266840575 (ipc=80.7) sim_rate=92077 (inst/sec) elapsed = 0:0:48:18 / Thu Apr 12 18:23:25 2018
GPGPU-Sim uArch: cycles simulated: 3306500  inst.: 266900536 (ipc=80.7) sim_rate=92066 (inst/sec) elapsed = 0:0:48:19 / Thu Apr 12 18:23:26 2018
GPGPU-Sim PTX: 271100000 instructions simulated : ctaid=(3,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3307500  inst.: 266966002 (ipc=80.7) sim_rate=92057 (inst/sec) elapsed = 0:0:48:20 / Thu Apr 12 18:23:27 2018
GPGPU-Sim PTX: 271200000 instructions simulated : ctaid=(7,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3309000  inst.: 267062065 (ipc=80.7) sim_rate=92058 (inst/sec) elapsed = 0:0:48:21 / Thu Apr 12 18:23:28 2018
GPGPU-Sim uArch: cycles simulated: 3310000  inst.: 267110557 (ipc=80.7) sim_rate=92043 (inst/sec) elapsed = 0:0:48:22 / Thu Apr 12 18:23:29 2018
GPGPU-Sim PTX: 271300000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3311500  inst.: 267200406 (ipc=80.7) sim_rate=92042 (inst/sec) elapsed = 0:0:48:23 / Thu Apr 12 18:23:30 2018
GPGPU-Sim PTX: 271400000 instructions simulated : ctaid=(7,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3312500  inst.: 267264300 (ipc=80.7) sim_rate=92033 (inst/sec) elapsed = 0:0:48:24 / Thu Apr 12 18:23:31 2018
GPGPU-Sim PTX: 271500000 instructions simulated : ctaid=(3,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3313500  inst.: 267325844 (ipc=80.7) sim_rate=92022 (inst/sec) elapsed = 0:0:48:25 / Thu Apr 12 18:23:32 2018
GPGPU-Sim PTX: 271600000 instructions simulated : ctaid=(8,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3315000  inst.: 267424581 (ipc=80.7) sim_rate=92024 (inst/sec) elapsed = 0:0:48:26 / Thu Apr 12 18:23:33 2018
GPGPU-Sim uArch: cycles simulated: 3316000  inst.: 267486380 (ipc=80.7) sim_rate=92014 (inst/sec) elapsed = 0:0:48:27 / Thu Apr 12 18:23:34 2018
GPGPU-Sim PTX: 271700000 instructions simulated : ctaid=(1,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3317000  inst.: 267543282 (ipc=80.7) sim_rate=92002 (inst/sec) elapsed = 0:0:48:28 / Thu Apr 12 18:23:35 2018
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3317496,0), 3 CTAs running
GPGPU-Sim PTX: 271800000 instructions simulated : ctaid=(6,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3318500  inst.: 267622375 (ipc=80.6) sim_rate=91998 (inst/sec) elapsed = 0:0:48:29 / Thu Apr 12 18:23:36 2018
GPGPU-Sim uArch: cycles simulated: 3319500  inst.: 267684952 (ipc=80.6) sim_rate=91987 (inst/sec) elapsed = 0:0:48:30 / Thu Apr 12 18:23:37 2018
GPGPU-Sim PTX: 271900000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3321000  inst.: 267774405 (ipc=80.6) sim_rate=91987 (inst/sec) elapsed = 0:0:48:31 / Thu Apr 12 18:23:38 2018
GPGPU-Sim PTX: 272000000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3322500  inst.: 267861849 (ipc=80.6) sim_rate=91985 (inst/sec) elapsed = 0:0:48:32 / Thu Apr 12 18:23:39 2018
GPGPU-Sim PTX: 272100000 instructions simulated : ctaid=(2,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3323500  inst.: 267917858 (ipc=80.6) sim_rate=91973 (inst/sec) elapsed = 0:0:48:33 / Thu Apr 12 18:23:40 2018
GPGPU-Sim uArch: cycles simulated: 3324500  inst.: 267974550 (ipc=80.6) sim_rate=91961 (inst/sec) elapsed = 0:0:48:34 / Thu Apr 12 18:23:41 2018
GPGPU-Sim PTX: 272200000 instructions simulated : ctaid=(7,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3325500  inst.: 268034837 (ipc=80.6) sim_rate=91950 (inst/sec) elapsed = 0:0:48:35 / Thu Apr 12 18:23:42 2018
GPGPU-Sim PTX: 272300000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3327000  inst.: 268130841 (ipc=80.6) sim_rate=91951 (inst/sec) elapsed = 0:0:48:36 / Thu Apr 12 18:23:43 2018
GPGPU-Sim PTX: 272400000 instructions simulated : ctaid=(6,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3328000  inst.: 268186743 (ipc=80.6) sim_rate=91939 (inst/sec) elapsed = 0:0:48:37 / Thu Apr 12 18:23:44 2018
GPGPU-Sim uArch: cycles simulated: 3329500  inst.: 268266564 (ipc=80.6) sim_rate=91935 (inst/sec) elapsed = 0:0:48:38 / Thu Apr 12 18:23:45 2018
GPGPU-Sim PTX: 272500000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3330500  inst.: 268329663 (ipc=80.6) sim_rate=91925 (inst/sec) elapsed = 0:0:48:39 / Thu Apr 12 18:23:46 2018
GPGPU-Sim PTX: 272600000 instructions simulated : ctaid=(6,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3331500  inst.: 268390187 (ipc=80.6) sim_rate=91914 (inst/sec) elapsed = 0:0:48:40 / Thu Apr 12 18:23:47 2018
GPGPU-Sim uArch: cycles simulated: 3333000  inst.: 268476247 (ipc=80.6) sim_rate=91912 (inst/sec) elapsed = 0:0:48:41 / Thu Apr 12 18:23:48 2018
GPGPU-Sim PTX: 272700000 instructions simulated : ctaid=(2,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3334000  inst.: 268533667 (ipc=80.5) sim_rate=91900 (inst/sec) elapsed = 0:0:48:42 / Thu Apr 12 18:23:49 2018
GPGPU-Sim PTX: 272800000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3335500  inst.: 268626778 (ipc=80.5) sim_rate=91901 (inst/sec) elapsed = 0:0:48:43 / Thu Apr 12 18:23:50 2018
GPGPU-Sim PTX: 272900000 instructions simulated : ctaid=(3,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3336500  inst.: 268686025 (ipc=80.5) sim_rate=91889 (inst/sec) elapsed = 0:0:48:44 / Thu Apr 12 18:23:51 2018
GPGPU-Sim uArch: cycles simulated: 3337500  inst.: 268750638 (ipc=80.5) sim_rate=91880 (inst/sec) elapsed = 0:0:48:45 / Thu Apr 12 18:23:52 2018
GPGPU-Sim PTX: 273000000 instructions simulated : ctaid=(2,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3338500  inst.: 268812881 (ipc=80.5) sim_rate=91870 (inst/sec) elapsed = 0:0:48:46 / Thu Apr 12 18:23:53 2018
GPGPU-Sim PTX: 273100000 instructions simulated : ctaid=(3,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3339500  inst.: 268872485 (ipc=80.5) sim_rate=91859 (inst/sec) elapsed = 0:0:48:47 / Thu Apr 12 18:23:54 2018
GPGPU-Sim PTX: 273200000 instructions simulated : ctaid=(6,1,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3341000  inst.: 268972224 (ipc=80.5) sim_rate=91862 (inst/sec) elapsed = 0:0:48:48 / Thu Apr 12 18:23:55 2018
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3341037,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3342000  inst.: 269031713 (ipc=80.5) sim_rate=91851 (inst/sec) elapsed = 0:0:48:49 / Thu Apr 12 18:23:56 2018
GPGPU-Sim PTX: 273300000 instructions simulated : ctaid=(4,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3343000  inst.: 269088698 (ipc=80.5) sim_rate=91839 (inst/sec) elapsed = 0:0:48:50 / Thu Apr 12 18:23:57 2018
GPGPU-Sim PTX: 273400000 instructions simulated : ctaid=(2,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3344500  inst.: 269180980 (ipc=80.5) sim_rate=91839 (inst/sec) elapsed = 0:0:48:51 / Thu Apr 12 18:23:58 2018
GPGPU-Sim uArch: cycles simulated: 3345500  inst.: 269234957 (ipc=80.5) sim_rate=91826 (inst/sec) elapsed = 0:0:48:52 / Thu Apr 12 18:23:59 2018
GPGPU-Sim PTX: 273500000 instructions simulated : ctaid=(4,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3347000  inst.: 269326148 (ipc=80.5) sim_rate=91826 (inst/sec) elapsed = 0:0:48:53 / Thu Apr 12 18:24:00 2018
GPGPU-Sim PTX: 273600000 instructions simulated : ctaid=(8,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3348000  inst.: 269390778 (ipc=80.5) sim_rate=91816 (inst/sec) elapsed = 0:0:48:54 / Thu Apr 12 18:24:01 2018
GPGPU-Sim PTX: 273700000 instructions simulated : ctaid=(6,0,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3349500  inst.: 269472803 (ipc=80.5) sim_rate=91813 (inst/sec) elapsed = 0:0:48:55 / Thu Apr 12 18:24:02 2018
GPGPU-Sim uArch: cycles simulated: 3350500  inst.: 269526290 (ipc=80.4) sim_rate=91800 (inst/sec) elapsed = 0:0:48:56 / Thu Apr 12 18:24:03 2018
GPGPU-Sim PTX: 273800000 instructions simulated : ctaid=(3,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3352000  inst.: 269635269 (ipc=80.4) sim_rate=91806 (inst/sec) elapsed = 0:0:48:57 / Thu Apr 12 18:24:04 2018
GPGPU-Sim PTX: 273900000 instructions simulated : ctaid=(2,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3353000  inst.: 269690712 (ipc=80.4) sim_rate=91793 (inst/sec) elapsed = 0:0:48:58 / Thu Apr 12 18:24:05 2018
GPGPU-Sim PTX: 274000000 instructions simulated : ctaid=(2,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3354000  inst.: 269751155 (ipc=80.4) sim_rate=91783 (inst/sec) elapsed = 0:0:48:59 / Thu Apr 12 18:24:06 2018
GPGPU-Sim uArch: cycles simulated: 3355500  inst.: 269844019 (ipc=80.4) sim_rate=91783 (inst/sec) elapsed = 0:0:49:00 / Thu Apr 12 18:24:07 2018
GPGPU-Sim PTX: 274100000 instructions simulated : ctaid=(3,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3356500  inst.: 269910647 (ipc=80.4) sim_rate=91775 (inst/sec) elapsed = 0:0:49:01 / Thu Apr 12 18:24:08 2018
GPGPU-Sim PTX: 274200000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3357500  inst.: 269963996 (ipc=80.4) sim_rate=91762 (inst/sec) elapsed = 0:0:49:02 / Thu Apr 12 18:24:09 2018
GPGPU-Sim PTX: 274300000 instructions simulated : ctaid=(8,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3359000  inst.: 270052134 (ipc=80.4) sim_rate=91760 (inst/sec) elapsed = 0:0:49:03 / Thu Apr 12 18:24:10 2018
GPGPU-Sim uArch: cycles simulated: 3360000  inst.: 270117281 (ipc=80.4) sim_rate=91751 (inst/sec) elapsed = 0:0:49:04 / Thu Apr 12 18:24:11 2018
GPGPU-Sim PTX: 274400000 instructions simulated : ctaid=(6,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3361500  inst.: 270206795 (ipc=80.4) sim_rate=91751 (inst/sec) elapsed = 0:0:49:05 / Thu Apr 12 18:24:12 2018
GPGPU-Sim PTX: 274500000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3362500  inst.: 270270318 (ipc=80.4) sim_rate=91741 (inst/sec) elapsed = 0:0:49:06 / Thu Apr 12 18:24:13 2018
GPGPU-Sim uArch: cycles simulated: 3363500  inst.: 270329696 (ipc=80.4) sim_rate=91730 (inst/sec) elapsed = 0:0:49:07 / Thu Apr 12 18:24:14 2018
GPGPU-Sim PTX: 274600000 instructions simulated : ctaid=(1,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3365000  inst.: 270413189 (ipc=80.4) sim_rate=91727 (inst/sec) elapsed = 0:0:49:08 / Thu Apr 12 18:24:15 2018
GPGPU-Sim PTX: 274700000 instructions simulated : ctaid=(7,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3366000  inst.: 270469216 (ipc=80.4) sim_rate=91715 (inst/sec) elapsed = 0:0:49:09 / Thu Apr 12 18:24:16 2018
GPGPU-Sim uArch: cycles simulated: 3367000  inst.: 270522374 (ipc=80.3) sim_rate=91702 (inst/sec) elapsed = 0:0:49:10 / Thu Apr 12 18:24:17 2018
GPGPU-Sim PTX: 274800000 instructions simulated : ctaid=(3,3,0) tid=(3,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3367351,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3368000  inst.: 270577276 (ipc=80.3) sim_rate=91690 (inst/sec) elapsed = 0:0:49:11 / Thu Apr 12 18:24:18 2018
GPGPU-Sim PTX: 274900000 instructions simulated : ctaid=(2,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3369500  inst.: 270661110 (ipc=80.3) sim_rate=91687 (inst/sec) elapsed = 0:0:49:12 / Thu Apr 12 18:24:19 2018
GPGPU-Sim PTX: 275000000 instructions simulated : ctaid=(6,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3371000  inst.: 270750711 (ipc=80.3) sim_rate=91686 (inst/sec) elapsed = 0:0:49:13 / Thu Apr 12 18:24:20 2018
GPGPU-Sim uArch: cycles simulated: 3372000  inst.: 270806168 (ipc=80.3) sim_rate=91674 (inst/sec) elapsed = 0:0:49:14 / Thu Apr 12 18:24:21 2018
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3372069,0), 3 CTAs running
GPGPU-Sim PTX: 275100000 instructions simulated : ctaid=(6,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3373500  inst.: 270881824 (ipc=80.3) sim_rate=91668 (inst/sec) elapsed = 0:0:49:15 / Thu Apr 12 18:24:22 2018
GPGPU-Sim PTX: 275200000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3374500  inst.: 270940987 (ipc=80.3) sim_rate=91657 (inst/sec) elapsed = 0:0:49:16 / Thu Apr 12 18:24:23 2018
GPGPU-Sim uArch: cycles simulated: 3375500  inst.: 270996380 (ipc=80.3) sim_rate=91645 (inst/sec) elapsed = 0:0:49:17 / Thu Apr 12 18:24:24 2018
GPGPU-Sim PTX: 275300000 instructions simulated : ctaid=(4,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3377000  inst.: 271072666 (ipc=80.3) sim_rate=91640 (inst/sec) elapsed = 0:0:49:18 / Thu Apr 12 18:24:25 2018
GPGPU-Sim PTX: 275400000 instructions simulated : ctaid=(7,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3378500  inst.: 271155354 (ipc=80.3) sim_rate=91637 (inst/sec) elapsed = 0:0:49:19 / Thu Apr 12 18:24:26 2018
GPGPU-Sim PTX: 275500000 instructions simulated : ctaid=(6,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3379500  inst.: 271217227 (ipc=80.3) sim_rate=91627 (inst/sec) elapsed = 0:0:49:20 / Thu Apr 12 18:24:27 2018
GPGPU-Sim uArch: cycles simulated: 3380500  inst.: 271266659 (ipc=80.2) sim_rate=91613 (inst/sec) elapsed = 0:0:49:21 / Thu Apr 12 18:24:28 2018
GPGPU-Sim PTX: 275600000 instructions simulated : ctaid=(3,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3382000  inst.: 271350511 (ipc=80.2) sim_rate=91610 (inst/sec) elapsed = 0:0:49:22 / Thu Apr 12 18:24:29 2018
GPGPU-Sim PTX: 275700000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3383000  inst.: 271410122 (ipc=80.2) sim_rate=91599 (inst/sec) elapsed = 0:0:49:23 / Thu Apr 12 18:24:30 2018
GPGPU-Sim uArch: cycles simulated: 3384000  inst.: 271471076 (ipc=80.2) sim_rate=91589 (inst/sec) elapsed = 0:0:49:24 / Thu Apr 12 18:24:31 2018
GPGPU-Sim PTX: 275800000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3385000  inst.: 271529732 (ipc=80.2) sim_rate=91578 (inst/sec) elapsed = 0:0:49:25 / Thu Apr 12 18:24:32 2018
GPGPU-Sim uArch: cycles simulated: 3386000  inst.: 271595304 (ipc=80.2) sim_rate=91569 (inst/sec) elapsed = 0:0:49:26 / Thu Apr 12 18:24:33 2018
GPGPU-Sim PTX: 275900000 instructions simulated : ctaid=(3,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3387500  inst.: 271683795 (ipc=80.2) sim_rate=91568 (inst/sec) elapsed = 0:0:49:27 / Thu Apr 12 18:24:34 2018
GPGPU-Sim PTX: 276000000 instructions simulated : ctaid=(4,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3388500  inst.: 271735340 (ipc=80.2) sim_rate=91555 (inst/sec) elapsed = 0:0:49:28 / Thu Apr 12 18:24:35 2018
GPGPU-Sim PTX: 276100000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3390000  inst.: 271828276 (ipc=80.2) sim_rate=91555 (inst/sec) elapsed = 0:0:49:29 / Thu Apr 12 18:24:36 2018
GPGPU-Sim uArch: cycles simulated: 3391000  inst.: 271890928 (ipc=80.2) sim_rate=91545 (inst/sec) elapsed = 0:0:49:30 / Thu Apr 12 18:24:37 2018
GPGPU-Sim PTX: 276200000 instructions simulated : ctaid=(1,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3392000  inst.: 271953454 (ipc=80.2) sim_rate=91535 (inst/sec) elapsed = 0:0:49:31 / Thu Apr 12 18:24:38 2018
GPGPU-Sim PTX: 276300000 instructions simulated : ctaid=(3,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3393500  inst.: 272038027 (ipc=80.2) sim_rate=91533 (inst/sec) elapsed = 0:0:49:32 / Thu Apr 12 18:24:39 2018
GPGPU-Sim PTX: 276400000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3394500  inst.: 272097605 (ipc=80.2) sim_rate=91522 (inst/sec) elapsed = 0:0:49:33 / Thu Apr 12 18:24:40 2018
GPGPU-Sim uArch: cycles simulated: 3395500  inst.: 272156519 (ipc=80.2) sim_rate=91511 (inst/sec) elapsed = 0:0:49:34 / Thu Apr 12 18:24:41 2018
GPGPU-Sim PTX: 276500000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3396500  inst.: 272208584 (ipc=80.1) sim_rate=91498 (inst/sec) elapsed = 0:0:49:35 / Thu Apr 12 18:24:42 2018
GPGPU-Sim PTX: 276600000 instructions simulated : ctaid=(4,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3398000  inst.: 272307959 (ipc=80.1) sim_rate=91501 (inst/sec) elapsed = 0:0:49:36 / Thu Apr 12 18:24:43 2018
GPGPU-Sim uArch: cycles simulated: 3399000  inst.: 272372641 (ipc=80.1) sim_rate=91492 (inst/sec) elapsed = 0:0:49:37 / Thu Apr 12 18:24:44 2018
GPGPU-Sim PTX: 276700000 instructions simulated : ctaid=(7,5,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3400000  inst.: 272427283 (ipc=80.1) sim_rate=91479 (inst/sec) elapsed = 0:0:49:38 / Thu Apr 12 18:24:45 2018
GPGPU-Sim PTX: 276800000 instructions simulated : ctaid=(6,0,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3401500  inst.: 272510783 (ipc=80.1) sim_rate=91477 (inst/sec) elapsed = 0:0:49:39 / Thu Apr 12 18:24:46 2018
GPGPU-Sim uArch: cycles simulated: 3402500  inst.: 272567079 (ipc=80.1) sim_rate=91465 (inst/sec) elapsed = 0:0:49:40 / Thu Apr 12 18:24:47 2018
GPGPU-Sim PTX: 276900000 instructions simulated : ctaid=(6,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3403500  inst.: 272623425 (ipc=80.1) sim_rate=91453 (inst/sec) elapsed = 0:0:49:41 / Thu Apr 12 18:24:48 2018
GPGPU-Sim PTX: 277000000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3404500  inst.: 272680044 (ipc=80.1) sim_rate=91442 (inst/sec) elapsed = 0:0:49:42 / Thu Apr 12 18:24:49 2018
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3404710,0), 3 CTAs running
GPGPU-Sim PTX: 277100000 instructions simulated : ctaid=(8,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3406000  inst.: 272776288 (ipc=80.1) sim_rate=91443 (inst/sec) elapsed = 0:0:49:43 / Thu Apr 12 18:24:50 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3406903,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3407000  inst.: 272831829 (ipc=80.1) sim_rate=91431 (inst/sec) elapsed = 0:0:49:44 / Thu Apr 12 18:24:51 2018
GPGPU-Sim PTX: 277200000 instructions simulated : ctaid=(2,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3408000  inst.: 272888401 (ipc=80.1) sim_rate=91419 (inst/sec) elapsed = 0:0:49:45 / Thu Apr 12 18:24:52 2018
GPGPU-Sim PTX: 277300000 instructions simulated : ctaid=(1,3,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3409500  inst.: 272973536 (ipc=80.1) sim_rate=91417 (inst/sec) elapsed = 0:0:49:46 / Thu Apr 12 18:24:53 2018
GPGPU-Sim uArch: cycles simulated: 3410500  inst.: 273027799 (ipc=80.1) sim_rate=91405 (inst/sec) elapsed = 0:0:49:47 / Thu Apr 12 18:24:54 2018
GPGPU-Sim PTX: 277400000 instructions simulated : ctaid=(7,0,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3411500  inst.: 273081878 (ipc=80.0) sim_rate=91392 (inst/sec) elapsed = 0:0:49:48 / Thu Apr 12 18:24:55 2018
GPGPU-Sim PTX: 277500000 instructions simulated : ctaid=(6,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3413000  inst.: 273167704 (ipc=80.0) sim_rate=91391 (inst/sec) elapsed = 0:0:49:49 / Thu Apr 12 18:24:56 2018
GPGPU-Sim uArch: cycles simulated: 3414000  inst.: 273231936 (ipc=80.0) sim_rate=91381 (inst/sec) elapsed = 0:0:49:50 / Thu Apr 12 18:24:57 2018
GPGPU-Sim PTX: 277600000 instructions simulated : ctaid=(0,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3415500  inst.: 273322865 (ipc=80.0) sim_rate=91381 (inst/sec) elapsed = 0:0:49:51 / Thu Apr 12 18:24:58 2018
GPGPU-Sim PTX: 277700000 instructions simulated : ctaid=(8,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3416500  inst.: 273377242 (ipc=80.0) sim_rate=91369 (inst/sec) elapsed = 0:0:49:52 / Thu Apr 12 18:24:59 2018
GPGPU-Sim uArch: cycles simulated: 3418000  inst.: 273455564 (ipc=80.0) sim_rate=91365 (inst/sec) elapsed = 0:0:49:53 / Thu Apr 12 18:25:00 2018
GPGPU-Sim PTX: 277800000 instructions simulated : ctaid=(6,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3419000  inst.: 273512729 (ipc=80.0) sim_rate=91353 (inst/sec) elapsed = 0:0:49:54 / Thu Apr 12 18:25:01 2018
GPGPU-Sim PTX: 277900000 instructions simulated : ctaid=(4,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3420500  inst.: 273591153 (ipc=80.0) sim_rate=91349 (inst/sec) elapsed = 0:0:49:55 / Thu Apr 12 18:25:02 2018
GPGPU-Sim uArch: cycles simulated: 3421500  inst.: 273647346 (ipc=80.0) sim_rate=91337 (inst/sec) elapsed = 0:0:49:56 / Thu Apr 12 18:25:03 2018
GPGPU-Sim PTX: 278000000 instructions simulated : ctaid=(6,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3423000  inst.: 273728808 (ipc=80.0) sim_rate=91334 (inst/sec) elapsed = 0:0:49:57 / Thu Apr 12 18:25:04 2018
GPGPU-Sim PTX: 278100000 instructions simulated : ctaid=(2,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3424500  inst.: 273813272 (ipc=80.0) sim_rate=91331 (inst/sec) elapsed = 0:0:49:58 / Thu Apr 12 18:25:05 2018
GPGPU-Sim PTX: 278200000 instructions simulated : ctaid=(2,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3425500  inst.: 273863104 (ipc=79.9) sim_rate=91318 (inst/sec) elapsed = 0:0:49:59 / Thu Apr 12 18:25:06 2018
GPGPU-Sim PTX: 278300000 instructions simulated : ctaid=(5,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3427000  inst.: 273950122 (ipc=79.9) sim_rate=91316 (inst/sec) elapsed = 0:0:50:00 / Thu Apr 12 18:25:07 2018
GPGPU-Sim uArch: cycles simulated: 3428000  inst.: 274010179 (ipc=79.9) sim_rate=91306 (inst/sec) elapsed = 0:0:50:01 / Thu Apr 12 18:25:08 2018
GPGPU-Sim PTX: 278400000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3429000  inst.: 274063000 (ipc=79.9) sim_rate=91293 (inst/sec) elapsed = 0:0:50:02 / Thu Apr 12 18:25:09 2018
GPGPU-Sim uArch: cycles simulated: 3430000  inst.: 274126518 (ipc=79.9) sim_rate=91284 (inst/sec) elapsed = 0:0:50:03 / Thu Apr 12 18:25:10 2018
GPGPU-Sim PTX: 278500000 instructions simulated : ctaid=(6,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3431500  inst.: 274208768 (ipc=79.9) sim_rate=91281 (inst/sec) elapsed = 0:0:50:04 / Thu Apr 12 18:25:11 2018
GPGPU-Sim PTX: 278600000 instructions simulated : ctaid=(4,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3432500  inst.: 274274349 (ipc=79.9) sim_rate=91272 (inst/sec) elapsed = 0:0:50:05 / Thu Apr 12 18:25:12 2018
GPGPU-Sim PTX: 278700000 instructions simulated : ctaid=(6,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3434000  inst.: 274357754 (ipc=79.9) sim_rate=91270 (inst/sec) elapsed = 0:0:50:06 / Thu Apr 12 18:25:13 2018
GPGPU-Sim PTX: 278800000 instructions simulated : ctaid=(1,1,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3435500  inst.: 274446099 (ipc=79.9) sim_rate=91269 (inst/sec) elapsed = 0:0:50:07 / Thu Apr 12 18:25:14 2018
GPGPU-Sim uArch: cycles simulated: 3436500  inst.: 274505919 (ipc=79.9) sim_rate=91258 (inst/sec) elapsed = 0:0:50:08 / Thu Apr 12 18:25:15 2018
GPGPU-Sim PTX: 278900000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3437500  inst.: 274564433 (ipc=79.9) sim_rate=91247 (inst/sec) elapsed = 0:0:50:09 / Thu Apr 12 18:25:16 2018
GPGPU-Sim PTX: 279000000 instructions simulated : ctaid=(7,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3439000  inst.: 274650807 (ipc=79.9) sim_rate=91246 (inst/sec) elapsed = 0:0:50:10 / Thu Apr 12 18:25:17 2018
GPGPU-Sim uArch: cycles simulated: 3440000  inst.: 274713009 (ipc=79.9) sim_rate=91236 (inst/sec) elapsed = 0:0:50:11 / Thu Apr 12 18:25:18 2018
GPGPU-Sim PTX: 279100000 instructions simulated : ctaid=(2,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3441000  inst.: 274769386 (ipc=79.9) sim_rate=91224 (inst/sec) elapsed = 0:0:50:12 / Thu Apr 12 18:25:19 2018
GPGPU-Sim PTX: 279200000 instructions simulated : ctaid=(8,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3442000  inst.: 274828131 (ipc=79.8) sim_rate=91214 (inst/sec) elapsed = 0:0:50:13 / Thu Apr 12 18:25:20 2018
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3442095,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3443000  inst.: 274883782 (ipc=79.8) sim_rate=91202 (inst/sec) elapsed = 0:0:50:14 / Thu Apr 12 18:25:21 2018
GPGPU-Sim PTX: 279300000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3444000  inst.: 274946419 (ipc=79.8) sim_rate=91192 (inst/sec) elapsed = 0:0:50:15 / Thu Apr 12 18:25:22 2018
GPGPU-Sim uArch: cycles simulated: 3445000  inst.: 274996611 (ipc=79.8) sim_rate=91179 (inst/sec) elapsed = 0:0:50:16 / Thu Apr 12 18:25:23 2018
GPGPU-Sim PTX: 279400000 instructions simulated : ctaid=(5,0,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3446350,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3446500  inst.: 275074596 (ipc=79.8) sim_rate=91174 (inst/sec) elapsed = 0:0:50:17 / Thu Apr 12 18:25:24 2018
GPGPU-Sim PTX: 279500000 instructions simulated : ctaid=(2,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3447500  inst.: 275133970 (ipc=79.8) sim_rate=91164 (inst/sec) elapsed = 0:0:50:18 / Thu Apr 12 18:25:25 2018
GPGPU-Sim uArch: cycles simulated: 3448500  inst.: 275192898 (ipc=79.8) sim_rate=91153 (inst/sec) elapsed = 0:0:50:19 / Thu Apr 12 18:25:26 2018
GPGPU-Sim PTX: 279600000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3449500  inst.: 275254290 (ipc=79.8) sim_rate=91143 (inst/sec) elapsed = 0:0:50:20 / Thu Apr 12 18:25:27 2018
GPGPU-Sim uArch: cycles simulated: 3450500  inst.: 275312926 (ipc=79.8) sim_rate=91133 (inst/sec) elapsed = 0:0:50:21 / Thu Apr 12 18:25:28 2018
GPGPU-Sim PTX: 279700000 instructions simulated : ctaid=(4,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3452000  inst.: 275402136 (ipc=79.8) sim_rate=91132 (inst/sec) elapsed = 0:0:50:22 / Thu Apr 12 18:25:29 2018
GPGPU-Sim PTX: 279800000 instructions simulated : ctaid=(1,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3453000  inst.: 275460703 (ipc=79.8) sim_rate=91121 (inst/sec) elapsed = 0:0:50:23 / Thu Apr 12 18:25:30 2018
GPGPU-Sim PTX: 279900000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3454000  inst.: 275515426 (ipc=79.8) sim_rate=91109 (inst/sec) elapsed = 0:0:50:24 / Thu Apr 12 18:25:31 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3454254,0), 3 CTAs running
GPGPU-Sim PTX: 280000000 instructions simulated : ctaid=(7,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3455500  inst.: 275607177 (ipc=79.8) sim_rate=91109 (inst/sec) elapsed = 0:0:50:25 / Thu Apr 12 18:25:32 2018
GPGPU-Sim uArch: cycles simulated: 3456500  inst.: 275665450 (ipc=79.8) sim_rate=91098 (inst/sec) elapsed = 0:0:50:26 / Thu Apr 12 18:25:33 2018
GPGPU-Sim PTX: 280100000 instructions simulated : ctaid=(1,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3457500  inst.: 275727577 (ipc=79.7) sim_rate=91089 (inst/sec) elapsed = 0:0:50:27 / Thu Apr 12 18:25:34 2018
GPGPU-Sim uArch: cycles simulated: 3458500  inst.: 275788118 (ipc=79.7) sim_rate=91079 (inst/sec) elapsed = 0:0:50:28 / Thu Apr 12 18:25:35 2018
GPGPU-Sim PTX: 280200000 instructions simulated : ctaid=(4,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3459500  inst.: 275847575 (ipc=79.7) sim_rate=91068 (inst/sec) elapsed = 0:0:50:29 / Thu Apr 12 18:25:36 2018
GPGPU-Sim PTX: 280300000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3460500  inst.: 275902861 (ipc=79.7) sim_rate=91057 (inst/sec) elapsed = 0:0:50:30 / Thu Apr 12 18:25:37 2018
GPGPU-Sim uArch: cycles simulated: 3461500  inst.: 275958735 (ipc=79.7) sim_rate=91045 (inst/sec) elapsed = 0:0:50:31 / Thu Apr 12 18:25:38 2018
GPGPU-Sim PTX: 280400000 instructions simulated : ctaid=(1,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3462500  inst.: 276009181 (ipc=79.7) sim_rate=91032 (inst/sec) elapsed = 0:0:50:32 / Thu Apr 12 18:25:39 2018
GPGPU-Sim uArch: cycles simulated: 3464000  inst.: 276087234 (ipc=79.7) sim_rate=91027 (inst/sec) elapsed = 0:0:50:33 / Thu Apr 12 18:25:40 2018
GPGPU-Sim PTX: 280500000 instructions simulated : ctaid=(2,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3465000  inst.: 276154299 (ipc=79.7) sim_rate=91019 (inst/sec) elapsed = 0:0:50:34 / Thu Apr 12 18:25:41 2018
GPGPU-Sim PTX: 280600000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3466000  inst.: 276208869 (ipc=79.7) sim_rate=91007 (inst/sec) elapsed = 0:0:50:35 / Thu Apr 12 18:25:42 2018
GPGPU-Sim uArch: cycles simulated: 3467000  inst.: 276261585 (ipc=79.7) sim_rate=90995 (inst/sec) elapsed = 0:0:50:36 / Thu Apr 12 18:25:43 2018
GPGPU-Sim PTX: 280700000 instructions simulated : ctaid=(8,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3468000  inst.: 276314195 (ipc=79.7) sim_rate=90982 (inst/sec) elapsed = 0:0:50:37 / Thu Apr 12 18:25:44 2018
GPGPU-Sim uArch: cycles simulated: 3469000  inst.: 276370797 (ipc=79.7) sim_rate=90971 (inst/sec) elapsed = 0:0:50:38 / Thu Apr 12 18:25:45 2018
GPGPU-Sim PTX: 280800000 instructions simulated : ctaid=(7,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3470000  inst.: 276430539 (ipc=79.7) sim_rate=90961 (inst/sec) elapsed = 0:0:50:39 / Thu Apr 12 18:25:46 2018
GPGPU-Sim PTX: 280900000 instructions simulated : ctaid=(2,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3471500  inst.: 276508320 (ipc=79.7) sim_rate=90956 (inst/sec) elapsed = 0:0:50:40 / Thu Apr 12 18:25:47 2018
GPGPU-Sim uArch: cycles simulated: 3472500  inst.: 276565095 (ipc=79.6) sim_rate=90945 (inst/sec) elapsed = 0:0:50:41 / Thu Apr 12 18:25:48 2018
GPGPU-Sim PTX: 281000000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3472859,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3473500  inst.: 276625536 (ipc=79.6) sim_rate=90935 (inst/sec) elapsed = 0:0:50:42 / Thu Apr 12 18:25:49 2018
GPGPU-Sim uArch: cycles simulated: 3474500  inst.: 276676787 (ipc=79.6) sim_rate=90922 (inst/sec) elapsed = 0:0:50:43 / Thu Apr 12 18:25:50 2018
GPGPU-Sim PTX: 281100000 instructions simulated : ctaid=(3,4,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3475491,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3476000  inst.: 276756611 (ipc=79.6) sim_rate=90918 (inst/sec) elapsed = 0:0:50:44 / Thu Apr 12 18:25:51 2018
GPGPU-Sim PTX: 281200000 instructions simulated : ctaid=(6,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3477000  inst.: 276814339 (ipc=79.6) sim_rate=90907 (inst/sec) elapsed = 0:0:50:45 / Thu Apr 12 18:25:52 2018
GPGPU-Sim PTX: 281300000 instructions simulated : ctaid=(4,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3478500  inst.: 276894983 (ipc=79.6) sim_rate=90904 (inst/sec) elapsed = 0:0:50:46 / Thu Apr 12 18:25:53 2018
GPGPU-Sim uArch: cycles simulated: 3479500  inst.: 276957590 (ipc=79.6) sim_rate=90895 (inst/sec) elapsed = 0:0:50:47 / Thu Apr 12 18:25:54 2018
GPGPU-Sim PTX: 281400000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3480500  inst.: 277011599 (ipc=79.6) sim_rate=90883 (inst/sec) elapsed = 0:0:50:48 / Thu Apr 12 18:25:55 2018
GPGPU-Sim uArch: cycles simulated: 3481500  inst.: 277067407 (ipc=79.6) sim_rate=90871 (inst/sec) elapsed = 0:0:50:49 / Thu Apr 12 18:25:56 2018
GPGPU-Sim PTX: 281500000 instructions simulated : ctaid=(4,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3482500  inst.: 277120905 (ipc=79.6) sim_rate=90859 (inst/sec) elapsed = 0:0:50:50 / Thu Apr 12 18:25:57 2018
GPGPU-Sim PTX: 281600000 instructions simulated : ctaid=(0,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3484000  inst.: 277207368 (ipc=79.6) sim_rate=90857 (inst/sec) elapsed = 0:0:50:51 / Thu Apr 12 18:25:58 2018
GPGPU-Sim PTX: 281700000 instructions simulated : ctaid=(1,6,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3485000  inst.: 277275279 (ipc=79.6) sim_rate=90850 (inst/sec) elapsed = 0:0:50:52 / Thu Apr 12 18:25:59 2018
GPGPU-Sim uArch: cycles simulated: 3486000  inst.: 277327060 (ipc=79.6) sim_rate=90837 (inst/sec) elapsed = 0:0:50:53 / Thu Apr 12 18:26:00 2018
GPGPU-Sim PTX: 281800000 instructions simulated : ctaid=(7,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3487500  inst.: 277422071 (ipc=79.5) sim_rate=90838 (inst/sec) elapsed = 0:0:50:54 / Thu Apr 12 18:26:01 2018
GPGPU-Sim PTX: 281900000 instructions simulated : ctaid=(1,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 3488500  inst.: 277484554 (ipc=79.5) sim_rate=90829 (inst/sec) elapsed = 0:0:50:55 / Thu Apr 12 18:26:02 2018
GPGPU-Sim uArch: cycles simulated: 3489500  inst.: 277546478 (ipc=79.5) sim_rate=90820 (inst/sec) elapsed = 0:0:50:56 / Thu Apr 12 18:26:03 2018
GPGPU-Sim PTX: 282000000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 3491000  inst.: 277621583 (ipc=79.5) sim_rate=90815 (inst/sec) elapsed = 0:0:50:57 / Thu Apr 12 18:26:04 2018
GPGPU-Sim PTX: 282100000 instructions simulated : ctaid=(4,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3492000  inst.: 277678506 (ipc=79.5) sim_rate=90803 (inst/sec) elapsed = 0:0:50:58 / Thu Apr 12 18:26:05 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3492879,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3493000  inst.: 277734516 (ipc=79.5) sim_rate=90792 (inst/sec) elapsed = 0:0:50:59 / Thu Apr 12 18:26:06 2018
GPGPU-Sim PTX: 282200000 instructions simulated : ctaid=(8,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3494500  inst.: 277810383 (ipc=79.5) sim_rate=90787 (inst/sec) elapsed = 0:0:51:00 / Thu Apr 12 18:26:07 2018
GPGPU-Sim PTX: 282300000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3495500  inst.: 277862024 (ipc=79.5) sim_rate=90774 (inst/sec) elapsed = 0:0:51:01 / Thu Apr 12 18:26:08 2018
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3495611,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3497000  inst.: 277942964 (ipc=79.5) sim_rate=90771 (inst/sec) elapsed = 0:0:51:02 / Thu Apr 12 18:26:09 2018
GPGPU-Sim PTX: 282400000 instructions simulated : ctaid=(3,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3498000  inst.: 277994652 (ipc=79.5) sim_rate=90758 (inst/sec) elapsed = 0:0:51:03 / Thu Apr 12 18:26:10 2018
GPGPU-Sim PTX: 282500000 instructions simulated : ctaid=(5,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 3499500  inst.: 278084269 (ipc=79.5) sim_rate=90758 (inst/sec) elapsed = 0:0:51:04 / Thu Apr 12 18:26:11 2018
GPGPU-Sim uArch: cycles simulated: 3500500  inst.: 278138065 (ipc=79.5) sim_rate=90746 (inst/sec) elapsed = 0:0:51:05 / Thu Apr 12 18:26:12 2018
GPGPU-Sim PTX: 282600000 instructions simulated : ctaid=(0,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3502000  inst.: 278210893 (ipc=79.4) sim_rate=90740 (inst/sec) elapsed = 0:0:51:06 / Thu Apr 12 18:26:13 2018
GPGPU-Sim PTX: 282700000 instructions simulated : ctaid=(5,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3503500  inst.: 278297308 (ipc=79.4) sim_rate=90739 (inst/sec) elapsed = 0:0:51:07 / Thu Apr 12 18:26:14 2018
GPGPU-Sim PTX: 282800000 instructions simulated : ctaid=(6,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3504500  inst.: 278354358 (ipc=79.4) sim_rate=90728 (inst/sec) elapsed = 0:0:51:08 / Thu Apr 12 18:26:15 2018
GPGPU-Sim uArch: cycles simulated: 3506000  inst.: 278435268 (ipc=79.4) sim_rate=90725 (inst/sec) elapsed = 0:0:51:09 / Thu Apr 12 18:26:16 2018
GPGPU-Sim PTX: 282900000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3507000  inst.: 278495259 (ipc=79.4) sim_rate=90715 (inst/sec) elapsed = 0:0:51:10 / Thu Apr 12 18:26:17 2018
GPGPU-Sim PTX: 283000000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3508000  inst.: 278542813 (ipc=79.4) sim_rate=90701 (inst/sec) elapsed = 0:0:51:11 / Thu Apr 12 18:26:18 2018
GPGPU-Sim uArch: cycles simulated: 3509500  inst.: 278629935 (ipc=79.4) sim_rate=90699 (inst/sec) elapsed = 0:0:51:12 / Thu Apr 12 18:26:19 2018
GPGPU-Sim PTX: 283100000 instructions simulated : ctaid=(6,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3510500  inst.: 278681369 (ipc=79.4) sim_rate=90687 (inst/sec) elapsed = 0:0:51:13 / Thu Apr 12 18:26:20 2018
GPGPU-Sim PTX: 283200000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3512000  inst.: 278760556 (ipc=79.4) sim_rate=90683 (inst/sec) elapsed = 0:0:51:14 / Thu Apr 12 18:26:21 2018
GPGPU-Sim uArch: cycles simulated: 3513000  inst.: 278813504 (ipc=79.4) sim_rate=90671 (inst/sec) elapsed = 0:0:51:15 / Thu Apr 12 18:26:22 2018
GPGPU-Sim PTX: 283300000 instructions simulated : ctaid=(4,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3514000  inst.: 278879042 (ipc=79.4) sim_rate=90662 (inst/sec) elapsed = 0:0:51:16 / Thu Apr 12 18:26:23 2018
GPGPU-Sim PTX: 283400000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3515000  inst.: 278932830 (ipc=79.4) sim_rate=90650 (inst/sec) elapsed = 0:0:51:17 / Thu Apr 12 18:26:24 2018
GPGPU-Sim uArch: cycles simulated: 3516500  inst.: 279010886 (ipc=79.3) sim_rate=90646 (inst/sec) elapsed = 0:0:51:18 / Thu Apr 12 18:26:25 2018
GPGPU-Sim PTX: 283500000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3517500  inst.: 279070511 (ipc=79.3) sim_rate=90636 (inst/sec) elapsed = 0:0:51:19 / Thu Apr 12 18:26:26 2018
GPGPU-Sim PTX: 283600000 instructions simulated : ctaid=(7,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3519000  inst.: 279159364 (ipc=79.3) sim_rate=90636 (inst/sec) elapsed = 0:0:51:20 / Thu Apr 12 18:26:27 2018
GPGPU-Sim uArch: cycles simulated: 3520000  inst.: 279208486 (ipc=79.3) sim_rate=90622 (inst/sec) elapsed = 0:0:51:21 / Thu Apr 12 18:26:28 2018
GPGPU-Sim PTX: 283700000 instructions simulated : ctaid=(2,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3521000  inst.: 279259778 (ipc=79.3) sim_rate=90609 (inst/sec) elapsed = 0:0:51:22 / Thu Apr 12 18:26:29 2018
GPGPU-Sim PTX: 283800000 instructions simulated : ctaid=(1,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3522500  inst.: 279338665 (ipc=79.3) sim_rate=90606 (inst/sec) elapsed = 0:0:51:23 / Thu Apr 12 18:26:30 2018
GPGPU-Sim uArch: cycles simulated: 3523500  inst.: 279388635 (ipc=79.3) sim_rate=90592 (inst/sec) elapsed = 0:0:51:24 / Thu Apr 12 18:26:31 2018
GPGPU-Sim PTX: 283900000 instructions simulated : ctaid=(2,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3525000  inst.: 279469961 (ipc=79.3) sim_rate=90589 (inst/sec) elapsed = 0:0:51:25 / Thu Apr 12 18:26:32 2018
GPGPU-Sim PTX: 284000000 instructions simulated : ctaid=(3,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3526000  inst.: 279523380 (ipc=79.3) sim_rate=90577 (inst/sec) elapsed = 0:0:51:26 / Thu Apr 12 18:26:33 2018
GPGPU-Sim uArch: cycles simulated: 3527500  inst.: 279597791 (ipc=79.3) sim_rate=90572 (inst/sec) elapsed = 0:0:51:27 / Thu Apr 12 18:26:34 2018
GPGPU-Sim PTX: 284100000 instructions simulated : ctaid=(4,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3528500  inst.: 279658636 (ipc=79.3) sim_rate=90563 (inst/sec) elapsed = 0:0:51:28 / Thu Apr 12 18:26:35 2018
GPGPU-Sim PTX: 284200000 instructions simulated : ctaid=(4,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3530000  inst.: 279743306 (ipc=79.2) sim_rate=90561 (inst/sec) elapsed = 0:0:51:29 / Thu Apr 12 18:26:36 2018
GPGPU-Sim uArch: cycles simulated: 3531000  inst.: 279794507 (ipc=79.2) sim_rate=90548 (inst/sec) elapsed = 0:0:51:30 / Thu Apr 12 18:26:37 2018
GPGPU-Sim PTX: 284300000 instructions simulated : ctaid=(6,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3532500  inst.: 279876076 (ipc=79.2) sim_rate=90545 (inst/sec) elapsed = 0:0:51:31 / Thu Apr 12 18:26:38 2018
GPGPU-Sim PTX: 284400000 instructions simulated : ctaid=(5,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3533500  inst.: 279928147 (ipc=79.2) sim_rate=90533 (inst/sec) elapsed = 0:0:51:32 / Thu Apr 12 18:26:39 2018
GPGPU-Sim PTX: 284500000 instructions simulated : ctaid=(3,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3535000  inst.: 280006979 (ipc=79.2) sim_rate=90529 (inst/sec) elapsed = 0:0:51:33 / Thu Apr 12 18:26:40 2018
GPGPU-Sim uArch: cycles simulated: 3536000  inst.: 280056116 (ipc=79.2) sim_rate=90515 (inst/sec) elapsed = 0:0:51:34 / Thu Apr 12 18:26:41 2018
GPGPU-Sim PTX: 284600000 instructions simulated : ctaid=(6,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3537000  inst.: 280113160 (ipc=79.2) sim_rate=90505 (inst/sec) elapsed = 0:0:51:35 / Thu Apr 12 18:26:42 2018
GPGPU-Sim uArch: cycles simulated: 3538500  inst.: 280188328 (ipc=79.2) sim_rate=90500 (inst/sec) elapsed = 0:0:51:36 / Thu Apr 12 18:26:43 2018
GPGPU-Sim PTX: 284700000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3539500  inst.: 280240837 (ipc=79.2) sim_rate=90487 (inst/sec) elapsed = 0:0:51:37 / Thu Apr 12 18:26:44 2018
GPGPU-Sim PTX: 284800000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3541000  inst.: 280320474 (ipc=79.2) sim_rate=90484 (inst/sec) elapsed = 0:0:51:38 / Thu Apr 12 18:26:45 2018
GPGPU-Sim uArch: cycles simulated: 3542000  inst.: 280375879 (ipc=79.2) sim_rate=90473 (inst/sec) elapsed = 0:0:51:39 / Thu Apr 12 18:26:46 2018
GPGPU-Sim PTX: 284900000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3543500  inst.: 280453019 (ipc=79.1) sim_rate=90468 (inst/sec) elapsed = 0:0:51:40 / Thu Apr 12 18:26:47 2018
GPGPU-Sim PTX: 285000000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3544500  inst.: 280502922 (ipc=79.1) sim_rate=90455 (inst/sec) elapsed = 0:0:51:41 / Thu Apr 12 18:26:48 2018
GPGPU-Sim uArch: cycles simulated: 3546000  inst.: 280586592 (ipc=79.1) sim_rate=90453 (inst/sec) elapsed = 0:0:51:42 / Thu Apr 12 18:26:49 2018
GPGPU-Sim PTX: 285100000 instructions simulated : ctaid=(3,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3547000  inst.: 280640434 (ipc=79.1) sim_rate=90441 (inst/sec) elapsed = 0:0:51:43 / Thu Apr 12 18:26:50 2018
GPGPU-Sim PTX: 285200000 instructions simulated : ctaid=(2,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3548000  inst.: 280690581 (ipc=79.1) sim_rate=90428 (inst/sec) elapsed = 0:0:51:44 / Thu Apr 12 18:26:51 2018
GPGPU-Sim uArch: cycles simulated: 3549000  inst.: 280743313 (ipc=79.1) sim_rate=90416 (inst/sec) elapsed = 0:0:51:45 / Thu Apr 12 18:26:52 2018
GPGPU-Sim PTX: 285300000 instructions simulated : ctaid=(2,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3550500  inst.: 280816310 (ipc=79.1) sim_rate=90410 (inst/sec) elapsed = 0:0:51:46 / Thu Apr 12 18:26:53 2018
GPGPU-Sim uArch: cycles simulated: 3551500  inst.: 280866027 (ipc=79.1) sim_rate=90397 (inst/sec) elapsed = 0:0:51:47 / Thu Apr 12 18:26:54 2018
GPGPU-Sim PTX: 285400000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3553000  inst.: 280946933 (ipc=79.1) sim_rate=90394 (inst/sec) elapsed = 0:0:51:48 / Thu Apr 12 18:26:55 2018
GPGPU-Sim PTX: 285500000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3554000  inst.: 280998140 (ipc=79.1) sim_rate=90382 (inst/sec) elapsed = 0:0:51:49 / Thu Apr 12 18:26:56 2018
GPGPU-Sim uArch: cycles simulated: 3555500  inst.: 281072899 (ipc=79.1) sim_rate=90377 (inst/sec) elapsed = 0:0:51:50 / Thu Apr 12 18:26:57 2018
GPGPU-Sim PTX: 285600000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3556500  inst.: 281119235 (ipc=79.0) sim_rate=90362 (inst/sec) elapsed = 0:0:51:51 / Thu Apr 12 18:26:58 2018
GPGPU-Sim PTX: 285700000 instructions simulated : ctaid=(3,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3558000  inst.: 281201884 (ipc=79.0) sim_rate=90360 (inst/sec) elapsed = 0:0:51:52 / Thu Apr 12 18:26:59 2018
GPGPU-Sim uArch: cycles simulated: 3559000  inst.: 281253416 (ipc=79.0) sim_rate=90348 (inst/sec) elapsed = 0:0:51:53 / Thu Apr 12 18:27:00 2018
GPGPU-Sim PTX: 285800000 instructions simulated : ctaid=(2,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3560000  inst.: 281309531 (ipc=79.0) sim_rate=90337 (inst/sec) elapsed = 0:0:51:54 / Thu Apr 12 18:27:01 2018
GPGPU-Sim PTX: 285900000 instructions simulated : ctaid=(1,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3561500  inst.: 281383192 (ipc=79.0) sim_rate=90331 (inst/sec) elapsed = 0:0:51:55 / Thu Apr 12 18:27:02 2018
GPGPU-Sim uArch: cycles simulated: 3563000  inst.: 281470350 (ipc=79.0) sim_rate=90330 (inst/sec) elapsed = 0:0:51:56 / Thu Apr 12 18:27:03 2018
GPGPU-Sim PTX: 286000000 instructions simulated : ctaid=(2,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3564000  inst.: 281525963 (ipc=79.0) sim_rate=90319 (inst/sec) elapsed = 0:0:51:57 / Thu Apr 12 18:27:04 2018
GPGPU-Sim PTX: 286100000 instructions simulated : ctaid=(2,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3565500  inst.: 281595802 (ipc=79.0) sim_rate=90312 (inst/sec) elapsed = 0:0:51:58 / Thu Apr 12 18:27:05 2018
GPGPU-Sim uArch: cycles simulated: 3566500  inst.: 281646751 (ipc=79.0) sim_rate=90300 (inst/sec) elapsed = 0:0:51:59 / Thu Apr 12 18:27:06 2018
GPGPU-Sim PTX: 286200000 instructions simulated : ctaid=(6,2,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3567123,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3567500  inst.: 281699932 (ipc=79.0) sim_rate=90288 (inst/sec) elapsed = 0:0:52:00 / Thu Apr 12 18:27:07 2018
GPGPU-Sim PTX: 286300000 instructions simulated : ctaid=(5,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3569000  inst.: 281772352 (ipc=78.9) sim_rate=90282 (inst/sec) elapsed = 0:0:52:01 / Thu Apr 12 18:27:08 2018
GPGPU-Sim uArch: cycles simulated: 3570000  inst.: 281819372 (ipc=78.9) sim_rate=90268 (inst/sec) elapsed = 0:0:52:02 / Thu Apr 12 18:27:09 2018
GPGPU-Sim PTX: 286400000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3571000  inst.: 281870972 (ipc=78.9) sim_rate=90256 (inst/sec) elapsed = 0:0:52:03 / Thu Apr 12 18:27:10 2018
GPGPU-Sim uArch: cycles simulated: 3572500  inst.: 281949201 (ipc=78.9) sim_rate=90252 (inst/sec) elapsed = 0:0:52:04 / Thu Apr 12 18:27:11 2018
GPGPU-Sim PTX: 286500000 instructions simulated : ctaid=(3,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3573500  inst.: 281998254 (ipc=78.9) sim_rate=90239 (inst/sec) elapsed = 0:0:52:05 / Thu Apr 12 18:27:12 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3573578,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3574599,0), 3 CTAs running
GPGPU-Sim PTX: 286600000 instructions simulated : ctaid=(2,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3575000  inst.: 282072942 (ipc=78.9) sim_rate=90234 (inst/sec) elapsed = 0:0:52:06 / Thu Apr 12 18:27:13 2018
GPGPU-Sim uArch: cycles simulated: 3576500  inst.: 282155013 (ipc=78.9) sim_rate=90231 (inst/sec) elapsed = 0:0:52:07 / Thu Apr 12 18:27:14 2018
GPGPU-Sim PTX: 286700000 instructions simulated : ctaid=(8,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3578000  inst.: 282229748 (ipc=78.9) sim_rate=90226 (inst/sec) elapsed = 0:0:52:08 / Thu Apr 12 18:27:15 2018
GPGPU-Sim PTX: 286800000 instructions simulated : ctaid=(5,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3579000  inst.: 282283099 (ipc=78.9) sim_rate=90215 (inst/sec) elapsed = 0:0:52:09 / Thu Apr 12 18:27:16 2018
GPGPU-Sim PTX: 286900000 instructions simulated : ctaid=(4,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3580500  inst.: 282355145 (ipc=78.9) sim_rate=90209 (inst/sec) elapsed = 0:0:52:10 / Thu Apr 12 18:27:17 2018
GPGPU-Sim uArch: cycles simulated: 3581500  inst.: 282411235 (ipc=78.9) sim_rate=90198 (inst/sec) elapsed = 0:0:52:11 / Thu Apr 12 18:27:18 2018
GPGPU-Sim PTX: 287000000 instructions simulated : ctaid=(7,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3583000  inst.: 282487680 (ipc=78.8) sim_rate=90194 (inst/sec) elapsed = 0:0:52:12 / Thu Apr 12 18:27:19 2018
GPGPU-Sim PTX: 287100000 instructions simulated : ctaid=(2,0,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3584500  inst.: 282563488 (ipc=78.8) sim_rate=90189 (inst/sec) elapsed = 0:0:52:13 / Thu Apr 12 18:27:20 2018
GPGPU-Sim uArch: cycles simulated: 3585500  inst.: 282611949 (ipc=78.8) sim_rate=90176 (inst/sec) elapsed = 0:0:52:14 / Thu Apr 12 18:27:21 2018
GPGPU-Sim PTX: 287200000 instructions simulated : ctaid=(2,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3587000  inst.: 282691521 (ipc=78.8) sim_rate=90172 (inst/sec) elapsed = 0:0:52:15 / Thu Apr 12 18:27:22 2018
GPGPU-Sim uArch: cycles simulated: 3588000  inst.: 282740821 (ipc=78.8) sim_rate=90159 (inst/sec) elapsed = 0:0:52:16 / Thu Apr 12 18:27:23 2018
GPGPU-Sim PTX: 287300000 instructions simulated : ctaid=(2,5,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3589500  inst.: 282816571 (ipc=78.8) sim_rate=90155 (inst/sec) elapsed = 0:0:52:17 / Thu Apr 12 18:27:24 2018
GPGPU-Sim PTX: 287400000 instructions simulated : ctaid=(7,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3590500  inst.: 282867868 (ipc=78.8) sim_rate=90142 (inst/sec) elapsed = 0:0:52:18 / Thu Apr 12 18:27:25 2018
GPGPU-Sim PTX: 287500000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3592000  inst.: 282948518 (ipc=78.8) sim_rate=90139 (inst/sec) elapsed = 0:0:52:19 / Thu Apr 12 18:27:26 2018
GPGPU-Sim uArch: cycles simulated: 3593000  inst.: 282994526 (ipc=78.8) sim_rate=90125 (inst/sec) elapsed = 0:0:52:20 / Thu Apr 12 18:27:27 2018
GPGPU-Sim PTX: 287600000 instructions simulated : ctaid=(1,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3594500  inst.: 283060078 (ipc=78.7) sim_rate=90117 (inst/sec) elapsed = 0:0:52:21 / Thu Apr 12 18:27:28 2018
GPGPU-Sim PTX: 287700000 instructions simulated : ctaid=(2,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3596000  inst.: 283144419 (ipc=78.7) sim_rate=90115 (inst/sec) elapsed = 0:0:52:22 / Thu Apr 12 18:27:29 2018
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3596440,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3597000  inst.: 283194628 (ipc=78.7) sim_rate=90103 (inst/sec) elapsed = 0:0:52:23 / Thu Apr 12 18:27:30 2018
GPGPU-Sim PTX: 287800000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 3598500  inst.: 283269356 (ipc=78.7) sim_rate=90098 (inst/sec) elapsed = 0:0:52:24 / Thu Apr 12 18:27:31 2018
GPGPU-Sim uArch: cycles simulated: 3599500  inst.: 283323929 (ipc=78.7) sim_rate=90087 (inst/sec) elapsed = 0:0:52:25 / Thu Apr 12 18:27:32 2018
GPGPU-Sim PTX: 287900000 instructions simulated : ctaid=(6,1,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3600428,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3600500  inst.: 283371235 (ipc=78.7) sim_rate=90073 (inst/sec) elapsed = 0:0:52:26 / Thu Apr 12 18:27:33 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3601082,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3601500  inst.: 283418468 (ipc=78.7) sim_rate=90059 (inst/sec) elapsed = 0:0:52:27 / Thu Apr 12 18:27:34 2018
GPGPU-Sim PTX: 288000000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3603000  inst.: 283489749 (ipc=78.7) sim_rate=90053 (inst/sec) elapsed = 0:0:52:28 / Thu Apr 12 18:27:35 2018
GPGPU-Sim PTX: 288100000 instructions simulated : ctaid=(1,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3604500  inst.: 283557880 (ipc=78.7) sim_rate=90046 (inst/sec) elapsed = 0:0:52:29 / Thu Apr 12 18:27:36 2018
GPGPU-Sim PTX: 288200000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3606000  inst.: 283630589 (ipc=78.7) sim_rate=90041 (inst/sec) elapsed = 0:0:52:30 / Thu Apr 12 18:27:37 2018
GPGPU-Sim uArch: cycles simulated: 3607000  inst.: 283678570 (ipc=78.6) sim_rate=90028 (inst/sec) elapsed = 0:0:52:31 / Thu Apr 12 18:27:38 2018
GPGPU-Sim PTX: 288300000 instructions simulated : ctaid=(4,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3608500  inst.: 283750332 (ipc=78.6) sim_rate=90022 (inst/sec) elapsed = 0:0:52:32 / Thu Apr 12 18:27:39 2018
GPGPU-Sim uArch: cycles simulated: 3609500  inst.: 283797299 (ipc=78.6) sim_rate=90008 (inst/sec) elapsed = 0:0:52:33 / Thu Apr 12 18:27:40 2018
GPGPU-Sim PTX: 288400000 instructions simulated : ctaid=(2,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3611000  inst.: 283869476 (ipc=78.6) sim_rate=90003 (inst/sec) elapsed = 0:0:52:34 / Thu Apr 12 18:27:41 2018
GPGPU-Sim PTX: 288500000 instructions simulated : ctaid=(1,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3612500  inst.: 283941241 (ipc=78.6) sim_rate=89997 (inst/sec) elapsed = 0:0:52:35 / Thu Apr 12 18:27:42 2018
GPGPU-Sim uArch: cycles simulated: 3613500  inst.: 283994891 (ipc=78.6) sim_rate=89985 (inst/sec) elapsed = 0:0:52:36 / Thu Apr 12 18:27:43 2018
GPGPU-Sim PTX: 288600000 instructions simulated : ctaid=(1,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3615000  inst.: 284065149 (ipc=78.6) sim_rate=89979 (inst/sec) elapsed = 0:0:52:37 / Thu Apr 12 18:27:44 2018
GPGPU-Sim PTX: 288700000 instructions simulated : ctaid=(3,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3616500  inst.: 284136279 (ipc=78.6) sim_rate=89973 (inst/sec) elapsed = 0:0:52:38 / Thu Apr 12 18:27:45 2018
GPGPU-Sim uArch: cycles simulated: 3617500  inst.: 284179063 (ipc=78.6) sim_rate=89958 (inst/sec) elapsed = 0:0:52:39 / Thu Apr 12 18:27:46 2018
GPGPU-Sim PTX: 288800000 instructions simulated : ctaid=(0,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3619000  inst.: 284256164 (ipc=78.5) sim_rate=89954 (inst/sec) elapsed = 0:0:52:40 / Thu Apr 12 18:27:47 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3619743,0), 2 CTAs running
GPGPU-Sim PTX: 288900000 instructions simulated : ctaid=(8,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3620500  inst.: 284328173 (ipc=78.5) sim_rate=89948 (inst/sec) elapsed = 0:0:52:41 / Thu Apr 12 18:27:48 2018
GPGPU-Sim uArch: cycles simulated: 3621500  inst.: 284375857 (ipc=78.5) sim_rate=89935 (inst/sec) elapsed = 0:0:52:42 / Thu Apr 12 18:27:49 2018
GPGPU-Sim PTX: 289000000 instructions simulated : ctaid=(7,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3623000  inst.: 284459155 (ipc=78.5) sim_rate=89933 (inst/sec) elapsed = 0:0:52:43 / Thu Apr 12 18:27:50 2018
GPGPU-Sim PTX: 289100000 instructions simulated : ctaid=(6,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3624000  inst.: 284507333 (ipc=78.5) sim_rate=89920 (inst/sec) elapsed = 0:0:52:44 / Thu Apr 12 18:27:51 2018
GPGPU-Sim uArch: cycles simulated: 3625500  inst.: 284578876 (ipc=78.5) sim_rate=89914 (inst/sec) elapsed = 0:0:52:45 / Thu Apr 12 18:27:52 2018
GPGPU-Sim PTX: 289200000 instructions simulated : ctaid=(6,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3627000  inst.: 284653106 (ipc=78.5) sim_rate=89909 (inst/sec) elapsed = 0:0:52:46 / Thu Apr 12 18:27:53 2018
GPGPU-Sim PTX: 289300000 instructions simulated : ctaid=(6,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3628000  inst.: 284703783 (ipc=78.5) sim_rate=89896 (inst/sec) elapsed = 0:0:52:47 / Thu Apr 12 18:27:54 2018
GPGPU-Sim uArch: cycles simulated: 3629500  inst.: 284780652 (ipc=78.5) sim_rate=89892 (inst/sec) elapsed = 0:0:52:48 / Thu Apr 12 18:27:55 2018
GPGPU-Sim PTX: 289400000 instructions simulated : ctaid=(6,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3630500  inst.: 284821465 (ipc=78.5) sim_rate=89877 (inst/sec) elapsed = 0:0:52:49 / Thu Apr 12 18:27:56 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3630763,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3632000  inst.: 284891838 (ipc=78.4) sim_rate=89871 (inst/sec) elapsed = 0:0:52:50 / Thu Apr 12 18:27:57 2018
GPGPU-Sim PTX: 289500000 instructions simulated : ctaid=(7,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3633500  inst.: 284960885 (ipc=78.4) sim_rate=89864 (inst/sec) elapsed = 0:0:52:51 / Thu Apr 12 18:27:58 2018
GPGPU-Sim PTX: 289600000 instructions simulated : ctaid=(0,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3635000  inst.: 285037783 (ipc=78.4) sim_rate=89860 (inst/sec) elapsed = 0:0:52:52 / Thu Apr 12 18:27:59 2018
GPGPU-Sim uArch: cycles simulated: 3636000  inst.: 285080087 (ipc=78.4) sim_rate=89845 (inst/sec) elapsed = 0:0:52:53 / Thu Apr 12 18:28:00 2018
GPGPU-Sim PTX: 289700000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 3637500  inst.: 285140889 (ipc=78.4) sim_rate=89836 (inst/sec) elapsed = 0:0:52:54 / Thu Apr 12 18:28:01 2018
GPGPU-Sim PTX: 289800000 instructions simulated : ctaid=(7,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3639000  inst.: 285215850 (ipc=78.4) sim_rate=89831 (inst/sec) elapsed = 0:0:52:55 / Thu Apr 12 18:28:02 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3639536,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3640000  inst.: 285268275 (ipc=78.4) sim_rate=89819 (inst/sec) elapsed = 0:0:52:56 / Thu Apr 12 18:28:03 2018
GPGPU-Sim PTX: 289900000 instructions simulated : ctaid=(3,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3641500  inst.: 285338234 (ipc=78.4) sim_rate=89813 (inst/sec) elapsed = 0:0:52:57 / Thu Apr 12 18:28:04 2018
GPGPU-Sim PTX: 290000000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3643000  inst.: 285399714 (ipc=78.3) sim_rate=89804 (inst/sec) elapsed = 0:0:52:58 / Thu Apr 12 18:28:05 2018
GPGPU-Sim uArch: cycles simulated: 3644500  inst.: 285463391 (ipc=78.3) sim_rate=89796 (inst/sec) elapsed = 0:0:52:59 / Thu Apr 12 18:28:06 2018
GPGPU-Sim PTX: 290100000 instructions simulated : ctaid=(6,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3645500  inst.: 285515955 (ipc=78.3) sim_rate=89784 (inst/sec) elapsed = 0:0:53:00 / Thu Apr 12 18:28:07 2018
GPGPU-Sim PTX: 290200000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 3647000  inst.: 285588590 (ipc=78.3) sim_rate=89779 (inst/sec) elapsed = 0:0:53:01 / Thu Apr 12 18:28:08 2018
GPGPU-Sim uArch: cycles simulated: 3648000  inst.: 285637102 (ipc=78.3) sim_rate=89766 (inst/sec) elapsed = 0:0:53:02 / Thu Apr 12 18:28:09 2018
GPGPU-Sim PTX: 290300000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3649500  inst.: 285715639 (ipc=78.3) sim_rate=89763 (inst/sec) elapsed = 0:0:53:03 / Thu Apr 12 18:28:10 2018
GPGPU-Sim PTX: 290400000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3651000  inst.: 285783875 (ipc=78.3) sim_rate=89756 (inst/sec) elapsed = 0:0:53:04 / Thu Apr 12 18:28:11 2018
GPGPU-Sim uArch: cycles simulated: 3652000  inst.: 285829656 (ipc=78.3) sim_rate=89742 (inst/sec) elapsed = 0:0:53:05 / Thu Apr 12 18:28:12 2018
GPGPU-Sim PTX: 290500000 instructions simulated : ctaid=(6,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3653500  inst.: 285895180 (ipc=78.3) sim_rate=89734 (inst/sec) elapsed = 0:0:53:06 / Thu Apr 12 18:28:13 2018
GPGPU-Sim uArch: cycles simulated: 3654500  inst.: 285941882 (ipc=78.2) sim_rate=89721 (inst/sec) elapsed = 0:0:53:07 / Thu Apr 12 18:28:14 2018
GPGPU-Sim PTX: 290600000 instructions simulated : ctaid=(4,4,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3656000  inst.: 286016132 (ipc=78.2) sim_rate=89716 (inst/sec) elapsed = 0:0:53:08 / Thu Apr 12 18:28:15 2018
GPGPU-Sim PTX: 290700000 instructions simulated : ctaid=(2,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3657500  inst.: 286086510 (ipc=78.2) sim_rate=89710 (inst/sec) elapsed = 0:0:53:09 / Thu Apr 12 18:28:16 2018
GPGPU-Sim uArch: cycles simulated: 3659000  inst.: 286151611 (ipc=78.2) sim_rate=89702 (inst/sec) elapsed = 0:0:53:10 / Thu Apr 12 18:28:17 2018
GPGPU-Sim PTX: 290800000 instructions simulated : ctaid=(6,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 3660500  inst.: 286226048 (ipc=78.2) sim_rate=89697 (inst/sec) elapsed = 0:0:53:11 / Thu Apr 12 18:28:18 2018
GPGPU-Sim PTX: 290900000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3662000  inst.: 286298053 (ipc=78.2) sim_rate=89692 (inst/sec) elapsed = 0:0:53:12 / Thu Apr 12 18:28:19 2018
GPGPU-Sim uArch: cycles simulated: 3663000  inst.: 286337262 (ipc=78.2) sim_rate=89676 (inst/sec) elapsed = 0:0:53:13 / Thu Apr 12 18:28:20 2018
GPGPU-Sim PTX: 291000000 instructions simulated : ctaid=(0,2,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3664500  inst.: 286408252 (ipc=78.2) sim_rate=89670 (inst/sec) elapsed = 0:0:53:14 / Thu Apr 12 18:28:21 2018
GPGPU-Sim PTX: 291100000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3666000  inst.: 286477675 (ipc=78.1) sim_rate=89664 (inst/sec) elapsed = 0:0:53:15 / Thu Apr 12 18:28:22 2018
GPGPU-Sim uArch: cycles simulated: 3667000  inst.: 286519067 (ipc=78.1) sim_rate=89649 (inst/sec) elapsed = 0:0:53:16 / Thu Apr 12 18:28:23 2018
GPGPU-Sim PTX: 291200000 instructions simulated : ctaid=(1,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3668500  inst.: 286586477 (ipc=78.1) sim_rate=89642 (inst/sec) elapsed = 0:0:53:17 / Thu Apr 12 18:28:24 2018
GPGPU-Sim uArch: cycles simulated: 3670000  inst.: 286648637 (ipc=78.1) sim_rate=89633 (inst/sec) elapsed = 0:0:53:18 / Thu Apr 12 18:28:25 2018
GPGPU-Sim PTX: 291300000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3671500  inst.: 286718740 (ipc=78.1) sim_rate=89627 (inst/sec) elapsed = 0:0:53:19 / Thu Apr 12 18:28:26 2018
GPGPU-Sim PTX: 291400000 instructions simulated : ctaid=(1,6,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3672500  inst.: 286765000 (ipc=78.1) sim_rate=89614 (inst/sec) elapsed = 0:0:53:20 / Thu Apr 12 18:28:27 2018
GPGPU-Sim uArch: cycles simulated: 3674000  inst.: 286830465 (ipc=78.1) sim_rate=89606 (inst/sec) elapsed = 0:0:53:21 / Thu Apr 12 18:28:28 2018
GPGPU-Sim PTX: 291500000 instructions simulated : ctaid=(4,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3675000  inst.: 286876042 (ipc=78.1) sim_rate=89592 (inst/sec) elapsed = 0:0:53:22 / Thu Apr 12 18:28:29 2018
GPGPU-Sim PTX: 291600000 instructions simulated : ctaid=(8,6,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3676500  inst.: 286946239 (ipc=78.0) sim_rate=89586 (inst/sec) elapsed = 0:0:53:23 / Thu Apr 12 18:28:30 2018
GPGPU-Sim uArch: cycles simulated: 3677500  inst.: 286995251 (ipc=78.0) sim_rate=89574 (inst/sec) elapsed = 0:0:53:24 / Thu Apr 12 18:28:31 2018
GPGPU-Sim PTX: 291700000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3679000  inst.: 287066323 (ipc=78.0) sim_rate=89568 (inst/sec) elapsed = 0:0:53:25 / Thu Apr 12 18:28:32 2018
GPGPU-Sim uArch: cycles simulated: 3680000  inst.: 287118260 (ipc=78.0) sim_rate=89556 (inst/sec) elapsed = 0:0:53:26 / Thu Apr 12 18:28:33 2018
GPGPU-Sim PTX: 291800000 instructions simulated : ctaid=(2,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3681500  inst.: 287186938 (ipc=78.0) sim_rate=89550 (inst/sec) elapsed = 0:0:53:27 / Thu Apr 12 18:28:34 2018
GPGPU-Sim PTX: 291900000 instructions simulated : ctaid=(2,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 3682500  inst.: 287241737 (ipc=78.0) sim_rate=89539 (inst/sec) elapsed = 0:0:53:28 / Thu Apr 12 18:28:35 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3683484,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3684000  inst.: 287309539 (ipc=78.0) sim_rate=89532 (inst/sec) elapsed = 0:0:53:29 / Thu Apr 12 18:28:36 2018
GPGPU-Sim PTX: 292000000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3685500  inst.: 287374164 (ipc=78.0) sim_rate=89524 (inst/sec) elapsed = 0:0:53:30 / Thu Apr 12 18:28:37 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3686341,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 3686500  inst.: 287413395 (ipc=78.0) sim_rate=89508 (inst/sec) elapsed = 0:0:53:31 / Thu Apr 12 18:28:38 2018
GPGPU-Sim PTX: 292100000 instructions simulated : ctaid=(5,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3688000  inst.: 287481333 (ipc=78.0) sim_rate=89502 (inst/sec) elapsed = 0:0:53:32 / Thu Apr 12 18:28:39 2018
GPGPU-Sim PTX: 292200000 instructions simulated : ctaid=(1,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3689500  inst.: 287556875 (ipc=77.9) sim_rate=89497 (inst/sec) elapsed = 0:0:53:33 / Thu Apr 12 18:28:40 2018
GPGPU-Sim uArch: cycles simulated: 3690500  inst.: 287602956 (ipc=77.9) sim_rate=89484 (inst/sec) elapsed = 0:0:53:34 / Thu Apr 12 18:28:41 2018
GPGPU-Sim PTX: 292300000 instructions simulated : ctaid=(7,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3692000  inst.: 287661157 (ipc=77.9) sim_rate=89474 (inst/sec) elapsed = 0:0:53:35 / Thu Apr 12 18:28:42 2018
GPGPU-Sim uArch: cycles simulated: 3693000  inst.: 287705185 (ipc=77.9) sim_rate=89460 (inst/sec) elapsed = 0:0:53:36 / Thu Apr 12 18:28:43 2018
GPGPU-Sim PTX: 292400000 instructions simulated : ctaid=(5,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3694500  inst.: 287772155 (ipc=77.9) sim_rate=89453 (inst/sec) elapsed = 0:0:53:37 / Thu Apr 12 18:28:44 2018
GPGPU-Sim PTX: 292500000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3696000  inst.: 287838162 (ipc=77.9) sim_rate=89446 (inst/sec) elapsed = 0:0:53:38 / Thu Apr 12 18:28:45 2018
GPGPU-Sim uArch: cycles simulated: 3697000  inst.: 287885584 (ipc=77.9) sim_rate=89433 (inst/sec) elapsed = 0:0:53:39 / Thu Apr 12 18:28:46 2018
GPGPU-Sim PTX: 292600000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3698500  inst.: 287957496 (ipc=77.9) sim_rate=89427 (inst/sec) elapsed = 0:0:53:40 / Thu Apr 12 18:28:47 2018
GPGPU-Sim PTX: 292700000 instructions simulated : ctaid=(4,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3700000  inst.: 288024660 (ipc=77.8) sim_rate=89420 (inst/sec) elapsed = 0:0:53:41 / Thu Apr 12 18:28:48 2018
GPGPU-Sim uArch: cycles simulated: 3701000  inst.: 288075158 (ipc=77.8) sim_rate=89408 (inst/sec) elapsed = 0:0:53:42 / Thu Apr 12 18:28:49 2018
GPGPU-Sim PTX: 292800000 instructions simulated : ctaid=(1,2,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3702500  inst.: 288140523 (ipc=77.8) sim_rate=89401 (inst/sec) elapsed = 0:0:53:43 / Thu Apr 12 18:28:50 2018
GPGPU-Sim uArch: cycles simulated: 3704000  inst.: 288214576 (ipc=77.8) sim_rate=89396 (inst/sec) elapsed = 0:0:53:44 / Thu Apr 12 18:28:51 2018
GPGPU-Sim PTX: 292900000 instructions simulated : ctaid=(2,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3705000  inst.: 288262385 (ipc=77.8) sim_rate=89383 (inst/sec) elapsed = 0:0:53:45 / Thu Apr 12 18:28:52 2018
GPGPU-Sim PTX: 293000000 instructions simulated : ctaid=(8,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 3706500  inst.: 288328374 (ipc=77.8) sim_rate=89376 (inst/sec) elapsed = 0:0:53:46 / Thu Apr 12 18:28:53 2018
GPGPU-Sim uArch: cycles simulated: 3708000  inst.: 288393872 (ipc=77.8) sim_rate=89369 (inst/sec) elapsed = 0:0:53:47 / Thu Apr 12 18:28:54 2018
GPGPU-Sim PTX: 293100000 instructions simulated : ctaid=(5,0,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3709000  inst.: 288443662 (ipc=77.8) sim_rate=89356 (inst/sec) elapsed = 0:0:53:48 / Thu Apr 12 18:28:55 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3709792,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 3710000  inst.: 288490720 (ipc=77.8) sim_rate=89343 (inst/sec) elapsed = 0:0:53:49 / Thu Apr 12 18:28:56 2018
GPGPU-Sim PTX: 293200000 instructions simulated : ctaid=(5,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3711500  inst.: 288559389 (ipc=77.7) sim_rate=89337 (inst/sec) elapsed = 0:0:53:50 / Thu Apr 12 18:28:57 2018
GPGPU-Sim PTX: 293300000 instructions simulated : ctaid=(1,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3712500  inst.: 288608576 (ipc=77.7) sim_rate=89324 (inst/sec) elapsed = 0:0:53:51 / Thu Apr 12 18:28:58 2018
GPGPU-Sim uArch: cycles simulated: 3714000  inst.: 288670227 (ipc=77.7) sim_rate=89316 (inst/sec) elapsed = 0:0:53:52 / Thu Apr 12 18:28:59 2018
GPGPU-Sim PTX: 293400000 instructions simulated : ctaid=(7,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3715500  inst.: 288735014 (ipc=77.7) sim_rate=89308 (inst/sec) elapsed = 0:0:53:53 / Thu Apr 12 18:29:00 2018
GPGPU-Sim PTX: 293500000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3717000  inst.: 288804978 (ipc=77.7) sim_rate=89302 (inst/sec) elapsed = 0:0:53:54 / Thu Apr 12 18:29:01 2018
GPGPU-Sim uArch: cycles simulated: 3718000  inst.: 288841378 (ipc=77.7) sim_rate=89286 (inst/sec) elapsed = 0:0:53:55 / Thu Apr 12 18:29:02 2018
GPGPU-Sim PTX: 293600000 instructions simulated : ctaid=(8,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3719500  inst.: 288905578 (ipc=77.7) sim_rate=89278 (inst/sec) elapsed = 0:0:53:56 / Thu Apr 12 18:29:03 2018
GPGPU-Sim uArch: cycles simulated: 3721000  inst.: 288973067 (ipc=77.7) sim_rate=89271 (inst/sec) elapsed = 0:0:53:57 / Thu Apr 12 18:29:04 2018
GPGPU-Sim PTX: 293700000 instructions simulated : ctaid=(8,6,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 3722500  inst.: 289038648 (ipc=77.6) sim_rate=89264 (inst/sec) elapsed = 0:0:53:58 / Thu Apr 12 18:29:05 2018
GPGPU-Sim uArch: cycles simulated: 3723500  inst.: 289086656 (ipc=77.6) sim_rate=89251 (inst/sec) elapsed = 0:0:53:59 / Thu Apr 12 18:29:06 2018
GPGPU-Sim PTX: 293800000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 3725000  inst.: 289152328 (ipc=77.6) sim_rate=89244 (inst/sec) elapsed = 0:0:54:00 / Thu Apr 12 18:29:07 2018
GPGPU-Sim PTX: 293900000 instructions simulated : ctaid=(8,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3726500  inst.: 289216658 (ipc=77.6) sim_rate=89236 (inst/sec) elapsed = 0:0:54:01 / Thu Apr 12 18:29:08 2018
GPGPU-Sim uArch: cycles simulated: 3728000  inst.: 289285989 (ipc=77.6) sim_rate=89230 (inst/sec) elapsed = 0:0:54:02 / Thu Apr 12 18:29:09 2018
GPGPU-Sim PTX: 294000000 instructions simulated : ctaid=(3,2,0) tid=(1,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3729201,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3729360,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3729500  inst.: 289361645 (ipc=77.6) sim_rate=89226 (inst/sec) elapsed = 0:0:54:03 / Thu Apr 12 18:29:10 2018
GPGPU-Sim PTX: 294100000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3730500  inst.: 289408864 (ipc=77.6) sim_rate=89213 (inst/sec) elapsed = 0:0:54:04 / Thu Apr 12 18:29:11 2018
GPGPU-Sim uArch: cycles simulated: 3732000  inst.: 289476245 (ipc=77.6) sim_rate=89206 (inst/sec) elapsed = 0:0:54:05 / Thu Apr 12 18:29:12 2018
GPGPU-Sim PTX: 294200000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3733500  inst.: 289543994 (ipc=77.6) sim_rate=89200 (inst/sec) elapsed = 0:0:54:06 / Thu Apr 12 18:29:13 2018
GPGPU-Sim PTX: 294300000 instructions simulated : ctaid=(8,4,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3735000  inst.: 289614025 (ipc=77.5) sim_rate=89194 (inst/sec) elapsed = 0:0:54:07 / Thu Apr 12 18:29:14 2018
GPGPU-Sim uArch: cycles simulated: 3736500  inst.: 289674789 (ipc=77.5) sim_rate=89185 (inst/sec) elapsed = 0:0:54:08 / Thu Apr 12 18:29:15 2018
GPGPU-Sim PTX: 294400000 instructions simulated : ctaid=(1,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 3737500  inst.: 289722469 (ipc=77.5) sim_rate=89172 (inst/sec) elapsed = 0:0:54:09 / Thu Apr 12 18:29:16 2018
GPGPU-Sim PTX: 294500000 instructions simulated : ctaid=(6,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3739000  inst.: 289785243 (ipc=77.5) sim_rate=89164 (inst/sec) elapsed = 0:0:54:10 / Thu Apr 12 18:29:17 2018
GPGPU-Sim uArch: cycles simulated: 3740500  inst.: 289851121 (ipc=77.5) sim_rate=89157 (inst/sec) elapsed = 0:0:54:11 / Thu Apr 12 18:29:18 2018
GPGPU-Sim PTX: 294600000 instructions simulated : ctaid=(6,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 3742000  inst.: 289914412 (ipc=77.5) sim_rate=89149 (inst/sec) elapsed = 0:0:54:12 / Thu Apr 12 18:29:19 2018
GPGPU-Sim PTX: 294700000 instructions simulated : ctaid=(6,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3743500  inst.: 289981008 (ipc=77.5) sim_rate=89142 (inst/sec) elapsed = 0:0:54:13 / Thu Apr 12 18:29:20 2018
GPGPU-Sim uArch: cycles simulated: 3745000  inst.: 290043925 (ipc=77.4) sim_rate=89134 (inst/sec) elapsed = 0:0:54:14 / Thu Apr 12 18:29:21 2018
GPGPU-Sim PTX: 294800000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3746000  inst.: 290091136 (ipc=77.4) sim_rate=89121 (inst/sec) elapsed = 0:0:54:15 / Thu Apr 12 18:29:22 2018
GPGPU-Sim uArch: cycles simulated: 3747500  inst.: 290155008 (ipc=77.4) sim_rate=89113 (inst/sec) elapsed = 0:0:54:16 / Thu Apr 12 18:29:23 2018
GPGPU-Sim PTX: 294900000 instructions simulated : ctaid=(7,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3749000  inst.: 290221918 (ipc=77.4) sim_rate=89107 (inst/sec) elapsed = 0:0:54:17 / Thu Apr 12 18:29:24 2018
GPGPU-Sim PTX: 295000000 instructions simulated : ctaid=(5,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3750500  inst.: 290296865 (ipc=77.4) sim_rate=89102 (inst/sec) elapsed = 0:0:54:18 / Thu Apr 12 18:29:25 2018
GPGPU-Sim uArch: cycles simulated: 3752000  inst.: 290353906 (ipc=77.4) sim_rate=89092 (inst/sec) elapsed = 0:0:54:19 / Thu Apr 12 18:29:26 2018
GPGPU-Sim PTX: 295100000 instructions simulated : ctaid=(7,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3753500  inst.: 290410111 (ipc=77.4) sim_rate=89082 (inst/sec) elapsed = 0:0:54:20 / Thu Apr 12 18:29:27 2018
GPGPU-Sim uArch: cycles simulated: 3754500  inst.: 290452341 (ipc=77.4) sim_rate=89068 (inst/sec) elapsed = 0:0:54:21 / Thu Apr 12 18:29:28 2018
GPGPU-Sim PTX: 295200000 instructions simulated : ctaid=(1,1,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3756000  inst.: 290523273 (ipc=77.3) sim_rate=89062 (inst/sec) elapsed = 0:0:54:22 / Thu Apr 12 18:29:29 2018
GPGPU-Sim PTX: 295300000 instructions simulated : ctaid=(4,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3757500  inst.: 290581833 (ipc=77.3) sim_rate=89053 (inst/sec) elapsed = 0:0:54:23 / Thu Apr 12 18:29:30 2018
GPGPU-Sim uArch: cycles simulated: 3759000  inst.: 290646740 (ipc=77.3) sim_rate=89046 (inst/sec) elapsed = 0:0:54:24 / Thu Apr 12 18:29:31 2018
GPGPU-Sim PTX: 295400000 instructions simulated : ctaid=(5,0,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3760000  inst.: 290693639 (ipc=77.3) sim_rate=89033 (inst/sec) elapsed = 0:0:54:25 / Thu Apr 12 18:29:32 2018
GPGPU-Sim PTX: 295500000 instructions simulated : ctaid=(1,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3761500  inst.: 290765401 (ipc=77.3) sim_rate=89027 (inst/sec) elapsed = 0:0:54:26 / Thu Apr 12 18:29:33 2018
GPGPU-Sim uArch: cycles simulated: 3763000  inst.: 290833096 (ipc=77.3) sim_rate=89021 (inst/sec) elapsed = 0:0:54:27 / Thu Apr 12 18:29:34 2018
GPGPU-Sim PTX: 295600000 instructions simulated : ctaid=(6,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3764500  inst.: 290896415 (ipc=77.3) sim_rate=89013 (inst/sec) elapsed = 0:0:54:28 / Thu Apr 12 18:29:35 2018
GPGPU-Sim PTX: 295700000 instructions simulated : ctaid=(4,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 3766000  inst.: 290960548 (ipc=77.3) sim_rate=89005 (inst/sec) elapsed = 0:0:54:29 / Thu Apr 12 18:29:36 2018
GPGPU-Sim uArch: cycles simulated: 3767500  inst.: 291015966 (ipc=77.2) sim_rate=88995 (inst/sec) elapsed = 0:0:54:30 / Thu Apr 12 18:29:37 2018
GPGPU-Sim PTX: 295800000 instructions simulated : ctaid=(6,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3769000  inst.: 291084751 (ipc=77.2) sim_rate=88989 (inst/sec) elapsed = 0:0:54:31 / Thu Apr 12 18:29:38 2018
GPGPU-Sim uArch: cycles simulated: 3770000  inst.: 291122734 (ipc=77.2) sim_rate=88973 (inst/sec) elapsed = 0:0:54:32 / Thu Apr 12 18:29:39 2018
GPGPU-Sim PTX: 295900000 instructions simulated : ctaid=(4,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3771500  inst.: 291190599 (ipc=77.2) sim_rate=88967 (inst/sec) elapsed = 0:0:54:33 / Thu Apr 12 18:29:40 2018
GPGPU-Sim PTX: 296000000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3773000  inst.: 291253681 (ipc=77.2) sim_rate=88959 (inst/sec) elapsed = 0:0:54:34 / Thu Apr 12 18:29:41 2018
GPGPU-Sim uArch: cycles simulated: 3774500  inst.: 291317303 (ipc=77.2) sim_rate=88951 (inst/sec) elapsed = 0:0:54:35 / Thu Apr 12 18:29:42 2018
GPGPU-Sim PTX: 296100000 instructions simulated : ctaid=(5,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3776000  inst.: 291374612 (ipc=77.2) sim_rate=88942 (inst/sec) elapsed = 0:0:54:36 / Thu Apr 12 18:29:43 2018
GPGPU-Sim uArch: cycles simulated: 3777500  inst.: 291434140 (ipc=77.2) sim_rate=88933 (inst/sec) elapsed = 0:0:54:37 / Thu Apr 12 18:29:44 2018
GPGPU-Sim PTX: 296200000 instructions simulated : ctaid=(6,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3779000  inst.: 291487421 (ipc=77.1) sim_rate=88922 (inst/sec) elapsed = 0:0:54:38 / Thu Apr 12 18:29:45 2018
GPGPU-Sim PTX: 296300000 instructions simulated : ctaid=(3,2,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3780423,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3780500  inst.: 291543575 (ipc=77.1) sim_rate=88912 (inst/sec) elapsed = 0:0:54:39 / Thu Apr 12 18:29:46 2018
GPGPU-Sim uArch: cycles simulated: 3782000  inst.: 291603769 (ipc=77.1) sim_rate=88903 (inst/sec) elapsed = 0:0:54:40 / Thu Apr 12 18:29:47 2018
GPGPU-Sim PTX: 296400000 instructions simulated : ctaid=(1,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3783500  inst.: 291660850 (ipc=77.1) sim_rate=88893 (inst/sec) elapsed = 0:0:54:41 / Thu Apr 12 18:29:48 2018
GPGPU-Sim uArch: cycles simulated: 3785000  inst.: 291718602 (ipc=77.1) sim_rate=88884 (inst/sec) elapsed = 0:0:54:42 / Thu Apr 12 18:29:49 2018
GPGPU-Sim PTX: 296500000 instructions simulated : ctaid=(5,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3786500  inst.: 291778593 (ipc=77.1) sim_rate=88875 (inst/sec) elapsed = 0:0:54:43 / Thu Apr 12 18:29:50 2018
GPGPU-Sim uArch: cycles simulated: 3787500  inst.: 291821744 (ipc=77.0) sim_rate=88861 (inst/sec) elapsed = 0:0:54:44 / Thu Apr 12 18:29:51 2018
GPGPU-Sim PTX: 296600000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 3788500  inst.: 291866451 (ipc=77.0) sim_rate=88848 (inst/sec) elapsed = 0:0:54:45 / Thu Apr 12 18:29:52 2018
GPGPU-Sim uArch: cycles simulated: 3790000  inst.: 291922853 (ipc=77.0) sim_rate=88838 (inst/sec) elapsed = 0:0:54:46 / Thu Apr 12 18:29:53 2018
GPGPU-Sim PTX: 296700000 instructions simulated : ctaid=(7,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3791000  inst.: 291952803 (ipc=77.0) sim_rate=88820 (inst/sec) elapsed = 0:0:54:47 / Thu Apr 12 18:29:54 2018
GPGPU-Sim uArch: cycles simulated: 3792500  inst.: 292020753 (ipc=77.0) sim_rate=88814 (inst/sec) elapsed = 0:0:54:48 / Thu Apr 12 18:29:55 2018
GPGPU-Sim PTX: 296800000 instructions simulated : ctaid=(4,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3794000  inst.: 292079406 (ipc=77.0) sim_rate=88804 (inst/sec) elapsed = 0:0:54:49 / Thu Apr 12 18:29:56 2018
GPGPU-Sim PTX: 296900000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3795500  inst.: 292129040 (ipc=77.0) sim_rate=88793 (inst/sec) elapsed = 0:0:54:50 / Thu Apr 12 18:29:57 2018
GPGPU-Sim uArch: cycles simulated: 3797000  inst.: 292194822 (ipc=77.0) sim_rate=88786 (inst/sec) elapsed = 0:0:54:51 / Thu Apr 12 18:29:58 2018
GPGPU-Sim PTX: 297000000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 3798500  inst.: 292259235 (ipc=76.9) sim_rate=88778 (inst/sec) elapsed = 0:0:54:52 / Thu Apr 12 18:29:59 2018
GPGPU-Sim uArch: cycles simulated: 3799500  inst.: 292299546 (ipc=76.9) sim_rate=88763 (inst/sec) elapsed = 0:0:54:53 / Thu Apr 12 18:30:00 2018
GPGPU-Sim PTX: 297100000 instructions simulated : ctaid=(1,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3801000  inst.: 292351061 (ipc=76.9) sim_rate=88752 (inst/sec) elapsed = 0:0:54:54 / Thu Apr 12 18:30:01 2018
GPGPU-Sim uArch: cycles simulated: 3802500  inst.: 292413625 (ipc=76.9) sim_rate=88744 (inst/sec) elapsed = 0:0:54:55 / Thu Apr 12 18:30:02 2018
GPGPU-Sim PTX: 297200000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3804000  inst.: 292470661 (ipc=76.9) sim_rate=88735 (inst/sec) elapsed = 0:0:54:56 / Thu Apr 12 18:30:03 2018
GPGPU-Sim uArch: cycles simulated: 3805000  inst.: 292512800 (ipc=76.9) sim_rate=88720 (inst/sec) elapsed = 0:0:54:57 / Thu Apr 12 18:30:04 2018
GPGPU-Sim PTX: 297300000 instructions simulated : ctaid=(0,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3806500  inst.: 292567332 (ipc=76.9) sim_rate=88710 (inst/sec) elapsed = 0:0:54:58 / Thu Apr 12 18:30:05 2018
GPGPU-Sim PTX: 297400000 instructions simulated : ctaid=(2,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3808000  inst.: 292630035 (ipc=76.8) sim_rate=88702 (inst/sec) elapsed = 0:0:54:59 / Thu Apr 12 18:30:06 2018
GPGPU-Sim uArch: cycles simulated: 3809500  inst.: 292687751 (ipc=76.8) sim_rate=88693 (inst/sec) elapsed = 0:0:55:00 / Thu Apr 12 18:30:07 2018
GPGPU-Sim PTX: 297500000 instructions simulated : ctaid=(3,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 3810500  inst.: 292727152 (ipc=76.8) sim_rate=88678 (inst/sec) elapsed = 0:0:55:01 / Thu Apr 12 18:30:08 2018
GPGPU-Sim uArch: cycles simulated: 3812000  inst.: 292785374 (ipc=76.8) sim_rate=88669 (inst/sec) elapsed = 0:0:55:02 / Thu Apr 12 18:30:09 2018
GPGPU-Sim PTX: 297600000 instructions simulated : ctaid=(3,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 3813500  inst.: 292841910 (ipc=76.8) sim_rate=88659 (inst/sec) elapsed = 0:0:55:03 / Thu Apr 12 18:30:10 2018
GPGPU-Sim uArch: cycles simulated: 3815000  inst.: 292902651 (ipc=76.8) sim_rate=88650 (inst/sec) elapsed = 0:0:55:04 / Thu Apr 12 18:30:11 2018
GPGPU-Sim PTX: 297700000 instructions simulated : ctaid=(2,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3816500  inst.: 292955696 (ipc=76.8) sim_rate=88640 (inst/sec) elapsed = 0:0:55:05 / Thu Apr 12 18:30:12 2018
GPGPU-Sim PTX: 297800000 instructions simulated : ctaid=(2,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 3818000  inst.: 293011666 (ipc=76.7) sim_rate=88630 (inst/sec) elapsed = 0:0:55:06 / Thu Apr 12 18:30:13 2018
GPGPU-Sim uArch: cycles simulated: 3819000  inst.: 293055075 (ipc=76.7) sim_rate=88616 (inst/sec) elapsed = 0:0:55:07 / Thu Apr 12 18:30:14 2018
GPGPU-Sim PTX: 297900000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3820500  inst.: 293115933 (ipc=76.7) sim_rate=88608 (inst/sec) elapsed = 0:0:55:08 / Thu Apr 12 18:30:15 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3820980,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3822000  inst.: 293169065 (ipc=76.7) sim_rate=88597 (inst/sec) elapsed = 0:0:55:09 / Thu Apr 12 18:30:16 2018
GPGPU-Sim PTX: 298000000 instructions simulated : ctaid=(6,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3823500  inst.: 293229809 (ipc=76.7) sim_rate=88589 (inst/sec) elapsed = 0:0:55:10 / Thu Apr 12 18:30:17 2018
GPGPU-Sim uArch: cycles simulated: 3824500  inst.: 293271567 (ipc=76.7) sim_rate=88574 (inst/sec) elapsed = 0:0:55:11 / Thu Apr 12 18:30:18 2018
GPGPU-Sim PTX: 298100000 instructions simulated : ctaid=(0,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3826000  inst.: 293327552 (ipc=76.7) sim_rate=88565 (inst/sec) elapsed = 0:0:55:12 / Thu Apr 12 18:30:19 2018
GPGPU-Sim uArch: cycles simulated: 3827500  inst.: 293382848 (ipc=76.7) sim_rate=88555 (inst/sec) elapsed = 0:0:55:13 / Thu Apr 12 18:30:20 2018
GPGPU-Sim PTX: 298200000 instructions simulated : ctaid=(2,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3829000  inst.: 293442746 (ipc=76.6) sim_rate=88546 (inst/sec) elapsed = 0:0:55:14 / Thu Apr 12 18:30:21 2018
GPGPU-Sim PTX: 298300000 instructions simulated : ctaid=(7,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3830500  inst.: 293503365 (ipc=76.6) sim_rate=88537 (inst/sec) elapsed = 0:0:55:15 / Thu Apr 12 18:30:22 2018
GPGPU-Sim uArch: cycles simulated: 3831500  inst.: 293539372 (ipc=76.6) sim_rate=88522 (inst/sec) elapsed = 0:0:55:16 / Thu Apr 12 18:30:23 2018
GPGPU-Sim PTX: 298400000 instructions simulated : ctaid=(7,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3833000  inst.: 293595210 (ipc=76.6) sim_rate=88512 (inst/sec) elapsed = 0:0:55:17 / Thu Apr 12 18:30:24 2018
GPGPU-Sim uArch: cycles simulated: 3834500  inst.: 293650205 (ipc=76.6) sim_rate=88502 (inst/sec) elapsed = 0:0:55:18 / Thu Apr 12 18:30:25 2018
GPGPU-Sim PTX: 298500000 instructions simulated : ctaid=(8,6,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 3836000  inst.: 293700633 (ipc=76.6) sim_rate=88490 (inst/sec) elapsed = 0:0:55:19 / Thu Apr 12 18:30:26 2018
GPGPU-Sim uArch: cycles simulated: 3837500  inst.: 293755187 (ipc=76.5) sim_rate=88480 (inst/sec) elapsed = 0:0:55:20 / Thu Apr 12 18:30:27 2018
GPGPU-Sim PTX: 298600000 instructions simulated : ctaid=(7,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 3839000  inst.: 293821645 (ipc=76.5) sim_rate=88473 (inst/sec) elapsed = 0:0:55:21 / Thu Apr 12 18:30:28 2018
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3839490,0), 2 CTAs running
GPGPU-Sim PTX: 298700000 instructions simulated : ctaid=(2,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3840500  inst.: 293887103 (ipc=76.5) sim_rate=88466 (inst/sec) elapsed = 0:0:55:22 / Thu Apr 12 18:30:29 2018
GPGPU-Sim uArch: cycles simulated: 3841500  inst.: 293935529 (ipc=76.5) sim_rate=88454 (inst/sec) elapsed = 0:0:55:23 / Thu Apr 12 18:30:30 2018
GPGPU-Sim PTX: 298800000 instructions simulated : ctaid=(3,4,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 3843000  inst.: 293985769 (ipc=76.5) sim_rate=88443 (inst/sec) elapsed = 0:0:55:24 / Thu Apr 12 18:30:31 2018
GPGPU-Sim uArch: cycles simulated: 3844500  inst.: 294043486 (ipc=76.5) sim_rate=88434 (inst/sec) elapsed = 0:0:55:25 / Thu Apr 12 18:30:32 2018
GPGPU-Sim PTX: 298900000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3846000  inst.: 294102694 (ipc=76.5) sim_rate=88425 (inst/sec) elapsed = 0:0:55:26 / Thu Apr 12 18:30:33 2018
GPGPU-Sim uArch: cycles simulated: 3847500  inst.: 294169004 (ipc=76.5) sim_rate=88418 (inst/sec) elapsed = 0:0:55:27 / Thu Apr 12 18:30:34 2018
GPGPU-Sim PTX: 299000000 instructions simulated : ctaid=(3,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3849000  inst.: 294229015 (ipc=76.4) sim_rate=88410 (inst/sec) elapsed = 0:0:55:28 / Thu Apr 12 18:30:35 2018
GPGPU-Sim PTX: 299100000 instructions simulated : ctaid=(3,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 3850500  inst.: 294291407 (ipc=76.4) sim_rate=88402 (inst/sec) elapsed = 0:0:55:29 / Thu Apr 12 18:30:36 2018
GPGPU-Sim uArch: cycles simulated: 3852000  inst.: 294360341 (ipc=76.4) sim_rate=88396 (inst/sec) elapsed = 0:0:55:30 / Thu Apr 12 18:30:37 2018
GPGPU-Sim PTX: 299200000 instructions simulated : ctaid=(6,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3853500  inst.: 294424022 (ipc=76.4) sim_rate=88389 (inst/sec) elapsed = 0:0:55:31 / Thu Apr 12 18:30:38 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3853829,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3854500  inst.: 294461147 (ipc=76.4) sim_rate=88373 (inst/sec) elapsed = 0:0:55:32 / Thu Apr 12 18:30:39 2018
GPGPU-Sim PTX: 299300000 instructions simulated : ctaid=(6,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3856000  inst.: 294522832 (ipc=76.4) sim_rate=88365 (inst/sec) elapsed = 0:0:55:33 / Thu Apr 12 18:30:40 2018
GPGPU-Sim PTX: 299400000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 3858000  inst.: 294606750 (ipc=76.4) sim_rate=88364 (inst/sec) elapsed = 0:0:55:34 / Thu Apr 12 18:30:41 2018
GPGPU-Sim uArch: cycles simulated: 3859000  inst.: 294647828 (ipc=76.4) sim_rate=88350 (inst/sec) elapsed = 0:0:55:35 / Thu Apr 12 18:30:42 2018
GPGPU-Sim PTX: 299500000 instructions simulated : ctaid=(4,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 3860500  inst.: 294706919 (ipc=76.3) sim_rate=88341 (inst/sec) elapsed = 0:0:55:36 / Thu Apr 12 18:30:43 2018
GPGPU-Sim PTX: 299600000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3862000  inst.: 294767947 (ipc=76.3) sim_rate=88333 (inst/sec) elapsed = 0:0:55:37 / Thu Apr 12 18:30:44 2018
GPGPU-Sim uArch: cycles simulated: 3863500  inst.: 294832136 (ipc=76.3) sim_rate=88325 (inst/sec) elapsed = 0:0:55:38 / Thu Apr 12 18:30:45 2018
GPGPU-Sim PTX: 299700000 instructions simulated : ctaid=(8,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3865000  inst.: 294891477 (ipc=76.3) sim_rate=88317 (inst/sec) elapsed = 0:0:55:39 / Thu Apr 12 18:30:46 2018
GPGPU-Sim uArch: cycles simulated: 3866500  inst.: 294949990 (ipc=76.3) sim_rate=88308 (inst/sec) elapsed = 0:0:55:40 / Thu Apr 12 18:30:47 2018
GPGPU-Sim PTX: 299800000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3868000  inst.: 295013817 (ipc=76.3) sim_rate=88301 (inst/sec) elapsed = 0:0:55:41 / Thu Apr 12 18:30:48 2018
GPGPU-Sim PTX: 299900000 instructions simulated : ctaid=(2,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3869500  inst.: 295076078 (ipc=76.3) sim_rate=88293 (inst/sec) elapsed = 0:0:55:42 / Thu Apr 12 18:30:49 2018
GPGPU-Sim uArch: cycles simulated: 3870500  inst.: 295121221 (ipc=76.2) sim_rate=88280 (inst/sec) elapsed = 0:0:55:43 / Thu Apr 12 18:30:50 2018
GPGPU-Sim PTX: 300000000 instructions simulated : ctaid=(7,3,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3871553,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3872000  inst.: 295177198 (ipc=76.2) sim_rate=88270 (inst/sec) elapsed = 0:0:55:44 / Thu Apr 12 18:30:51 2018
GPGPU-Sim uArch: cycles simulated: 3873500  inst.: 295234122 (ipc=76.2) sim_rate=88261 (inst/sec) elapsed = 0:0:55:45 / Thu Apr 12 18:30:52 2018
GPGPU-Sim PTX: 300100000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3875000  inst.: 295297230 (ipc=76.2) sim_rate=88253 (inst/sec) elapsed = 0:0:55:46 / Thu Apr 12 18:30:53 2018
GPGPU-Sim uArch: cycles simulated: 3876000  inst.: 295337687 (ipc=76.2) sim_rate=88239 (inst/sec) elapsed = 0:0:55:47 / Thu Apr 12 18:30:54 2018
GPGPU-Sim PTX: 300200000 instructions simulated : ctaid=(6,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3878000  inst.: 295419823 (ipc=76.2) sim_rate=88237 (inst/sec) elapsed = 0:0:55:48 / Thu Apr 12 18:30:55 2018
GPGPU-Sim PTX: 300300000 instructions simulated : ctaid=(5,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 3879500  inst.: 295478998 (ipc=76.2) sim_rate=88229 (inst/sec) elapsed = 0:0:55:49 / Thu Apr 12 18:30:56 2018
GPGPU-Sim uArch: cycles simulated: 3881000  inst.: 295540489 (ipc=76.2) sim_rate=88221 (inst/sec) elapsed = 0:0:55:50 / Thu Apr 12 18:30:57 2018
GPGPU-Sim PTX: 300400000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3882500  inst.: 295600767 (ipc=76.1) sim_rate=88212 (inst/sec) elapsed = 0:0:55:51 / Thu Apr 12 18:30:58 2018
GPGPU-Sim PTX: 300500000 instructions simulated : ctaid=(2,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3884000  inst.: 295661657 (ipc=76.1) sim_rate=88204 (inst/sec) elapsed = 0:0:55:52 / Thu Apr 12 18:30:59 2018
GPGPU-Sim uArch: cycles simulated: 3885000  inst.: 295700613 (ipc=76.1) sim_rate=88189 (inst/sec) elapsed = 0:0:55:53 / Thu Apr 12 18:31:00 2018
GPGPU-Sim PTX: 300600000 instructions simulated : ctaid=(1,1,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3886137,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3886500  inst.: 295757418 (ipc=76.1) sim_rate=88180 (inst/sec) elapsed = 0:0:55:54 / Thu Apr 12 18:31:01 2018
GPGPU-Sim uArch: cycles simulated: 3888000  inst.: 295816911 (ipc=76.1) sim_rate=88171 (inst/sec) elapsed = 0:0:55:55 / Thu Apr 12 18:31:02 2018
GPGPU-Sim PTX: 300700000 instructions simulated : ctaid=(8,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 3889500  inst.: 295873531 (ipc=76.1) sim_rate=88162 (inst/sec) elapsed = 0:0:55:56 / Thu Apr 12 18:31:03 2018
GPGPU-Sim uArch: cycles simulated: 3891000  inst.: 295937685 (ipc=76.1) sim_rate=88155 (inst/sec) elapsed = 0:0:55:57 / Thu Apr 12 18:31:04 2018
GPGPU-Sim PTX: 300800000 instructions simulated : ctaid=(0,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 3892500  inst.: 295992346 (ipc=76.0) sim_rate=88145 (inst/sec) elapsed = 0:0:55:58 / Thu Apr 12 18:31:05 2018
GPGPU-Sim PTX: 300900000 instructions simulated : ctaid=(6,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 3894000  inst.: 296051637 (ipc=76.0) sim_rate=88136 (inst/sec) elapsed = 0:0:55:59 / Thu Apr 12 18:31:06 2018
GPGPU-Sim uArch: cycles simulated: 3895500  inst.: 296116132 (ipc=76.0) sim_rate=88129 (inst/sec) elapsed = 0:0:56:00 / Thu Apr 12 18:31:07 2018
GPGPU-Sim PTX: 301000000 instructions simulated : ctaid=(5,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 3897000  inst.: 296169043 (ipc=76.0) sim_rate=88119 (inst/sec) elapsed = 0:0:56:01 / Thu Apr 12 18:31:08 2018
GPGPU-Sim uArch: cycles simulated: 3898500  inst.: 296228215 (ipc=76.0) sim_rate=88110 (inst/sec) elapsed = 0:0:56:02 / Thu Apr 12 18:31:09 2018
GPGPU-Sim PTX: 301100000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3900000  inst.: 296289421 (ipc=76.0) sim_rate=88102 (inst/sec) elapsed = 0:0:56:03 / Thu Apr 12 18:31:10 2018
GPGPU-Sim PTX: 301200000 instructions simulated : ctaid=(8,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3901500  inst.: 296351504 (ipc=76.0) sim_rate=88094 (inst/sec) elapsed = 0:0:56:04 / Thu Apr 12 18:31:11 2018
GPGPU-Sim uArch: cycles simulated: 3903000  inst.: 296406631 (ipc=75.9) sim_rate=88085 (inst/sec) elapsed = 0:0:56:05 / Thu Apr 12 18:31:12 2018
GPGPU-Sim PTX: 301300000 instructions simulated : ctaid=(3,4,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 3904500  inst.: 296465163 (ipc=75.9) sim_rate=88076 (inst/sec) elapsed = 0:0:56:06 / Thu Apr 12 18:31:13 2018
GPGPU-Sim PTX: 301400000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 3906000  inst.: 296527307 (ipc=75.9) sim_rate=88068 (inst/sec) elapsed = 0:0:56:07 / Thu Apr 12 18:31:14 2018
GPGPU-Sim uArch: cycles simulated: 3907500  inst.: 296591252 (ipc=75.9) sim_rate=88061 (inst/sec) elapsed = 0:0:56:08 / Thu Apr 12 18:31:15 2018
GPGPU-Sim PTX: 301500000 instructions simulated : ctaid=(6,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3909000  inst.: 296644235 (ipc=75.9) sim_rate=88051 (inst/sec) elapsed = 0:0:56:09 / Thu Apr 12 18:31:16 2018
GPGPU-Sim uArch: cycles simulated: 3910500  inst.: 296706087 (ipc=75.9) sim_rate=88043 (inst/sec) elapsed = 0:0:56:10 / Thu Apr 12 18:31:17 2018
GPGPU-Sim PTX: 301600000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 3912000  inst.: 296769615 (ipc=75.9) sim_rate=88036 (inst/sec) elapsed = 0:0:56:11 / Thu Apr 12 18:31:18 2018
GPGPU-Sim PTX: 301700000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 3913500  inst.: 296831513 (ipc=75.8) sim_rate=88028 (inst/sec) elapsed = 0:0:56:12 / Thu Apr 12 18:31:19 2018
GPGPU-Sim uArch: cycles simulated: 3914500  inst.: 296873095 (ipc=75.8) sim_rate=88014 (inst/sec) elapsed = 0:0:56:13 / Thu Apr 12 18:31:20 2018
GPGPU-Sim PTX: 301800000 instructions simulated : ctaid=(6,2,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 3916000  inst.: 296931882 (ipc=75.8) sim_rate=88005 (inst/sec) elapsed = 0:0:56:14 / Thu Apr 12 18:31:21 2018
GPGPU-Sim uArch: cycles simulated: 3917500  inst.: 296990808 (ipc=75.8) sim_rate=87997 (inst/sec) elapsed = 0:0:56:15 / Thu Apr 12 18:31:22 2018
GPGPU-Sim PTX: 301900000 instructions simulated : ctaid=(7,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 3919000  inst.: 297052616 (ipc=75.8) sim_rate=87989 (inst/sec) elapsed = 0:0:56:16 / Thu Apr 12 18:31:23 2018
GPGPU-Sim PTX: 302000000 instructions simulated : ctaid=(2,0,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 3920500  inst.: 297112525 (ipc=75.8) sim_rate=87981 (inst/sec) elapsed = 0:0:56:17 / Thu Apr 12 18:31:24 2018
GPGPU-Sim uArch: cycles simulated: 3922000  inst.: 297174351 (ipc=75.8) sim_rate=87973 (inst/sec) elapsed = 0:0:56:18 / Thu Apr 12 18:31:25 2018
GPGPU-Sim PTX: 302100000 instructions simulated : ctaid=(3,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 3923500  inst.: 297238381 (ipc=75.8) sim_rate=87966 (inst/sec) elapsed = 0:0:56:19 / Thu Apr 12 18:31:26 2018
GPGPU-Sim uArch: cycles simulated: 3925000  inst.: 297298967 (ipc=75.7) sim_rate=87958 (inst/sec) elapsed = 0:0:56:20 / Thu Apr 12 18:31:27 2018
GPGPU-Sim PTX: 302200000 instructions simulated : ctaid=(8,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 3926000  inst.: 297336876 (ipc=75.7) sim_rate=87943 (inst/sec) elapsed = 0:0:56:21 / Thu Apr 12 18:31:28 2018
GPGPU-Sim uArch: cycles simulated: 3927500  inst.: 297397953 (ipc=75.7) sim_rate=87935 (inst/sec) elapsed = 0:0:56:22 / Thu Apr 12 18:31:29 2018
GPGPU-Sim PTX: 302300000 instructions simulated : ctaid=(2,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3929000  inst.: 297458865 (ipc=75.7) sim_rate=87927 (inst/sec) elapsed = 0:0:56:23 / Thu Apr 12 18:31:30 2018
GPGPU-Sim PTX: 302400000 instructions simulated : ctaid=(6,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3930500  inst.: 297525334 (ipc=75.7) sim_rate=87921 (inst/sec) elapsed = 0:0:56:24 / Thu Apr 12 18:31:31 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3931990,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 3932000  inst.: 297584022 (ipc=75.7) sim_rate=87912 (inst/sec) elapsed = 0:0:56:25 / Thu Apr 12 18:31:32 2018
GPGPU-Sim PTX: 302500000 instructions simulated : ctaid=(2,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3933000  inst.: 297622622 (ipc=75.7) sim_rate=87897 (inst/sec) elapsed = 0:0:56:26 / Thu Apr 12 18:31:33 2018
GPGPU-Sim uArch: cycles simulated: 3934500  inst.: 297681031 (ipc=75.7) sim_rate=87889 (inst/sec) elapsed = 0:0:56:27 / Thu Apr 12 18:31:34 2018
GPGPU-Sim PTX: 302600000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 3936000  inst.: 297743834 (ipc=75.6) sim_rate=87881 (inst/sec) elapsed = 0:0:56:28 / Thu Apr 12 18:31:35 2018
GPGPU-Sim PTX: 302700000 instructions simulated : ctaid=(5,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 3937500  inst.: 297813571 (ipc=75.6) sim_rate=87876 (inst/sec) elapsed = 0:0:56:29 / Thu Apr 12 18:31:36 2018
GPGPU-Sim uArch: cycles simulated: 3939000  inst.: 297866755 (ipc=75.6) sim_rate=87866 (inst/sec) elapsed = 0:0:56:30 / Thu Apr 12 18:31:37 2018
GPGPU-Sim PTX: 302800000 instructions simulated : ctaid=(1,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 3940500  inst.: 297924979 (ipc=75.6) sim_rate=87857 (inst/sec) elapsed = 0:0:56:31 / Thu Apr 12 18:31:38 2018
GPGPU-Sim uArch: cycles simulated: 3942000  inst.: 297981543 (ipc=75.6) sim_rate=87848 (inst/sec) elapsed = 0:0:56:32 / Thu Apr 12 18:31:39 2018
GPGPU-Sim PTX: 302900000 instructions simulated : ctaid=(5,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 3943500  inst.: 298050192 (ipc=75.6) sim_rate=87842 (inst/sec) elapsed = 0:0:56:33 / Thu Apr 12 18:31:40 2018
GPGPU-Sim PTX: 303000000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 3945000  inst.: 298109669 (ipc=75.6) sim_rate=87834 (inst/sec) elapsed = 0:0:56:34 / Thu Apr 12 18:31:41 2018
GPGPU-Sim uArch: cycles simulated: 3946500  inst.: 298168653 (ipc=75.6) sim_rate=87825 (inst/sec) elapsed = 0:0:56:35 / Thu Apr 12 18:31:42 2018
GPGPU-Sim PTX: 303100000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 3948000  inst.: 298228879 (ipc=75.5) sim_rate=87817 (inst/sec) elapsed = 0:0:56:36 / Thu Apr 12 18:31:43 2018
GPGPU-Sim PTX: 303200000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 3949500  inst.: 298291675 (ipc=75.5) sim_rate=87810 (inst/sec) elapsed = 0:0:56:37 / Thu Apr 12 18:31:44 2018
GPGPU-Sim uArch: cycles simulated: 3951000  inst.: 298350283 (ipc=75.5) sim_rate=87801 (inst/sec) elapsed = 0:0:56:38 / Thu Apr 12 18:31:45 2018
GPGPU-Sim PTX: 303300000 instructions simulated : ctaid=(2,2,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 3952500  inst.: 298403373 (ipc=75.5) sim_rate=87791 (inst/sec) elapsed = 0:0:56:39 / Thu Apr 12 18:31:46 2018
GPGPU-Sim PTX: 303400000 instructions simulated : ctaid=(2,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 3954500  inst.: 298479748 (ipc=75.5) sim_rate=87788 (inst/sec) elapsed = 0:0:56:40 / Thu Apr 12 18:31:47 2018
GPGPU-Sim uArch: cycles simulated: 3956000  inst.: 298535264 (ipc=75.5) sim_rate=87778 (inst/sec) elapsed = 0:0:56:41 / Thu Apr 12 18:31:48 2018
GPGPU-Sim PTX: 303500000 instructions simulated : ctaid=(7,6,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3957500  inst.: 298594265 (ipc=75.5) sim_rate=87770 (inst/sec) elapsed = 0:0:56:42 / Thu Apr 12 18:31:49 2018
GPGPU-Sim uArch: cycles simulated: 3959000  inst.: 298650375 (ipc=75.4) sim_rate=87760 (inst/sec) elapsed = 0:0:56:43 / Thu Apr 12 18:31:50 2018
GPGPU-Sim PTX: 303600000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 3960500  inst.: 298710784 (ipc=75.4) sim_rate=87752 (inst/sec) elapsed = 0:0:56:44 / Thu Apr 12 18:31:51 2018
GPGPU-Sim PTX: 303700000 instructions simulated : ctaid=(7,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 3962000  inst.: 298772033 (ipc=75.4) sim_rate=87745 (inst/sec) elapsed = 0:0:56:45 / Thu Apr 12 18:31:52 2018
GPGPU-Sim uArch: cycles simulated: 3963500  inst.: 298835928 (ipc=75.4) sim_rate=87738 (inst/sec) elapsed = 0:0:56:46 / Thu Apr 12 18:31:53 2018
GPGPU-Sim PTX: 303800000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 3965500  inst.: 298902837 (ipc=75.4) sim_rate=87731 (inst/sec) elapsed = 0:0:56:47 / Thu Apr 12 18:31:54 2018
GPGPU-Sim uArch: cycles simulated: 3967000  inst.: 298961923 (ipc=75.4) sim_rate=87723 (inst/sec) elapsed = 0:0:56:48 / Thu Apr 12 18:31:55 2018
GPGPU-Sim PTX: 303900000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 3968000  inst.: 298999844 (ipc=75.4) sim_rate=87708 (inst/sec) elapsed = 0:0:56:49 / Thu Apr 12 18:31:56 2018
GPGPU-Sim PTX: 304000000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 3970000  inst.: 299078834 (ipc=75.3) sim_rate=87706 (inst/sec) elapsed = 0:0:56:50 / Thu Apr 12 18:31:57 2018
GPGPU-Sim uArch: cycles simulated: 3971000  inst.: 299120654 (ipc=75.3) sim_rate=87692 (inst/sec) elapsed = 0:0:56:51 / Thu Apr 12 18:31:58 2018
GPGPU-Sim PTX: 304100000 instructions simulated : ctaid=(2,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 3972500  inst.: 299184730 (ipc=75.3) sim_rate=87686 (inst/sec) elapsed = 0:0:56:52 / Thu Apr 12 18:31:59 2018
GPGPU-Sim uArch: cycles simulated: 3974500  inst.: 299258681 (ipc=75.3) sim_rate=87682 (inst/sec) elapsed = 0:0:56:53 / Thu Apr 12 18:32:00 2018
GPGPU-Sim PTX: 304200000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 3976000  inst.: 299315749 (ipc=75.3) sim_rate=87673 (inst/sec) elapsed = 0:0:56:54 / Thu Apr 12 18:32:01 2018
GPGPU-Sim uArch: cycles simulated: 3977000  inst.: 299357664 (ipc=75.3) sim_rate=87659 (inst/sec) elapsed = 0:0:56:55 / Thu Apr 12 18:32:02 2018
GPGPU-Sim PTX: 304300000 instructions simulated : ctaid=(3,3,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3977335,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 3978500  inst.: 299412308 (ipc=75.3) sim_rate=87649 (inst/sec) elapsed = 0:0:56:56 / Thu Apr 12 18:32:03 2018
GPGPU-Sim PTX: 304400000 instructions simulated : ctaid=(2,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 3980000  inst.: 299471875 (ipc=75.2) sim_rate=87641 (inst/sec) elapsed = 0:0:56:57 / Thu Apr 12 18:32:04 2018
GPGPU-Sim uArch: cycles simulated: 3981500  inst.: 299535018 (ipc=75.2) sim_rate=87634 (inst/sec) elapsed = 0:0:56:58 / Thu Apr 12 18:32:05 2018
GPGPU-Sim PTX: 304500000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 3983000  inst.: 299595633 (ipc=75.2) sim_rate=87626 (inst/sec) elapsed = 0:0:56:59 / Thu Apr 12 18:32:06 2018
GPGPU-Sim PTX: 304600000 instructions simulated : ctaid=(6,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 3984500  inst.: 299651327 (ipc=75.2) sim_rate=87617 (inst/sec) elapsed = 0:0:57:00 / Thu Apr 12 18:32:07 2018
GPGPU-Sim uArch: cycles simulated: 3986000  inst.: 299712359 (ipc=75.2) sim_rate=87609 (inst/sec) elapsed = 0:0:57:01 / Thu Apr 12 18:32:08 2018
GPGPU-Sim PTX: 304700000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 3987500  inst.: 299762161 (ipc=75.2) sim_rate=87598 (inst/sec) elapsed = 0:0:57:02 / Thu Apr 12 18:32:09 2018
GPGPU-Sim PTX: 304800000 instructions simulated : ctaid=(7,5,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 3989500  inst.: 299848593 (ipc=75.2) sim_rate=87598 (inst/sec) elapsed = 0:0:57:03 / Thu Apr 12 18:32:10 2018
GPGPU-Sim uArch: cycles simulated: 3990500  inst.: 299886803 (ipc=75.2) sim_rate=87583 (inst/sec) elapsed = 0:0:57:04 / Thu Apr 12 18:32:11 2018
GPGPU-Sim PTX: 304900000 instructions simulated : ctaid=(6,0,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 3992500  inst.: 299960491 (ipc=75.1) sim_rate=87579 (inst/sec) elapsed = 0:0:57:05 / Thu Apr 12 18:32:12 2018
GPGPU-Sim uArch: cycles simulated: 3993500  inst.: 300002993 (ipc=75.1) sim_rate=87566 (inst/sec) elapsed = 0:0:57:06 / Thu Apr 12 18:32:13 2018
GPGPU-Sim PTX: 305000000 instructions simulated : ctaid=(7,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 3995500  inst.: 300078915 (ipc=75.1) sim_rate=87563 (inst/sec) elapsed = 0:0:57:07 / Thu Apr 12 18:32:14 2018
GPGPU-Sim uArch: cycles simulated: 3997000  inst.: 300137116 (ipc=75.1) sim_rate=87554 (inst/sec) elapsed = 0:0:57:08 / Thu Apr 12 18:32:15 2018
GPGPU-Sim PTX: 305100000 instructions simulated : ctaid=(5,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 3998500  inst.: 300188486 (ipc=75.1) sim_rate=87544 (inst/sec) elapsed = 0:0:57:09 / Thu Apr 12 18:32:16 2018
GPGPU-Sim PTX: 305200000 instructions simulated : ctaid=(7,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4000000  inst.: 300248168 (ipc=75.1) sim_rate=87535 (inst/sec) elapsed = 0:0:57:10 / Thu Apr 12 18:32:17 2018
GPGPU-Sim uArch: cycles simulated: 4001500  inst.: 300307121 (ipc=75.0) sim_rate=87527 (inst/sec) elapsed = 0:0:57:11 / Thu Apr 12 18:32:18 2018
GPGPU-Sim PTX: 305300000 instructions simulated : ctaid=(8,5,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4002924,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4003000  inst.: 300362949 (ipc=75.0) sim_rate=87518 (inst/sec) elapsed = 0:0:57:12 / Thu Apr 12 18:32:19 2018
GPGPU-Sim uArch: cycles simulated: 4004500  inst.: 300417681 (ipc=75.0) sim_rate=87508 (inst/sec) elapsed = 0:0:57:13 / Thu Apr 12 18:32:20 2018
GPGPU-Sim PTX: 305400000 instructions simulated : ctaid=(7,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4006500  inst.: 300491615 (ipc=75.0) sim_rate=87504 (inst/sec) elapsed = 0:0:57:14 / Thu Apr 12 18:32:21 2018
GPGPU-Sim PTX: 305500000 instructions simulated : ctaid=(3,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4008000  inst.: 300552392 (ipc=75.0) sim_rate=87497 (inst/sec) elapsed = 0:0:57:15 / Thu Apr 12 18:32:22 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4008819,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4009500  inst.: 300602346 (ipc=75.0) sim_rate=87486 (inst/sec) elapsed = 0:0:57:16 / Thu Apr 12 18:32:23 2018
GPGPU-Sim PTX: 305600000 instructions simulated : ctaid=(2,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4010500  inst.: 300637894 (ipc=75.0) sim_rate=87471 (inst/sec) elapsed = 0:0:57:17 / Thu Apr 12 18:32:24 2018
GPGPU-Sim uArch: cycles simulated: 4012000  inst.: 300685844 (ipc=74.9) sim_rate=87459 (inst/sec) elapsed = 0:0:57:18 / Thu Apr 12 18:32:25 2018
GPGPU-Sim PTX: 305700000 instructions simulated : ctaid=(5,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 4013500  inst.: 300739708 (ipc=74.9) sim_rate=87449 (inst/sec) elapsed = 0:0:57:19 / Thu Apr 12 18:32:26 2018
GPGPU-Sim uArch: cycles simulated: 4015000  inst.: 300795130 (ipc=74.9) sim_rate=87440 (inst/sec) elapsed = 0:0:57:20 / Thu Apr 12 18:32:27 2018
GPGPU-Sim PTX: 305800000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4016500  inst.: 300844365 (ipc=74.9) sim_rate=87429 (inst/sec) elapsed = 0:0:57:21 / Thu Apr 12 18:32:28 2018
GPGPU-Sim uArch: cycles simulated: 4018000  inst.: 300894721 (ipc=74.9) sim_rate=87418 (inst/sec) elapsed = 0:0:57:22 / Thu Apr 12 18:32:29 2018
GPGPU-Sim PTX: 305900000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 4019500  inst.: 300945587 (ipc=74.9) sim_rate=87407 (inst/sec) elapsed = 0:0:57:23 / Thu Apr 12 18:32:30 2018
GPGPU-Sim uArch: cycles simulated: 4021000  inst.: 301005640 (ipc=74.9) sim_rate=87400 (inst/sec) elapsed = 0:0:57:24 / Thu Apr 12 18:32:31 2018
GPGPU-Sim PTX: 306000000 instructions simulated : ctaid=(2,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4022500  inst.: 301061436 (ipc=74.8) sim_rate=87390 (inst/sec) elapsed = 0:0:57:25 / Thu Apr 12 18:32:32 2018
GPGPU-Sim PTX: 306100000 instructions simulated : ctaid=(7,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4024500  inst.: 301134260 (ipc=74.8) sim_rate=87386 (inst/sec) elapsed = 0:0:57:26 / Thu Apr 12 18:32:33 2018
GPGPU-Sim uArch: cycles simulated: 4026000  inst.: 301180467 (ipc=74.8) sim_rate=87374 (inst/sec) elapsed = 0:0:57:27 / Thu Apr 12 18:32:34 2018
GPGPU-Sim PTX: 306200000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4027500  inst.: 301234218 (ipc=74.8) sim_rate=87364 (inst/sec) elapsed = 0:0:57:28 / Thu Apr 12 18:32:35 2018
GPGPU-Sim uArch: cycles simulated: 4029000  inst.: 301288671 (ipc=74.8) sim_rate=87355 (inst/sec) elapsed = 0:0:57:29 / Thu Apr 12 18:32:36 2018
GPGPU-Sim PTX: 306300000 instructions simulated : ctaid=(3,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4030500  inst.: 301343111 (ipc=74.8) sim_rate=87345 (inst/sec) elapsed = 0:0:57:30 / Thu Apr 12 18:32:37 2018
GPGPU-Sim uArch: cycles simulated: 4032000  inst.: 301395618 (ipc=74.8) sim_rate=87335 (inst/sec) elapsed = 0:0:57:31 / Thu Apr 12 18:32:38 2018
GPGPU-Sim PTX: 306400000 instructions simulated : ctaid=(4,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4033500  inst.: 301447925 (ipc=74.7) sim_rate=87325 (inst/sec) elapsed = 0:0:57:32 / Thu Apr 12 18:32:39 2018
GPGPU-Sim uArch: cycles simulated: 4035000  inst.: 301502295 (ipc=74.7) sim_rate=87316 (inst/sec) elapsed = 0:0:57:33 / Thu Apr 12 18:32:40 2018
GPGPU-Sim PTX: 306500000 instructions simulated : ctaid=(8,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4036500  inst.: 301557638 (ipc=74.7) sim_rate=87306 (inst/sec) elapsed = 0:0:57:34 / Thu Apr 12 18:32:41 2018
GPGPU-Sim PTX: 306600000 instructions simulated : ctaid=(1,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4038000  inst.: 301612735 (ipc=74.7) sim_rate=87297 (inst/sec) elapsed = 0:0:57:35 / Thu Apr 12 18:32:42 2018
GPGPU-Sim uArch: cycles simulated: 4039500  inst.: 301668085 (ipc=74.7) sim_rate=87288 (inst/sec) elapsed = 0:0:57:36 / Thu Apr 12 18:32:43 2018
GPGPU-Sim PTX: 306700000 instructions simulated : ctaid=(3,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4040500  inst.: 301704868 (ipc=74.7) sim_rate=87273 (inst/sec) elapsed = 0:0:57:37 / Thu Apr 12 18:32:44 2018
GPGPU-Sim uArch: cycles simulated: 4042500  inst.: 301770093 (ipc=74.6) sim_rate=87267 (inst/sec) elapsed = 0:0:57:38 / Thu Apr 12 18:32:45 2018
GPGPU-Sim PTX: 306800000 instructions simulated : ctaid=(3,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4043500  inst.: 301810217 (ipc=74.6) sim_rate=87253 (inst/sec) elapsed = 0:0:57:39 / Thu Apr 12 18:32:46 2018
GPGPU-Sim uArch: cycles simulated: 4045000  inst.: 301854039 (ipc=74.6) sim_rate=87241 (inst/sec) elapsed = 0:0:57:40 / Thu Apr 12 18:32:47 2018
GPGPU-Sim PTX: 306900000 instructions simulated : ctaid=(2,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4046500  inst.: 301911855 (ipc=74.6) sim_rate=87232 (inst/sec) elapsed = 0:0:57:41 / Thu Apr 12 18:32:48 2018
GPGPU-Sim uArch: cycles simulated: 4048500  inst.: 301984026 (ipc=74.6) sim_rate=87228 (inst/sec) elapsed = 0:0:57:42 / Thu Apr 12 18:32:49 2018
GPGPU-Sim PTX: 307000000 instructions simulated : ctaid=(6,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4050000  inst.: 302034218 (ipc=74.6) sim_rate=87217 (inst/sec) elapsed = 0:0:57:43 / Thu Apr 12 18:32:50 2018
GPGPU-Sim uArch: cycles simulated: 4051500  inst.: 302086371 (ipc=74.6) sim_rate=87207 (inst/sec) elapsed = 0:0:57:44 / Thu Apr 12 18:32:51 2018
GPGPU-Sim PTX: 307100000 instructions simulated : ctaid=(4,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4053000  inst.: 302135214 (ipc=74.5) sim_rate=87196 (inst/sec) elapsed = 0:0:57:45 / Thu Apr 12 18:32:52 2018
GPGPU-Sim uArch: cycles simulated: 4054500  inst.: 302188185 (ipc=74.5) sim_rate=87186 (inst/sec) elapsed = 0:0:57:46 / Thu Apr 12 18:32:53 2018
GPGPU-Sim PTX: 307200000 instructions simulated : ctaid=(2,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4056000  inst.: 302240995 (ipc=74.5) sim_rate=87176 (inst/sec) elapsed = 0:0:57:47 / Thu Apr 12 18:32:54 2018
GPGPU-Sim PTX: 307300000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 4057500  inst.: 302294208 (ipc=74.5) sim_rate=87166 (inst/sec) elapsed = 0:0:57:48 / Thu Apr 12 18:32:55 2018
GPGPU-Sim uArch: cycles simulated: 4059500  inst.: 302360389 (ipc=74.5) sim_rate=87160 (inst/sec) elapsed = 0:0:57:49 / Thu Apr 12 18:32:56 2018
GPGPU-Sim PTX: 307400000 instructions simulated : ctaid=(6,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4061000  inst.: 302408230 (ipc=74.5) sim_rate=87149 (inst/sec) elapsed = 0:0:57:50 / Thu Apr 12 18:32:57 2018
GPGPU-Sim uArch: cycles simulated: 4062500  inst.: 302458423 (ipc=74.5) sim_rate=87138 (inst/sec) elapsed = 0:0:57:51 / Thu Apr 12 18:32:58 2018
GPGPU-Sim PTX: 307500000 instructions simulated : ctaid=(6,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4064000  inst.: 302509518 (ipc=74.4) sim_rate=87128 (inst/sec) elapsed = 0:0:57:52 / Thu Apr 12 18:32:59 2018
GPGPU-Sim uArch: cycles simulated: 4066000  inst.: 302576149 (ipc=74.4) sim_rate=87122 (inst/sec) elapsed = 0:0:57:53 / Thu Apr 12 18:33:00 2018
GPGPU-Sim PTX: 307600000 instructions simulated : ctaid=(3,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4067500  inst.: 302630946 (ipc=74.4) sim_rate=87113 (inst/sec) elapsed = 0:0:57:54 / Thu Apr 12 18:33:01 2018
GPGPU-Sim PTX: 307700000 instructions simulated : ctaid=(7,7,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4069000  inst.: 302678296 (ipc=74.4) sim_rate=87101 (inst/sec) elapsed = 0:0:57:55 / Thu Apr 12 18:33:02 2018
GPGPU-Sim uArch: cycles simulated: 4070500  inst.: 302733545 (ipc=74.4) sim_rate=87092 (inst/sec) elapsed = 0:0:57:56 / Thu Apr 12 18:33:03 2018
GPGPU-Sim PTX: 307800000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4072500  inst.: 302801931 (ipc=74.4) sim_rate=87087 (inst/sec) elapsed = 0:0:57:57 / Thu Apr 12 18:33:04 2018
GPGPU-Sim uArch: cycles simulated: 4074000  inst.: 302851686 (ipc=74.3) sim_rate=87076 (inst/sec) elapsed = 0:0:57:58 / Thu Apr 12 18:33:05 2018
GPGPU-Sim PTX: 307900000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4075500  inst.: 302897667 (ipc=74.3) sim_rate=87064 (inst/sec) elapsed = 0:0:57:59 / Thu Apr 12 18:33:06 2018
GPGPU-Sim uArch: cycles simulated: 4077000  inst.: 302948237 (ipc=74.3) sim_rate=87054 (inst/sec) elapsed = 0:0:58:00 / Thu Apr 12 18:33:07 2018
GPGPU-Sim PTX: 308000000 instructions simulated : ctaid=(2,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 4078500  inst.: 303002030 (ipc=74.3) sim_rate=87044 (inst/sec) elapsed = 0:0:58:01 / Thu Apr 12 18:33:08 2018
GPGPU-Sim uArch: cycles simulated: 4080500  inst.: 303058529 (ipc=74.3) sim_rate=87035 (inst/sec) elapsed = 0:0:58:02 / Thu Apr 12 18:33:09 2018
GPGPU-Sim PTX: 308100000 instructions simulated : ctaid=(8,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4082000  inst.: 303111291 (ipc=74.3) sim_rate=87025 (inst/sec) elapsed = 0:0:58:03 / Thu Apr 12 18:33:10 2018
GPGPU-Sim uArch: cycles simulated: 4083500  inst.: 303162016 (ipc=74.2) sim_rate=87015 (inst/sec) elapsed = 0:0:58:04 / Thu Apr 12 18:33:11 2018
GPGPU-Sim PTX: 308200000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4085000  inst.: 303218604 (ipc=74.2) sim_rate=87006 (inst/sec) elapsed = 0:0:58:05 / Thu Apr 12 18:33:12 2018
GPGPU-Sim PTX: 308300000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4086500  inst.: 303268057 (ipc=74.2) sim_rate=86996 (inst/sec) elapsed = 0:0:58:06 / Thu Apr 12 18:33:13 2018
GPGPU-Sim uArch: cycles simulated: 4088000  inst.: 303316167 (ipc=74.2) sim_rate=86984 (inst/sec) elapsed = 0:0:58:07 / Thu Apr 12 18:33:14 2018
GPGPU-Sim PTX: 308400000 instructions simulated : ctaid=(6,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4090000  inst.: 303385130 (ipc=74.2) sim_rate=86979 (inst/sec) elapsed = 0:0:58:08 / Thu Apr 12 18:33:15 2018
GPGPU-Sim uArch: cycles simulated: 4091500  inst.: 303434039 (ipc=74.2) sim_rate=86968 (inst/sec) elapsed = 0:0:58:09 / Thu Apr 12 18:33:16 2018
GPGPU-Sim PTX: 308500000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 4093000  inst.: 303484067 (ipc=74.1) sim_rate=86958 (inst/sec) elapsed = 0:0:58:10 / Thu Apr 12 18:33:17 2018
GPGPU-Sim uArch: cycles simulated: 4094500  inst.: 303532783 (ipc=74.1) sim_rate=86947 (inst/sec) elapsed = 0:0:58:11 / Thu Apr 12 18:33:18 2018
GPGPU-Sim PTX: 308600000 instructions simulated : ctaid=(3,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4096000  inst.: 303583034 (ipc=74.1) sim_rate=86936 (inst/sec) elapsed = 0:0:58:12 / Thu Apr 12 18:33:19 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4097895,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4098000  inst.: 303647470 (ipc=74.1) sim_rate=86930 (inst/sec) elapsed = 0:0:58:13 / Thu Apr 12 18:33:20 2018
GPGPU-Sim PTX: 308700000 instructions simulated : ctaid=(6,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4099500  inst.: 303690709 (ipc=74.1) sim_rate=86917 (inst/sec) elapsed = 0:0:58:14 / Thu Apr 12 18:33:21 2018
GPGPU-Sim uArch: cycles simulated: 4101000  inst.: 303736520 (ipc=74.1) sim_rate=86906 (inst/sec) elapsed = 0:0:58:15 / Thu Apr 12 18:33:22 2018
GPGPU-Sim PTX: 308800000 instructions simulated : ctaid=(3,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4103000  inst.: 303792701 (ipc=74.0) sim_rate=86897 (inst/sec) elapsed = 0:0:58:16 / Thu Apr 12 18:33:23 2018
GPGPU-Sim uArch: cycles simulated: 4104500  inst.: 303839823 (ipc=74.0) sim_rate=86885 (inst/sec) elapsed = 0:0:58:17 / Thu Apr 12 18:33:24 2018
GPGPU-Sim PTX: 308900000 instructions simulated : ctaid=(2,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4106500  inst.: 303902741 (ipc=74.0) sim_rate=86878 (inst/sec) elapsed = 0:0:58:18 / Thu Apr 12 18:33:25 2018
GPGPU-Sim PTX: 309000000 instructions simulated : ctaid=(6,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4108000  inst.: 303950641 (ipc=74.0) sim_rate=86867 (inst/sec) elapsed = 0:0:58:19 / Thu Apr 12 18:33:26 2018
GPGPU-Sim uArch: cycles simulated: 4110000  inst.: 304013552 (ipc=74.0) sim_rate=86861 (inst/sec) elapsed = 0:0:58:20 / Thu Apr 12 18:33:27 2018
GPGPU-Sim PTX: 309100000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4111500  inst.: 304062354 (ipc=74.0) sim_rate=86850 (inst/sec) elapsed = 0:0:58:21 / Thu Apr 12 18:33:28 2018
GPGPU-Sim uArch: cycles simulated: 4113500  inst.: 304128807 (ipc=73.9) sim_rate=86844 (inst/sec) elapsed = 0:0:58:22 / Thu Apr 12 18:33:29 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4113726,0), 1 CTAs running
GPGPU-Sim PTX: 309200000 instructions simulated : ctaid=(2,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4115000  inst.: 304168665 (ipc=73.9) sim_rate=86830 (inst/sec) elapsed = 0:0:58:23 / Thu Apr 12 18:33:30 2018
GPGPU-Sim uArch: cycles simulated: 4116500  inst.: 304215320 (ipc=73.9) sim_rate=86819 (inst/sec) elapsed = 0:0:58:24 / Thu Apr 12 18:33:31 2018
GPGPU-Sim PTX: 309300000 instructions simulated : ctaid=(3,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4118500  inst.: 304272419 (ipc=73.9) sim_rate=86810 (inst/sec) elapsed = 0:0:58:25 / Thu Apr 12 18:33:32 2018
GPGPU-Sim uArch: cycles simulated: 4120000  inst.: 304317607 (ipc=73.9) sim_rate=86799 (inst/sec) elapsed = 0:0:58:26 / Thu Apr 12 18:33:33 2018
GPGPU-Sim PTX: 309400000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4122000  inst.: 304374832 (ipc=73.8) sim_rate=86790 (inst/sec) elapsed = 0:0:58:27 / Thu Apr 12 18:33:34 2018
GPGPU-Sim uArch: cycles simulated: 4123500  inst.: 304424608 (ipc=73.8) sim_rate=86780 (inst/sec) elapsed = 0:0:58:28 / Thu Apr 12 18:33:35 2018
GPGPU-Sim PTX: 309500000 instructions simulated : ctaid=(3,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4125000  inst.: 304469020 (ipc=73.8) sim_rate=86768 (inst/sec) elapsed = 0:0:58:29 / Thu Apr 12 18:33:36 2018
GPGPU-Sim uArch: cycles simulated: 4127000  inst.: 304531451 (ipc=73.8) sim_rate=86761 (inst/sec) elapsed = 0:0:58:30 / Thu Apr 12 18:33:37 2018
GPGPU-Sim PTX: 309600000 instructions simulated : ctaid=(3,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4128500  inst.: 304568779 (ipc=73.8) sim_rate=86747 (inst/sec) elapsed = 0:0:58:31 / Thu Apr 12 18:33:38 2018
GPGPU-Sim uArch: cycles simulated: 4130000  inst.: 304614672 (ipc=73.8) sim_rate=86735 (inst/sec) elapsed = 0:0:58:32 / Thu Apr 12 18:33:39 2018
GPGPU-Sim PTX: 309700000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4132000  inst.: 304669544 (ipc=73.7) sim_rate=86726 (inst/sec) elapsed = 0:0:58:33 / Thu Apr 12 18:33:40 2018
GPGPU-Sim uArch: cycles simulated: 4133500  inst.: 304714089 (ipc=73.7) sim_rate=86714 (inst/sec) elapsed = 0:0:58:34 / Thu Apr 12 18:33:41 2018
GPGPU-Sim PTX: 309800000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4135500  inst.: 304774647 (ipc=73.7) sim_rate=86706 (inst/sec) elapsed = 0:0:58:35 / Thu Apr 12 18:33:42 2018
GPGPU-Sim uArch: cycles simulated: 4137000  inst.: 304822353 (ipc=73.7) sim_rate=86695 (inst/sec) elapsed = 0:0:58:36 / Thu Apr 12 18:33:43 2018
GPGPU-Sim PTX: 309900000 instructions simulated : ctaid=(4,2,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4137492,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4139000  inst.: 304885032 (ipc=73.7) sim_rate=86688 (inst/sec) elapsed = 0:0:58:37 / Thu Apr 12 18:33:44 2018
GPGPU-Sim PTX: 310000000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4140500  inst.: 304934461 (ipc=73.6) sim_rate=86678 (inst/sec) elapsed = 0:0:58:38 / Thu Apr 12 18:33:45 2018
GPGPU-Sim uArch: cycles simulated: 4142500  inst.: 304999910 (ipc=73.6) sim_rate=86672 (inst/sec) elapsed = 0:0:58:39 / Thu Apr 12 18:33:46 2018
GPGPU-Sim PTX: 310100000 instructions simulated : ctaid=(3,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4144000  inst.: 305047679 (ipc=73.6) sim_rate=86661 (inst/sec) elapsed = 0:0:58:40 / Thu Apr 12 18:33:47 2018
GPGPU-Sim uArch: cycles simulated: 4145500  inst.: 305089160 (ipc=73.6) sim_rate=86648 (inst/sec) elapsed = 0:0:58:41 / Thu Apr 12 18:33:48 2018
GPGPU-Sim PTX: 310200000 instructions simulated : ctaid=(6,3,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4147500  inst.: 305148448 (ipc=73.6) sim_rate=86640 (inst/sec) elapsed = 0:0:58:42 / Thu Apr 12 18:33:49 2018
GPGPU-Sim uArch: cycles simulated: 4149000  inst.: 305191370 (ipc=73.6) sim_rate=86628 (inst/sec) elapsed = 0:0:58:43 / Thu Apr 12 18:33:50 2018
GPGPU-Sim PTX: 310300000 instructions simulated : ctaid=(6,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4151000  inst.: 305253724 (ipc=73.5) sim_rate=86621 (inst/sec) elapsed = 0:0:58:44 / Thu Apr 12 18:33:51 2018
GPGPU-Sim uArch: cycles simulated: 4152500  inst.: 305295147 (ipc=73.5) sim_rate=86608 (inst/sec) elapsed = 0:0:58:45 / Thu Apr 12 18:33:52 2018
GPGPU-Sim PTX: 310400000 instructions simulated : ctaid=(8,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4154000  inst.: 305343909 (ipc=73.5) sim_rate=86597 (inst/sec) elapsed = 0:0:58:46 / Thu Apr 12 18:33:53 2018
GPGPU-Sim PTX: 310500000 instructions simulated : ctaid=(7,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4156000  inst.: 305411144 (ipc=73.5) sim_rate=86592 (inst/sec) elapsed = 0:0:58:47 / Thu Apr 12 18:33:54 2018
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4157442,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4157500  inst.: 305457271 (ipc=73.5) sim_rate=86580 (inst/sec) elapsed = 0:0:58:48 / Thu Apr 12 18:33:55 2018
GPGPU-Sim uArch: cycles simulated: 4159000  inst.: 305501605 (ipc=73.5) sim_rate=86568 (inst/sec) elapsed = 0:0:58:49 / Thu Apr 12 18:33:56 2018
GPGPU-Sim PTX: 310600000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4161000  inst.: 305565857 (ipc=73.4) sim_rate=86562 (inst/sec) elapsed = 0:0:58:50 / Thu Apr 12 18:33:57 2018
GPGPU-Sim PTX: 310700000 instructions simulated : ctaid=(4,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 4162500  inst.: 305613454 (ipc=73.4) sim_rate=86551 (inst/sec) elapsed = 0:0:58:51 / Thu Apr 12 18:33:58 2018
GPGPU-Sim uArch: cycles simulated: 4164000  inst.: 305657595 (ipc=73.4) sim_rate=86539 (inst/sec) elapsed = 0:0:58:52 / Thu Apr 12 18:33:59 2018
GPGPU-Sim PTX: 310800000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 4166000  inst.: 305718848 (ipc=73.4) sim_rate=86532 (inst/sec) elapsed = 0:0:58:53 / Thu Apr 12 18:34:00 2018
GPGPU-Sim uArch: cycles simulated: 4168000  inst.: 305776561 (ipc=73.4) sim_rate=86524 (inst/sec) elapsed = 0:0:58:54 / Thu Apr 12 18:34:01 2018
GPGPU-Sim PTX: 310900000 instructions simulated : ctaid=(6,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 4169500  inst.: 305823402 (ipc=73.3) sim_rate=86512 (inst/sec) elapsed = 0:0:58:55 / Thu Apr 12 18:34:02 2018
GPGPU-Sim uArch: cycles simulated: 4171000  inst.: 305874041 (ipc=73.3) sim_rate=86502 (inst/sec) elapsed = 0:0:58:56 / Thu Apr 12 18:34:03 2018
GPGPU-Sim PTX: 311000000 instructions simulated : ctaid=(4,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 4173000  inst.: 305933146 (ipc=73.3) sim_rate=86495 (inst/sec) elapsed = 0:0:58:57 / Thu Apr 12 18:34:04 2018
GPGPU-Sim uArch: cycles simulated: 4174500  inst.: 305980591 (ipc=73.3) sim_rate=86484 (inst/sec) elapsed = 0:0:58:58 / Thu Apr 12 18:34:05 2018
GPGPU-Sim PTX: 311100000 instructions simulated : ctaid=(3,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4176000  inst.: 306026307 (ipc=73.3) sim_rate=86472 (inst/sec) elapsed = 0:0:58:59 / Thu Apr 12 18:34:06 2018
GPGPU-Sim uArch: cycles simulated: 4177500  inst.: 306073473 (ipc=73.3) sim_rate=86461 (inst/sec) elapsed = 0:0:59:00 / Thu Apr 12 18:34:07 2018
GPGPU-Sim PTX: 311200000 instructions simulated : ctaid=(3,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4179500  inst.: 306130571 (ipc=73.2) sim_rate=86453 (inst/sec) elapsed = 0:0:59:01 / Thu Apr 12 18:34:08 2018
GPGPU-Sim uArch: cycles simulated: 4181000  inst.: 306174191 (ipc=73.2) sim_rate=86441 (inst/sec) elapsed = 0:0:59:02 / Thu Apr 12 18:34:09 2018
GPGPU-Sim PTX: 311300000 instructions simulated : ctaid=(2,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4182500  inst.: 306227583 (ipc=73.2) sim_rate=86431 (inst/sec) elapsed = 0:0:59:03 / Thu Apr 12 18:34:10 2018
GPGPU-Sim uArch: cycles simulated: 4184500  inst.: 306283414 (ipc=73.2) sim_rate=86423 (inst/sec) elapsed = 0:0:59:04 / Thu Apr 12 18:34:11 2018
GPGPU-Sim PTX: 311400000 instructions simulated : ctaid=(7,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4186500  inst.: 306348345 (ipc=73.2) sim_rate=86417 (inst/sec) elapsed = 0:0:59:05 / Thu Apr 12 18:34:12 2018
GPGPU-Sim PTX: 311500000 instructions simulated : ctaid=(2,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4188000  inst.: 306394061 (ipc=73.2) sim_rate=86405 (inst/sec) elapsed = 0:0:59:06 / Thu Apr 12 18:34:13 2018
GPGPU-Sim uArch: cycles simulated: 4190000  inst.: 306441428 (ipc=73.1) sim_rate=86394 (inst/sec) elapsed = 0:0:59:07 / Thu Apr 12 18:34:14 2018
GPGPU-Sim PTX: 311600000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 4192000  inst.: 306502637 (ipc=73.1) sim_rate=86387 (inst/sec) elapsed = 0:0:59:08 / Thu Apr 12 18:34:15 2018
GPGPU-Sim uArch: cycles simulated: 4193500  inst.: 306547494 (ipc=73.1) sim_rate=86375 (inst/sec) elapsed = 0:0:59:09 / Thu Apr 12 18:34:16 2018
GPGPU-Sim PTX: 311700000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4195500  inst.: 306612824 (ipc=73.1) sim_rate=86369 (inst/sec) elapsed = 0:0:59:10 / Thu Apr 12 18:34:17 2018
GPGPU-Sim uArch: cycles simulated: 4197000  inst.: 306652830 (ipc=73.1) sim_rate=86356 (inst/sec) elapsed = 0:0:59:11 / Thu Apr 12 18:34:18 2018
GPGPU-Sim PTX: 311800000 instructions simulated : ctaid=(7,7,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4198500  inst.: 306699301 (ipc=73.0) sim_rate=86345 (inst/sec) elapsed = 0:0:59:12 / Thu Apr 12 18:34:19 2018
GPGPU-Sim uArch: cycles simulated: 4200000  inst.: 306748249 (ipc=73.0) sim_rate=86334 (inst/sec) elapsed = 0:0:59:13 / Thu Apr 12 18:34:20 2018
GPGPU-Sim PTX: 311900000 instructions simulated : ctaid=(6,5,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4202000  inst.: 306810862 (ipc=73.0) sim_rate=86328 (inst/sec) elapsed = 0:0:59:14 / Thu Apr 12 18:34:21 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4203411,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4203500  inst.: 306861213 (ipc=73.0) sim_rate=86318 (inst/sec) elapsed = 0:0:59:15 / Thu Apr 12 18:34:22 2018
GPGPU-Sim PTX: 312000000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4205000  inst.: 306902237 (ipc=73.0) sim_rate=86305 (inst/sec) elapsed = 0:0:59:16 / Thu Apr 12 18:34:23 2018
GPGPU-Sim uArch: cycles simulated: 4206500  inst.: 306947693 (ipc=73.0) sim_rate=86293 (inst/sec) elapsed = 0:0:59:17 / Thu Apr 12 18:34:24 2018
GPGPU-Sim PTX: 312100000 instructions simulated : ctaid=(6,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 4208500  inst.: 307011786 (ipc=73.0) sim_rate=86287 (inst/sec) elapsed = 0:0:59:18 / Thu Apr 12 18:34:25 2018
GPGPU-Sim uArch: cycles simulated: 4210000  inst.: 307056828 (ipc=72.9) sim_rate=86276 (inst/sec) elapsed = 0:0:59:19 / Thu Apr 12 18:34:26 2018
GPGPU-Sim PTX: 312200000 instructions simulated : ctaid=(4,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 4212000  inst.: 307114153 (ipc=72.9) sim_rate=86268 (inst/sec) elapsed = 0:0:59:20 / Thu Apr 12 18:34:27 2018
GPGPU-Sim PTX: 312300000 instructions simulated : ctaid=(6,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 4214000  inst.: 307173897 (ipc=72.9) sim_rate=86260 (inst/sec) elapsed = 0:0:59:21 / Thu Apr 12 18:34:28 2018
GPGPU-Sim uArch: cycles simulated: 4216000  inst.: 307231004 (ipc=72.9) sim_rate=86252 (inst/sec) elapsed = 0:0:59:22 / Thu Apr 12 18:34:29 2018
GPGPU-Sim PTX: 312400000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4217500  inst.: 307276463 (ipc=72.9) sim_rate=86240 (inst/sec) elapsed = 0:0:59:23 / Thu Apr 12 18:34:30 2018
GPGPU-Sim uArch: cycles simulated: 4219500  inst.: 307340230 (ipc=72.8) sim_rate=86234 (inst/sec) elapsed = 0:0:59:24 / Thu Apr 12 18:34:31 2018
GPGPU-Sim PTX: 312500000 instructions simulated : ctaid=(7,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4221500  inst.: 307401672 (ipc=72.8) sim_rate=86227 (inst/sec) elapsed = 0:0:59:25 / Thu Apr 12 18:34:32 2018
GPGPU-Sim uArch: cycles simulated: 4223000  inst.: 307445612 (ipc=72.8) sim_rate=86215 (inst/sec) elapsed = 0:0:59:26 / Thu Apr 12 18:34:33 2018
GPGPU-Sim PTX: 312600000 instructions simulated : ctaid=(4,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4224500  inst.: 307491508 (ipc=72.8) sim_rate=86204 (inst/sec) elapsed = 0:0:59:27 / Thu Apr 12 18:34:34 2018
GPGPU-Sim uArch: cycles simulated: 4226000  inst.: 307539652 (ipc=72.8) sim_rate=86193 (inst/sec) elapsed = 0:0:59:28 / Thu Apr 12 18:34:35 2018
GPGPU-Sim PTX: 312700000 instructions simulated : ctaid=(5,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 4228000  inst.: 307596660 (ipc=72.8) sim_rate=86185 (inst/sec) elapsed = 0:0:59:29 / Thu Apr 12 18:34:36 2018
GPGPU-Sim uArch: cycles simulated: 4230000  inst.: 307650472 (ipc=72.7) sim_rate=86176 (inst/sec) elapsed = 0:0:59:30 / Thu Apr 12 18:34:37 2018
GPGPU-Sim PTX: 312800000 instructions simulated : ctaid=(6,3,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4231781,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4232000  inst.: 307709888 (ipc=72.7) sim_rate=86169 (inst/sec) elapsed = 0:0:59:31 / Thu Apr 12 18:34:38 2018
GPGPU-Sim PTX: 312900000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4234000  inst.: 307763719 (ipc=72.7) sim_rate=86160 (inst/sec) elapsed = 0:0:59:32 / Thu Apr 12 18:34:39 2018
GPGPU-Sim uArch: cycles simulated: 4235500  inst.: 307803144 (ipc=72.7) sim_rate=86146 (inst/sec) elapsed = 0:0:59:33 / Thu Apr 12 18:34:40 2018
GPGPU-Sim PTX: 313000000 instructions simulated : ctaid=(5,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4237500  inst.: 307865224 (ipc=72.7) sim_rate=86140 (inst/sec) elapsed = 0:0:59:34 / Thu Apr 12 18:34:41 2018
GPGPU-Sim uArch: cycles simulated: 4239000  inst.: 307906147 (ipc=72.6) sim_rate=86127 (inst/sec) elapsed = 0:0:59:35 / Thu Apr 12 18:34:42 2018
GPGPU-Sim PTX: 313100000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4241000  inst.: 307964741 (ipc=72.6) sim_rate=86119 (inst/sec) elapsed = 0:0:59:36 / Thu Apr 12 18:34:43 2018
GPGPU-Sim uArch: cycles simulated: 4243000  inst.: 308017868 (ipc=72.6) sim_rate=86110 (inst/sec) elapsed = 0:0:59:37 / Thu Apr 12 18:34:44 2018
GPGPU-Sim PTX: 313200000 instructions simulated : ctaid=(6,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4244500  inst.: 308065931 (ipc=72.6) sim_rate=86100 (inst/sec) elapsed = 0:0:59:38 / Thu Apr 12 18:34:45 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4245632,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 4246000  inst.: 308109480 (ipc=72.6) sim_rate=86088 (inst/sec) elapsed = 0:0:59:39 / Thu Apr 12 18:34:46 2018
GPGPU-Sim PTX: 313300000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4248000  inst.: 308167605 (ipc=72.5) sim_rate=86080 (inst/sec) elapsed = 0:0:59:40 / Thu Apr 12 18:34:47 2018
GPGPU-Sim uArch: cycles simulated: 4250000  inst.: 308223102 (ipc=72.5) sim_rate=86071 (inst/sec) elapsed = 0:0:59:41 / Thu Apr 12 18:34:48 2018
GPGPU-Sim PTX: 313400000 instructions simulated : ctaid=(2,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4252000  inst.: 308276355 (ipc=72.5) sim_rate=86062 (inst/sec) elapsed = 0:0:59:42 / Thu Apr 12 18:34:49 2018
GPGPU-Sim uArch: cycles simulated: 4254000  inst.: 308326170 (ipc=72.5) sim_rate=86052 (inst/sec) elapsed = 0:0:59:43 / Thu Apr 12 18:34:50 2018
GPGPU-Sim PTX: 313500000 instructions simulated : ctaid=(7,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4256000  inst.: 308377696 (ipc=72.5) sim_rate=86042 (inst/sec) elapsed = 0:0:59:44 / Thu Apr 12 18:34:51 2018
GPGPU-Sim uArch: cycles simulated: 4258000  inst.: 308430124 (ipc=72.4) sim_rate=86033 (inst/sec) elapsed = 0:0:59:45 / Thu Apr 12 18:34:52 2018
GPGPU-Sim PTX: 313600000 instructions simulated : ctaid=(8,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4260000  inst.: 308481202 (ipc=72.4) sim_rate=86023 (inst/sec) elapsed = 0:0:59:46 / Thu Apr 12 18:34:53 2018
GPGPU-Sim PTX: 313700000 instructions simulated : ctaid=(6,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 4262500  inst.: 308543792 (ipc=72.4) sim_rate=86017 (inst/sec) elapsed = 0:0:59:47 / Thu Apr 12 18:34:54 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4263401,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4264500  inst.: 308604547 (ipc=72.4) sim_rate=86010 (inst/sec) elapsed = 0:0:59:48 / Thu Apr 12 18:34:55 2018
GPGPU-Sim PTX: 313800000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 4266000  inst.: 308645642 (ipc=72.4) sim_rate=85997 (inst/sec) elapsed = 0:0:59:49 / Thu Apr 12 18:34:56 2018
GPGPU-Sim uArch: cycles simulated: 4268000  inst.: 308698188 (ipc=72.3) sim_rate=85988 (inst/sec) elapsed = 0:0:59:50 / Thu Apr 12 18:34:57 2018
GPGPU-Sim PTX: 313900000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4270000  inst.: 308753574 (ipc=72.3) sim_rate=85979 (inst/sec) elapsed = 0:0:59:51 / Thu Apr 12 18:34:58 2018
GPGPU-Sim uArch: cycles simulated: 4272000  inst.: 308806674 (ipc=72.3) sim_rate=85970 (inst/sec) elapsed = 0:0:59:52 / Thu Apr 12 18:34:59 2018
GPGPU-Sim PTX: 314000000 instructions simulated : ctaid=(8,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4274000  inst.: 308857306 (ipc=72.3) sim_rate=85960 (inst/sec) elapsed = 0:0:59:53 / Thu Apr 12 18:35:00 2018
GPGPU-Sim uArch: cycles simulated: 4276000  inst.: 308901205 (ipc=72.2) sim_rate=85949 (inst/sec) elapsed = 0:0:59:54 / Thu Apr 12 18:35:01 2018
GPGPU-Sim PTX: 314100000 instructions simulated : ctaid=(5,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 4278000  inst.: 308955051 (ipc=72.2) sim_rate=85940 (inst/sec) elapsed = 0:0:59:55 / Thu Apr 12 18:35:02 2018
GPGPU-Sim uArch: cycles simulated: 4280000  inst.: 309001540 (ipc=72.2) sim_rate=85929 (inst/sec) elapsed = 0:0:59:56 / Thu Apr 12 18:35:03 2018
GPGPU-Sim PTX: 314200000 instructions simulated : ctaid=(8,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 4282500  inst.: 309067932 (ipc=72.2) sim_rate=85923 (inst/sec) elapsed = 0:0:59:57 / Thu Apr 12 18:35:04 2018
GPGPU-Sim uArch: cycles simulated: 4284500  inst.: 309112739 (ipc=72.1) sim_rate=85912 (inst/sec) elapsed = 0:0:59:58 / Thu Apr 12 18:35:05 2018
GPGPU-Sim PTX: 314300000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4286500  inst.: 309164179 (ipc=72.1) sim_rate=85902 (inst/sec) elapsed = 0:0:59:59 / Thu Apr 12 18:35:06 2018
GPGPU-Sim PTX: 314400000 instructions simulated : ctaid=(6,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 4288500  inst.: 309220933 (ipc=72.1) sim_rate=85894 (inst/sec) elapsed = 0:1:00:00 / Thu Apr 12 18:35:07 2018
GPGPU-Sim uArch: cycles simulated: 4290500  inst.: 309272467 (ipc=72.1) sim_rate=85885 (inst/sec) elapsed = 0:1:00:01 / Thu Apr 12 18:35:08 2018
GPGPU-Sim PTX: 314500000 instructions simulated : ctaid=(3,2,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4293000  inst.: 309332984 (ipc=72.1) sim_rate=85878 (inst/sec) elapsed = 0:1:00:02 / Thu Apr 12 18:35:09 2018
GPGPU-Sim uArch: cycles simulated: 4294500  inst.: 309372006 (ipc=72.0) sim_rate=85865 (inst/sec) elapsed = 0:1:00:03 / Thu Apr 12 18:35:10 2018
GPGPU-Sim PTX: 314600000 instructions simulated : ctaid=(7,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4297000  inst.: 309433064 (ipc=72.0) sim_rate=85858 (inst/sec) elapsed = 0:1:00:04 / Thu Apr 12 18:35:11 2018
GPGPU-Sim uArch: cycles simulated: 4299000  inst.: 309484432 (ipc=72.0) sim_rate=85848 (inst/sec) elapsed = 0:1:00:05 / Thu Apr 12 18:35:12 2018
GPGPU-Sim PTX: 314700000 instructions simulated : ctaid=(6,5,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 4301000  inst.: 309532095 (ipc=72.0) sim_rate=85838 (inst/sec) elapsed = 0:1:00:06 / Thu Apr 12 18:35:13 2018
GPGPU-Sim uArch: cycles simulated: 4303000  inst.: 309582225 (ipc=71.9) sim_rate=85828 (inst/sec) elapsed = 0:1:00:07 / Thu Apr 12 18:35:14 2018
GPGPU-Sim PTX: 314800000 instructions simulated : ctaid=(8,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4305000  inst.: 309632100 (ipc=71.9) sim_rate=85818 (inst/sec) elapsed = 0:1:00:08 / Thu Apr 12 18:35:15 2018
GPGPU-Sim uArch: cycles simulated: 4307000  inst.: 309683651 (ipc=71.9) sim_rate=85808 (inst/sec) elapsed = 0:1:00:09 / Thu Apr 12 18:35:16 2018
GPGPU-Sim PTX: 314900000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4308500  inst.: 309723664 (ipc=71.9) sim_rate=85796 (inst/sec) elapsed = 0:1:00:10 / Thu Apr 12 18:35:17 2018
GPGPU-Sim uArch: cycles simulated: 4310500  inst.: 309786052 (ipc=71.9) sim_rate=85789 (inst/sec) elapsed = 0:1:00:11 / Thu Apr 12 18:35:18 2018
GPGPU-Sim PTX: 315000000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4312000  inst.: 309817044 (ipc=71.8) sim_rate=85774 (inst/sec) elapsed = 0:1:00:12 / Thu Apr 12 18:35:19 2018
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4312494,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4314000  inst.: 309863855 (ipc=71.8) sim_rate=85763 (inst/sec) elapsed = 0:1:00:13 / Thu Apr 12 18:35:20 2018
GPGPU-Sim PTX: 315100000 instructions simulated : ctaid=(4,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4316000  inst.: 309908225 (ipc=71.8) sim_rate=85752 (inst/sec) elapsed = 0:1:00:14 / Thu Apr 12 18:35:21 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4316165,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4318500  inst.: 309961073 (ipc=71.8) sim_rate=85743 (inst/sec) elapsed = 0:1:00:15 / Thu Apr 12 18:35:22 2018
GPGPU-Sim PTX: 315200000 instructions simulated : ctaid=(8,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 4320500  inst.: 310009774 (ipc=71.8) sim_rate=85732 (inst/sec) elapsed = 0:1:00:16 / Thu Apr 12 18:35:23 2018
GPGPU-Sim uArch: cycles simulated: 4323000  inst.: 310056131 (ipc=71.7) sim_rate=85721 (inst/sec) elapsed = 0:1:00:17 / Thu Apr 12 18:35:24 2018
GPGPU-Sim PTX: 315300000 instructions simulated : ctaid=(4,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 4325500  inst.: 310121207 (ipc=71.7) sim_rate=85716 (inst/sec) elapsed = 0:1:00:18 / Thu Apr 12 18:35:25 2018
GPGPU-Sim uArch: cycles simulated: 4327500  inst.: 310158339 (ipc=71.7) sim_rate=85702 (inst/sec) elapsed = 0:1:00:19 / Thu Apr 12 18:35:26 2018
GPGPU-Sim PTX: 315400000 instructions simulated : ctaid=(3,3,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 4330000  inst.: 310213698 (ipc=71.6) sim_rate=85694 (inst/sec) elapsed = 0:1:00:20 / Thu Apr 12 18:35:27 2018
GPGPU-Sim uArch: cycles simulated: 4332500  inst.: 310273414 (ipc=71.6) sim_rate=85687 (inst/sec) elapsed = 0:1:00:21 / Thu Apr 12 18:35:28 2018
GPGPU-Sim PTX: 315500000 instructions simulated : ctaid=(6,6,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4334500  inst.: 310317699 (ipc=71.6) sim_rate=85675 (inst/sec) elapsed = 0:1:00:22 / Thu Apr 12 18:35:29 2018
GPGPU-Sim uArch: cycles simulated: 4337000  inst.: 310372803 (ipc=71.6) sim_rate=85667 (inst/sec) elapsed = 0:1:00:23 / Thu Apr 12 18:35:30 2018
GPGPU-Sim PTX: 315600000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 4339500  inst.: 310429138 (ipc=71.5) sim_rate=85659 (inst/sec) elapsed = 0:1:00:24 / Thu Apr 12 18:35:31 2018
GPGPU-Sim uArch: cycles simulated: 4341500  inst.: 310473713 (ipc=71.5) sim_rate=85647 (inst/sec) elapsed = 0:1:00:25 / Thu Apr 12 18:35:32 2018
GPGPU-Sim PTX: 315700000 instructions simulated : ctaid=(8,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4344000  inst.: 310525948 (ipc=71.5) sim_rate=85638 (inst/sec) elapsed = 0:1:00:26 / Thu Apr 12 18:35:33 2018
GPGPU-Sim uArch: cycles simulated: 4346000  inst.: 310569090 (ipc=71.5) sim_rate=85626 (inst/sec) elapsed = 0:1:00:27 / Thu Apr 12 18:35:34 2018
GPGPU-Sim PTX: 315800000 instructions simulated : ctaid=(8,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 4348500  inst.: 310623650 (ipc=71.4) sim_rate=85618 (inst/sec) elapsed = 0:1:00:28 / Thu Apr 12 18:35:35 2018
GPGPU-Sim uArch: cycles simulated: 4351000  inst.: 310671711 (ipc=71.4) sim_rate=85608 (inst/sec) elapsed = 0:1:00:29 / Thu Apr 12 18:35:36 2018
GPGPU-Sim PTX: 315900000 instructions simulated : ctaid=(7,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4353000  inst.: 310723563 (ipc=71.4) sim_rate=85598 (inst/sec) elapsed = 0:1:00:30 / Thu Apr 12 18:35:37 2018
GPGPU-Sim PTX: 316000000 instructions simulated : ctaid=(7,5,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4355500  inst.: 310782165 (ipc=71.4) sim_rate=85591 (inst/sec) elapsed = 0:1:00:31 / Thu Apr 12 18:35:38 2018
GPGPU-Sim uArch: cycles simulated: 4358000  inst.: 310835377 (ipc=71.3) sim_rate=85582 (inst/sec) elapsed = 0:1:00:32 / Thu Apr 12 18:35:39 2018
GPGPU-Sim PTX: 316100000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4360500  inst.: 310884097 (ipc=71.3) sim_rate=85572 (inst/sec) elapsed = 0:1:00:33 / Thu Apr 12 18:35:40 2018
GPGPU-Sim uArch: cycles simulated: 4363000  inst.: 310941446 (ipc=71.3) sim_rate=85564 (inst/sec) elapsed = 0:1:00:34 / Thu Apr 12 18:35:41 2018
GPGPU-Sim PTX: 316200000 instructions simulated : ctaid=(5,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 4365500  inst.: 310998468 (ipc=71.2) sim_rate=85556 (inst/sec) elapsed = 0:1:00:35 / Thu Apr 12 18:35:42 2018
GPGPU-Sim uArch: cycles simulated: 4367500  inst.: 311035764 (ipc=71.2) sim_rate=85543 (inst/sec) elapsed = 0:1:00:36 / Thu Apr 12 18:35:43 2018
GPGPU-Sim PTX: 316300000 instructions simulated : ctaid=(8,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4370000  inst.: 311094022 (ipc=71.2) sim_rate=85535 (inst/sec) elapsed = 0:1:00:37 / Thu Apr 12 18:35:44 2018
GPGPU-Sim uArch: cycles simulated: 4372500  inst.: 311145460 (ipc=71.2) sim_rate=85526 (inst/sec) elapsed = 0:1:00:38 / Thu Apr 12 18:35:45 2018
GPGPU-Sim PTX: 316400000 instructions simulated : ctaid=(7,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4374500  inst.: 311187909 (ipc=71.1) sim_rate=85514 (inst/sec) elapsed = 0:1:00:39 / Thu Apr 12 18:35:46 2018
GPGPU-Sim uArch: cycles simulated: 4376500  inst.: 311238852 (ipc=71.1) sim_rate=85505 (inst/sec) elapsed = 0:1:00:40 / Thu Apr 12 18:35:47 2018
GPGPU-Sim PTX: 316500000 instructions simulated : ctaid=(3,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4379000  inst.: 311294232 (ipc=71.1) sim_rate=85496 (inst/sec) elapsed = 0:1:00:41 / Thu Apr 12 18:35:48 2018
GPGPU-Sim uArch: cycles simulated: 4381500  inst.: 311344120 (ipc=71.1) sim_rate=85487 (inst/sec) elapsed = 0:1:00:42 / Thu Apr 12 18:35:49 2018
GPGPU-Sim PTX: 316600000 instructions simulated : ctaid=(5,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 4384000  inst.: 311400071 (ipc=71.0) sim_rate=85479 (inst/sec) elapsed = 0:1:00:43 / Thu Apr 12 18:35:50 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4386305,0), 1 CTAs running
GPGPU-Sim PTX: 316700000 instructions simulated : ctaid=(6,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4386500  inst.: 311455318 (ipc=71.0) sim_rate=85470 (inst/sec) elapsed = 0:1:00:44 / Thu Apr 12 18:35:51 2018
GPGPU-Sim uArch: cycles simulated: 4389000  inst.: 311504681 (ipc=71.0) sim_rate=85460 (inst/sec) elapsed = 0:1:00:45 / Thu Apr 12 18:35:52 2018
GPGPU-Sim PTX: 316800000 instructions simulated : ctaid=(6,6,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 4391500  inst.: 311557026 (ipc=70.9) sim_rate=85451 (inst/sec) elapsed = 0:1:00:46 / Thu Apr 12 18:35:53 2018
GPGPU-Sim uArch: cycles simulated: 4394000  inst.: 311607039 (ipc=70.9) sim_rate=85442 (inst/sec) elapsed = 0:1:00:47 / Thu Apr 12 18:35:54 2018
GPGPU-Sim PTX: 316900000 instructions simulated : ctaid=(6,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 4397000  inst.: 311666884 (ipc=70.9) sim_rate=85435 (inst/sec) elapsed = 0:1:00:48 / Thu Apr 12 18:35:55 2018
GPGPU-Sim uArch: cycles simulated: 4399500  inst.: 311717005 (ipc=70.9) sim_rate=85425 (inst/sec) elapsed = 0:1:00:49 / Thu Apr 12 18:35:56 2018
GPGPU-Sim PTX: 317000000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4401453,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4401500  inst.: 311761442 (ipc=70.8) sim_rate=85414 (inst/sec) elapsed = 0:1:00:50 / Thu Apr 12 18:35:57 2018
GPGPU-Sim uArch: cycles simulated: 4404000  inst.: 311807461 (ipc=70.8) sim_rate=85403 (inst/sec) elapsed = 0:1:00:51 / Thu Apr 12 18:35:58 2018
GPGPU-Sim PTX: 317100000 instructions simulated : ctaid=(4,3,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 4406500  inst.: 311860145 (ipc=70.8) sim_rate=85394 (inst/sec) elapsed = 0:1:00:52 / Thu Apr 12 18:35:59 2018
GPGPU-Sim uArch: cycles simulated: 4409000  inst.: 311904028 (ipc=70.7) sim_rate=85382 (inst/sec) elapsed = 0:1:00:53 / Thu Apr 12 18:36:00 2018
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4410867,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim PTX: 317200000 instructions simulated : ctaid=(7,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 4411500  inst.: 311949386 (ipc=70.7) sim_rate=85372 (inst/sec) elapsed = 0:1:00:54 / Thu Apr 12 18:36:01 2018
GPGPU-Sim uArch: cycles simulated: 4414500  inst.: 311996362 (ipc=70.7) sim_rate=85361 (inst/sec) elapsed = 0:1:00:55 / Thu Apr 12 18:36:02 2018
GPGPU-Sim uArch: cycles simulated: 4417000  inst.: 312036412 (ipc=70.6) sim_rate=85349 (inst/sec) elapsed = 0:1:00:56 / Thu Apr 12 18:36:03 2018
GPGPU-Sim PTX: 317300000 instructions simulated : ctaid=(8,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4420000  inst.: 312092355 (ipc=70.6) sim_rate=85341 (inst/sec) elapsed = 0:1:00:57 / Thu Apr 12 18:36:04 2018
GPGPU-Sim PTX: 317400000 instructions simulated : ctaid=(5,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 4423000  inst.: 312145817 (ipc=70.6) sim_rate=85332 (inst/sec) elapsed = 0:1:00:58 / Thu Apr 12 18:36:05 2018
GPGPU-Sim uArch: cycles simulated: 4426000  inst.: 312197430 (ipc=70.5) sim_rate=85323 (inst/sec) elapsed = 0:1:00:59 / Thu Apr 12 18:36:06 2018
GPGPU-Sim PTX: 317500000 instructions simulated : ctaid=(3,3,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4429000  inst.: 312248985 (ipc=70.5) sim_rate=85313 (inst/sec) elapsed = 0:1:01:00 / Thu Apr 12 18:36:07 2018
GPGPU-Sim uArch: cycles simulated: 4432000  inst.: 312293788 (ipc=70.5) sim_rate=85302 (inst/sec) elapsed = 0:1:01:01 / Thu Apr 12 18:36:08 2018
GPGPU-Sim PTX: 317600000 instructions simulated : ctaid=(7,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 4435000  inst.: 312345945 (ipc=70.4) sim_rate=85293 (inst/sec) elapsed = 0:1:01:02 / Thu Apr 12 18:36:09 2018
GPGPU-Sim uArch: cycles simulated: 4438000  inst.: 312393530 (ipc=70.4) sim_rate=85283 (inst/sec) elapsed = 0:1:01:03 / Thu Apr 12 18:36:10 2018
GPGPU-Sim PTX: 317700000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4440500  inst.: 312436290 (ipc=70.4) sim_rate=85271 (inst/sec) elapsed = 0:1:01:04 / Thu Apr 12 18:36:11 2018
GPGPU-Sim uArch: cycles simulated: 4443500  inst.: 312484637 (ipc=70.3) sim_rate=85261 (inst/sec) elapsed = 0:1:01:05 / Thu Apr 12 18:36:12 2018
GPGPU-Sim PTX: 317800000 instructions simulated : ctaid=(8,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4446500  inst.: 312536319 (ipc=70.3) sim_rate=85252 (inst/sec) elapsed = 0:1:01:06 / Thu Apr 12 18:36:13 2018
GPGPU-Sim uArch: cycles simulated: 4449000  inst.: 312572798 (ipc=70.3) sim_rate=85239 (inst/sec) elapsed = 0:1:01:07 / Thu Apr 12 18:36:14 2018
GPGPU-Sim uArch: cycles simulated: 4452000  inst.: 312622880 (ipc=70.2) sim_rate=85229 (inst/sec) elapsed = 0:1:01:08 / Thu Apr 12 18:36:15 2018
GPGPU-Sim PTX: 317900000 instructions simulated : ctaid=(7,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 4455000  inst.: 312674071 (ipc=70.2) sim_rate=85220 (inst/sec) elapsed = 0:1:01:09 / Thu Apr 12 18:36:16 2018
GPGPU-Sim uArch: cycles simulated: 4458000  inst.: 312718322 (ipc=70.1) sim_rate=85209 (inst/sec) elapsed = 0:1:01:10 / Thu Apr 12 18:36:17 2018
GPGPU-Sim PTX: 318000000 instructions simulated : ctaid=(7,5,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 4461000  inst.: 312770109 (ipc=70.1) sim_rate=85200 (inst/sec) elapsed = 0:1:01:11 / Thu Apr 12 18:36:18 2018
GPGPU-Sim uArch: cycles simulated: 4463500  inst.: 312811152 (ipc=70.1) sim_rate=85188 (inst/sec) elapsed = 0:1:01:12 / Thu Apr 12 18:36:19 2018
GPGPU-Sim PTX: 318100000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4466500  inst.: 312859813 (ipc=70.0) sim_rate=85178 (inst/sec) elapsed = 0:1:01:13 / Thu Apr 12 18:36:20 2018
GPGPU-Sim uArch: cycles simulated: 4469500  inst.: 312903363 (ipc=70.0) sim_rate=85166 (inst/sec) elapsed = 0:1:01:14 / Thu Apr 12 18:36:21 2018
GPGPU-Sim PTX: 318200000 instructions simulated : ctaid=(8,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4472500  inst.: 312951803 (ipc=70.0) sim_rate=85156 (inst/sec) elapsed = 0:1:01:15 / Thu Apr 12 18:36:22 2018
GPGPU-Sim uArch: cycles simulated: 4475500  inst.: 312996232 (ipc=69.9) sim_rate=85145 (inst/sec) elapsed = 0:1:01:16 / Thu Apr 12 18:36:23 2018
GPGPU-Sim PTX: 318300000 instructions simulated : ctaid=(3,3,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 4478500  inst.: 313043224 (ipc=69.9) sim_rate=85135 (inst/sec) elapsed = 0:1:01:17 / Thu Apr 12 18:36:24 2018
GPGPU-Sim uArch: cycles simulated: 4481000  inst.: 313080038 (ipc=69.9) sim_rate=85122 (inst/sec) elapsed = 0:1:01:18 / Thu Apr 12 18:36:25 2018
GPGPU-Sim PTX: 318400000 instructions simulated : ctaid=(3,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 4484000  inst.: 313132453 (ipc=69.8) sim_rate=85113 (inst/sec) elapsed = 0:1:01:19 / Thu Apr 12 18:36:26 2018
GPGPU-Sim uArch: cycles simulated: 4487000  inst.: 313179388 (ipc=69.8) sim_rate=85103 (inst/sec) elapsed = 0:1:01:20 / Thu Apr 12 18:36:27 2018
GPGPU-Sim PTX: 318500000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4489057,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4489500  inst.: 313217733 (ipc=69.8) sim_rate=85090 (inst/sec) elapsed = 0:1:01:21 / Thu Apr 12 18:36:28 2018
GPGPU-Sim uArch: cycles simulated: 4492500  inst.: 313259357 (ipc=69.7) sim_rate=85078 (inst/sec) elapsed = 0:1:01:22 / Thu Apr 12 18:36:29 2018
GPGPU-Sim uArch: cycles simulated: 4495500  inst.: 313301001 (ipc=69.7) sim_rate=85066 (inst/sec) elapsed = 0:1:01:23 / Thu Apr 12 18:36:30 2018
GPGPU-Sim PTX: 318600000 instructions simulated : ctaid=(8,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4498500  inst.: 313344108 (ipc=69.7) sim_rate=85055 (inst/sec) elapsed = 0:1:01:24 / Thu Apr 12 18:36:31 2018
GPGPU-Sim uArch: cycles simulated: 4501500  inst.: 313380944 (ipc=69.6) sim_rate=85042 (inst/sec) elapsed = 0:1:01:25 / Thu Apr 12 18:36:32 2018
GPGPU-Sim PTX: 318700000 instructions simulated : ctaid=(5,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 4504500  inst.: 313420827 (ipc=69.6) sim_rate=85030 (inst/sec) elapsed = 0:1:01:26 / Thu Apr 12 18:36:33 2018
GPGPU-Sim uArch: cycles simulated: 4507500  inst.: 313460034 (ipc=69.5) sim_rate=85017 (inst/sec) elapsed = 0:1:01:27 / Thu Apr 12 18:36:34 2018
GPGPU-Sim PTX: 318800000 instructions simulated : ctaid=(7,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 4510500  inst.: 313504175 (ipc=69.5) sim_rate=85006 (inst/sec) elapsed = 0:1:01:28 / Thu Apr 12 18:36:35 2018
GPGPU-Sim uArch: cycles simulated: 4513500  inst.: 313542197 (ipc=69.5) sim_rate=84993 (inst/sec) elapsed = 0:1:01:29 / Thu Apr 12 18:36:36 2018
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4514742,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4516500  inst.: 313585900 (ipc=69.4) sim_rate=84982 (inst/sec) elapsed = 0:1:01:30 / Thu Apr 12 18:36:37 2018
GPGPU-Sim PTX: 318900000 instructions simulated : ctaid=(5,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 4520000  inst.: 313624782 (ipc=69.4) sim_rate=84970 (inst/sec) elapsed = 0:1:01:31 / Thu Apr 12 18:36:38 2018
GPGPU-Sim uArch: cycles simulated: 4523000  inst.: 313663401 (ipc=69.3) sim_rate=84957 (inst/sec) elapsed = 0:1:01:32 / Thu Apr 12 18:36:39 2018
GPGPU-Sim PTX: 319000000 instructions simulated : ctaid=(5,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 4526000  inst.: 313702330 (ipc=69.3) sim_rate=84945 (inst/sec) elapsed = 0:1:01:33 / Thu Apr 12 18:36:40 2018
GPGPU-Sim uArch: cycles simulated: 4529500  inst.: 313746403 (ipc=69.3) sim_rate=84934 (inst/sec) elapsed = 0:1:01:34 / Thu Apr 12 18:36:41 2018
GPGPU-Sim PTX: 319100000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 4533000  inst.: 313791093 (ipc=69.2) sim_rate=84923 (inst/sec) elapsed = 0:1:01:35 / Thu Apr 12 18:36:42 2018
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4535291,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4536000  inst.: 313827121 (ipc=69.2) sim_rate=84909 (inst/sec) elapsed = 0:1:01:36 / Thu Apr 12 18:36:43 2018
GPGPU-Sim uArch: cycles simulated: 4539500  inst.: 313862709 (ipc=69.1) sim_rate=84896 (inst/sec) elapsed = 0:1:01:37 / Thu Apr 12 18:36:44 2018
GPGPU-Sim PTX: 319200000 instructions simulated : ctaid=(5,3,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 4543000  inst.: 313908573 (ipc=69.1) sim_rate=84886 (inst/sec) elapsed = 0:1:01:38 / Thu Apr 12 18:36:45 2018
GPGPU-Sim uArch: cycles simulated: 4546500  inst.: 313945856 (ipc=69.1) sim_rate=84873 (inst/sec) elapsed = 0:1:01:39 / Thu Apr 12 18:36:46 2018
GPGPU-Sim PTX: 319300000 instructions simulated : ctaid=(7,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4550000  inst.: 313986932 (ipc=69.0) sim_rate=84861 (inst/sec) elapsed = 0:1:01:40 / Thu Apr 12 18:36:47 2018
GPGPU-Sim uArch: cycles simulated: 4553000  inst.: 314022425 (ipc=69.0) sim_rate=84847 (inst/sec) elapsed = 0:1:01:41 / Thu Apr 12 18:36:48 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4553552,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4556500  inst.: 314059710 (ipc=68.9) sim_rate=84835 (inst/sec) elapsed = 0:1:01:42 / Thu Apr 12 18:36:49 2018
GPGPU-Sim PTX: 319400000 instructions simulated : ctaid=(7,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4559500  inst.: 314091122 (ipc=68.9) sim_rate=84820 (inst/sec) elapsed = 0:1:01:43 / Thu Apr 12 18:36:50 2018
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4559507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4563000  inst.: 314129857 (ipc=68.8) sim_rate=84808 (inst/sec) elapsed = 0:1:01:44 / Thu Apr 12 18:36:51 2018
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4563814,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4566500  inst.: 314157079 (ipc=68.8) sim_rate=84792 (inst/sec) elapsed = 0:1:01:45 / Thu Apr 12 18:36:52 2018
GPGPU-Sim PTX: 319500000 instructions simulated : ctaid=(8,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 4570500  inst.: 314192390 (ipc=68.7) sim_rate=84779 (inst/sec) elapsed = 0:1:01:46 / Thu Apr 12 18:36:53 2018
GPGPU-Sim uArch: cycles simulated: 4575000  inst.: 314228138 (ipc=68.7) sim_rate=84766 (inst/sec) elapsed = 0:1:01:47 / Thu Apr 12 18:36:54 2018
GPGPU-Sim uArch: cycles simulated: 4579000  inst.: 314259905 (ipc=68.6) sim_rate=84751 (inst/sec) elapsed = 0:1:01:48 / Thu Apr 12 18:36:55 2018
GPGPU-Sim PTX: 319600000 instructions simulated : ctaid=(4,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 4583000  inst.: 314295491 (ipc=68.6) sim_rate=84738 (inst/sec) elapsed = 0:1:01:49 / Thu Apr 12 18:36:56 2018
GPGPU-Sim uArch: cycles simulated: 4587000  inst.: 314330116 (ipc=68.5) sim_rate=84725 (inst/sec) elapsed = 0:1:01:50 / Thu Apr 12 18:36:57 2018
GPGPU-Sim uArch: cycles simulated: 4590500  inst.: 314362552 (ipc=68.5) sim_rate=84711 (inst/sec) elapsed = 0:1:01:51 / Thu Apr 12 18:36:58 2018
GPGPU-Sim PTX: 319700000 instructions simulated : ctaid=(8,5,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4592906,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4594500  inst.: 314392160 (ipc=68.4) sim_rate=84696 (inst/sec) elapsed = 0:1:01:52 / Thu Apr 12 18:36:59 2018
GPGPU-Sim uArch: cycles simulated: 4599000  inst.: 314423981 (ipc=68.4) sim_rate=84681 (inst/sec) elapsed = 0:1:01:53 / Thu Apr 12 18:37:00 2018
GPGPU-Sim uArch: cycles simulated: 4604000  inst.: 314457160 (ipc=68.3) sim_rate=84668 (inst/sec) elapsed = 0:1:01:54 / Thu Apr 12 18:37:01 2018
GPGPU-Sim PTX: 319800000 instructions simulated : ctaid=(4,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 4608000  inst.: 314482237 (ipc=68.2) sim_rate=84652 (inst/sec) elapsed = 0:1:01:55 / Thu Apr 12 18:37:02 2018
GPGPU-Sim uArch: cycles simulated: 4612000  inst.: 314515444 (ipc=68.2) sim_rate=84638 (inst/sec) elapsed = 0:1:01:56 / Thu Apr 12 18:37:03 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4614960,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4616000  inst.: 314545330 (ipc=68.1) sim_rate=84623 (inst/sec) elapsed = 0:1:01:57 / Thu Apr 12 18:37:04 2018
GPGPU-Sim PTX: 319900000 instructions simulated : ctaid=(4,2,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (4620474,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4620500  inst.: 314572026 (ipc=68.1) sim_rate=84607 (inst/sec) elapsed = 0:1:01:58 / Thu Apr 12 18:37:05 2018
GPGPU-Sim uArch: cycles simulated: 4625000  inst.: 314595171 (ipc=68.0) sim_rate=84591 (inst/sec) elapsed = 0:1:01:59 / Thu Apr 12 18:37:06 2018
GPGPU-Sim uArch: cycles simulated: 4630000  inst.: 314620452 (ipc=68.0) sim_rate=84575 (inst/sec) elapsed = 0:1:02:00 / Thu Apr 12 18:37:07 2018
GPGPU-Sim uArch: cycles simulated: 4635000  inst.: 314646320 (ipc=67.9) sim_rate=84559 (inst/sec) elapsed = 0:1:02:01 / Thu Apr 12 18:37:08 2018
GPGPU-Sim PTX: 320000000 instructions simulated : ctaid=(4,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 4640000  inst.: 314674028 (ipc=67.8) sim_rate=84544 (inst/sec) elapsed = 0:1:02:02 / Thu Apr 12 18:37:09 2018
GPGPU-Sim uArch: cycles simulated: 4644500  inst.: 314695034 (ipc=67.8) sim_rate=84527 (inst/sec) elapsed = 0:1:02:03 / Thu Apr 12 18:37:10 2018
GPGPU-Sim uArch: cycles simulated: 4649500  inst.: 314721413 (ipc=67.7) sim_rate=84511 (inst/sec) elapsed = 0:1:02:04 / Thu Apr 12 18:37:11 2018
GPGPU-Sim uArch: cycles simulated: 4654500  inst.: 314749193 (ipc=67.6) sim_rate=84496 (inst/sec) elapsed = 0:1:02:05 / Thu Apr 12 18:37:12 2018
GPGPU-Sim PTX: 320100000 instructions simulated : ctaid=(8,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 4659000  inst.: 314773216 (ipc=67.6) sim_rate=84480 (inst/sec) elapsed = 0:1:02:06 / Thu Apr 12 18:37:13 2018
GPGPU-Sim uArch: cycles simulated: 4664000  inst.: 314799657 (ipc=67.5) sim_rate=84464 (inst/sec) elapsed = 0:1:02:07 / Thu Apr 12 18:37:14 2018
GPGPU-Sim uArch: cycles simulated: 4668500  inst.: 314821951 (ipc=67.4) sim_rate=84447 (inst/sec) elapsed = 0:1:02:08 / Thu Apr 12 18:37:15 2018
GPGPU-Sim uArch: cycles simulated: 4673000  inst.: 314845337 (ipc=67.4) sim_rate=84431 (inst/sec) elapsed = 0:1:02:09 / Thu Apr 12 18:37:16 2018
GPGPU-Sim PTX: 320200000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 4678000  inst.: 314869165 (ipc=67.3) sim_rate=84415 (inst/sec) elapsed = 0:1:02:10 / Thu Apr 12 18:37:17 2018
GPGPU-Sim uArch: cycles simulated: 4683000  inst.: 314893478 (ipc=67.2) sim_rate=84399 (inst/sec) elapsed = 0:1:02:11 / Thu Apr 12 18:37:18 2018
GPGPU-Sim uArch: cycles simulated: 4688000  inst.: 314920836 (ipc=67.2) sim_rate=84383 (inst/sec) elapsed = 0:1:02:12 / Thu Apr 12 18:37:19 2018
GPGPU-Sim uArch: cycles simulated: 4693000  inst.: 314947121 (ipc=67.1) sim_rate=84368 (inst/sec) elapsed = 0:1:02:13 / Thu Apr 12 18:37:20 2018
GPGPU-Sim PTX: 320300000 instructions simulated : ctaid=(8,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 4697500  inst.: 314969633 (ipc=67.1) sim_rate=84351 (inst/sec) elapsed = 0:1:02:14 / Thu Apr 12 18:37:21 2018
GPGPU-Sim uArch: cycles simulated: 4702000  inst.: 314993383 (ipc=67.0) sim_rate=84335 (inst/sec) elapsed = 0:1:02:15 / Thu Apr 12 18:37:22 2018
GPGPU-Sim uArch: cycles simulated: 4706500  inst.: 315017771 (ipc=66.9) sim_rate=84319 (inst/sec) elapsed = 0:1:02:16 / Thu Apr 12 18:37:23 2018
GPGPU-Sim uArch: cycles simulated: 4710500  inst.: 315038635 (ipc=66.9) sim_rate=84302 (inst/sec) elapsed = 0:1:02:17 / Thu Apr 12 18:37:24 2018
GPGPU-Sim PTX: 320400000 instructions simulated : ctaid=(8,6,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 4715500  inst.: 315063109 (ipc=66.8) sim_rate=84286 (inst/sec) elapsed = 0:1:02:18 / Thu Apr 12 18:37:25 2018
GPGPU-Sim uArch: cycles simulated: 4719500  inst.: 315085353 (ipc=66.8) sim_rate=84269 (inst/sec) elapsed = 0:1:02:19 / Thu Apr 12 18:37:26 2018
GPGPU-Sim uArch: cycles simulated: 4723500  inst.: 315104549 (ipc=66.7) sim_rate=84252 (inst/sec) elapsed = 0:1:02:20 / Thu Apr 12 18:37:27 2018
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4724380,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4728500  inst.: 315125664 (ipc=66.6) sim_rate=84235 (inst/sec) elapsed = 0:1:02:21 / Thu Apr 12 18:37:28 2018
GPGPU-Sim uArch: cycles simulated: 4733000  inst.: 315144600 (ipc=66.6) sim_rate=84218 (inst/sec) elapsed = 0:1:02:22 / Thu Apr 12 18:37:29 2018
GPGPU-Sim PTX: 320500000 instructions simulated : ctaid=(5,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 4739000  inst.: 315168457 (ipc=66.5) sim_rate=84202 (inst/sec) elapsed = 0:1:02:23 / Thu Apr 12 18:37:30 2018
GPGPU-Sim uArch: cycles simulated: 4744500  inst.: 315190810 (ipc=66.4) sim_rate=84185 (inst/sec) elapsed = 0:1:02:24 / Thu Apr 12 18:37:31 2018
GPGPU-Sim uArch: cycles simulated: 4750000  inst.: 315213158 (ipc=66.4) sim_rate=84169 (inst/sec) elapsed = 0:1:02:25 / Thu Apr 12 18:37:32 2018
GPGPU-Sim uArch: cycles simulated: 4755500  inst.: 315236770 (ipc=66.3) sim_rate=84152 (inst/sec) elapsed = 0:1:02:26 / Thu Apr 12 18:37:33 2018
GPGPU-Sim PTX: 320600000 instructions simulated : ctaid=(8,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 4760500  inst.: 315255246 (ipc=66.2) sim_rate=84135 (inst/sec) elapsed = 0:1:02:27 / Thu Apr 12 18:37:34 2018
GPGPU-Sim uArch: cycles simulated: 4766500  inst.: 315281217 (ipc=66.1) sim_rate=84119 (inst/sec) elapsed = 0:1:02:28 / Thu Apr 12 18:37:35 2018
GPGPU-Sim uArch: cycles simulated: 4772000  inst.: 315303979 (ipc=66.1) sim_rate=84103 (inst/sec) elapsed = 0:1:02:29 / Thu Apr 12 18:37:36 2018
GPGPU-Sim uArch: cycles simulated: 4777000  inst.: 315323525 (ipc=66.0) sim_rate=84086 (inst/sec) elapsed = 0:1:02:30 / Thu Apr 12 18:37:37 2018
GPGPU-Sim uArch: cycles simulated: 4782000  inst.: 315344073 (ipc=65.9) sim_rate=84069 (inst/sec) elapsed = 0:1:02:31 / Thu Apr 12 18:37:38 2018
GPGPU-Sim PTX: 320700000 instructions simulated : ctaid=(4,2,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 4787000  inst.: 315367422 (ipc=65.9) sim_rate=84053 (inst/sec) elapsed = 0:1:02:32 / Thu Apr 12 18:37:39 2018
GPGPU-Sim uArch: cycles simulated: 4793000  inst.: 315389907 (ipc=65.8) sim_rate=84036 (inst/sec) elapsed = 0:1:02:33 / Thu Apr 12 18:37:40 2018
GPGPU-Sim uArch: cycles simulated: 4798500  inst.: 315412577 (ipc=65.7) sim_rate=84020 (inst/sec) elapsed = 0:1:02:34 / Thu Apr 12 18:37:41 2018
GPGPU-Sim uArch: cycles simulated: 4803500  inst.: 315432624 (ipc=65.7) sim_rate=84003 (inst/sec) elapsed = 0:1:02:35 / Thu Apr 12 18:37:42 2018
GPGPU-Sim PTX: 320800000 instructions simulated : ctaid=(8,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 4808500  inst.: 315456230 (ipc=65.6) sim_rate=83987 (inst/sec) elapsed = 0:1:02:36 / Thu Apr 12 18:37:43 2018
GPGPU-Sim uArch: cycles simulated: 4814000  inst.: 315477626 (ipc=65.5) sim_rate=83970 (inst/sec) elapsed = 0:1:02:37 / Thu Apr 12 18:37:44 2018
GPGPU-Sim uArch: cycles simulated: 4819500  inst.: 315500370 (ipc=65.5) sim_rate=83954 (inst/sec) elapsed = 0:1:02:38 / Thu Apr 12 18:37:45 2018
GPGPU-Sim uArch: cycles simulated: 4824500  inst.: 315521150 (ipc=65.4) sim_rate=83937 (inst/sec) elapsed = 0:1:02:39 / Thu Apr 12 18:37:46 2018
GPGPU-Sim PTX: 320900000 instructions simulated : ctaid=(5,3,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 4830500  inst.: 315546494 (ipc=65.3) sim_rate=83921 (inst/sec) elapsed = 0:1:02:40 / Thu Apr 12 18:37:47 2018
GPGPU-Sim uArch: cycles simulated: 4835500  inst.: 315567218 (ipc=65.3) sim_rate=83905 (inst/sec) elapsed = 0:1:02:41 / Thu Apr 12 18:37:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4836485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: cycles simulated: 4840500  inst.: 315584520 (ipc=65.2) sim_rate=83887 (inst/sec) elapsed = 0:1:02:42 / Thu Apr 12 18:37:49 2018
GPGPU-Sim uArch: cycles simulated: 4846500  inst.: 315602016 (ipc=65.1) sim_rate=83869 (inst/sec) elapsed = 0:1:02:43 / Thu Apr 12 18:37:50 2018
GPGPU-Sim uArch: cycles simulated: 4852500  inst.: 315621904 (ipc=65.0) sim_rate=83852 (inst/sec) elapsed = 0:1:02:44 / Thu Apr 12 18:37:51 2018
GPGPU-Sim uArch: cycles simulated: 4858500  inst.: 315638182 (ipc=65.0) sim_rate=83834 (inst/sec) elapsed = 0:1:02:45 / Thu Apr 12 18:37:52 2018
GPGPU-Sim PTX: 321000000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 4865000  inst.: 315655909 (ipc=64.9) sim_rate=83817 (inst/sec) elapsed = 0:1:02:46 / Thu Apr 12 18:37:53 2018
GPGPU-Sim uArch: cycles simulated: 4871000  inst.: 315675845 (ipc=64.8) sim_rate=83800 (inst/sec) elapsed = 0:1:02:47 / Thu Apr 12 18:37:54 2018
GPGPU-Sim uArch: cycles simulated: 4877500  inst.: 315694857 (ipc=64.7) sim_rate=83783 (inst/sec) elapsed = 0:1:02:48 / Thu Apr 12 18:37:55 2018
GPGPU-Sim uArch: cycles simulated: 4883000  inst.: 315706042 (ipc=64.7) sim_rate=83763 (inst/sec) elapsed = 0:1:02:49 / Thu Apr 12 18:37:56 2018
GPGPU-Sim uArch: cycles simulated: 4889000  inst.: 315718766 (ipc=64.6) sim_rate=83745 (inst/sec) elapsed = 0:1:02:50 / Thu Apr 12 18:37:57 2018
GPGPU-Sim uArch: cycles simulated: 4895000  inst.: 315732066 (ipc=64.5) sim_rate=83726 (inst/sec) elapsed = 0:1:02:51 / Thu Apr 12 18:37:58 2018
GPGPU-Sim PTX: 321100000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 4902000  inst.: 315745664 (ipc=64.4) sim_rate=83707 (inst/sec) elapsed = 0:1:02:52 / Thu Apr 12 18:37:59 2018
GPGPU-Sim uArch: cycles simulated: 4907500  inst.: 315757904 (ipc=64.3) sim_rate=83688 (inst/sec) elapsed = 0:1:02:53 / Thu Apr 12 18:38:00 2018
GPGPU-Sim uArch: cycles simulated: 4914500  inst.: 315772604 (ipc=64.3) sim_rate=83670 (inst/sec) elapsed = 0:1:02:54 / Thu Apr 12 18:38:01 2018
GPGPU-Sim uArch: cycles simulated: 4920500  inst.: 315786256 (ipc=64.2) sim_rate=83651 (inst/sec) elapsed = 0:1:02:55 / Thu Apr 12 18:38:02 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4920669,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 4927000  inst.: 315793904 (ipc=64.1) sim_rate=83631 (inst/sec) elapsed = 0:1:02:56 / Thu Apr 12 18:38:03 2018
GPGPU-Sim uArch: cycles simulated: 4933500  inst.: 315802992 (ipc=64.0) sim_rate=83612 (inst/sec) elapsed = 0:1:02:57 / Thu Apr 12 18:38:04 2018
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4935072,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' finished on shader 3.
Destroy streams for kernel 1: size 0
kernel_name = _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 4935073
gpu_sim_insn = 315805040
gpu_ipc =      63.9920
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3767 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8672
	minimum = 6
	maximum = 703
Network latency average = 14.4592
	minimum = 6
	maximum = 581
Slowest packet = 3391
Flit latency average = 12.3144
	minimum = 6
	maximum = 579
Slowest flit = 9472
Fragmentation average = 0.0134194
	minimum = 0
	maximum = 386
Injected packet rate average = 0.0395198
	minimum = 0.0314601 (at node 14)
	maximum = 0.0472554 (at node 18)
Accepted packet rate average = 0.0395198
	minimum = 0.0314149 (at node 14)
	maximum = 0.0473278 (at node 18)
Injected flit rate average = 0.111244
	minimum = 0.0532728 (at node 14)
	maximum = 0.190044 (at node 18)
Accepted flit rate average= 0.111244
	minimum = 0.0722842 (at node 16)
	maximum = 0.167487 (at node 3)
Injected packet length average = 2.81488
Accepted packet length average = 2.81488
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 57 sec (3777 sec)
gpgpu_simulation_rate = 83612 (inst/sec)
gpgpu_simulation_rate = 1306 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 4935073
gpu_tot_sim_insn = 315805040
gpu_tot_ipc =      63.9920
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 542560
gpu_stall_icnt2sh    = 3829908
gpu_total_sim_rate=83612

========= Core RFC stats =========
	Total RFC Accesses     = 28102574
	Total RFC Misses       = 18060521
	Total RFC Read Misses  = 6951573
	Total RFC Write Misses = 11108948
	Total RFC Evictions    = 11966457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6666925
	L1I_total_cache_misses = 880582
	L1I_total_cache_miss_rate = 0.1321
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 28931648
L1D_cache:
	L1D_cache_core[0]: Access = 130819, Miss = 108581, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 117866
	L1D_cache_core[1]: Access = 152832, Miss = 130361, Miss_rate = 0.853, Pending_hits = 3, Reservation_fails = 186053
	L1D_cache_core[2]: Access = 154595, Miss = 132074, Miss_rate = 0.854, Pending_hits = 1, Reservation_fails = 196351
	L1D_cache_core[3]: Access = 169362, Miss = 141071, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 181737
	L1D_cache_core[4]: Access = 143091, Miss = 119456, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 134924
	L1D_cache_core[5]: Access = 141063, Miss = 117854, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 148602
	L1D_cache_core[6]: Access = 134966, Miss = 113080, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 139249
	L1D_cache_core[7]: Access = 154025, Miss = 126681, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 147810
	L1D_cache_core[8]: Access = 134697, Miss = 113810, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 124827
	L1D_cache_core[9]: Access = 146459, Miss = 120788, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 143634
	L1D_cache_core[10]: Access = 130601, Miss = 111404, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 140488
	L1D_cache_core[11]: Access = 135418, Miss = 114968, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 149734
	L1D_cache_core[12]: Access = 131596, Miss = 111583, Miss_rate = 0.848, Pending_hits = 1, Reservation_fails = 161108
	L1D_cache_core[13]: Access = 130745, Miss = 108507, Miss_rate = 0.830, Pending_hits = 1, Reservation_fails = 127918
	L1D_cache_core[14]: Access = 126092, Miss = 105994, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 127632
	L1D_total_cache_accesses = 2116361
	L1D_total_cache_misses = 1776212
	L1D_total_cache_miss_rate = 0.8393
	L1D_total_cache_pending_hits = 6
	L1D_total_cache_reservation_fails = 2227933
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 155996
	L1C_total_cache_misses = 1062
	L1C_total_cache_miss_rate = 0.0068
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4184
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1155881
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1683290
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 5844
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 151468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 124156
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 154934
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1062
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211330
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 367241
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 267778
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 53246
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5786343
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880582
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 28931648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94685, 85610, 103638, 100529, 99892, 112445, 78017, 86766, 
gpgpu_n_tot_thrd_icount = 398816928
gpgpu_n_tot_w_icount = 12463029
gpgpu_n_stall_shd_mem = 3514381
gpgpu_n_mem_read_local = 151468
gpgpu_n_mem_write_local = 267784
gpgpu_n_mem_read_global = 1155881
gpgpu_n_mem_write_global = 416189
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 10849483
gpgpu_n_store_insn = 9588587
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4107180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4184
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4184
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3510197
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1376254	W0_Idle:23132879	W0_Scoreboard:97841760	W1:317464	W2:266322	W3:223700	W4:173800	W5:147210	W6:131763	W7:115644	W8:125033	W9:90341	W10:96627	W11:93311	W12:89337	W13:81184	W14:162524	W15:83418	W16:632268	W17:62222	W18:63773	W19:65770	W20:63821	W21:56093	W22:63376	W23:65089	W24:59997	W25:54995	W26:59573	W27:52173	W28:1039018	W29:48978	W30:47224	W31:54475	W32:7776506
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9247048 {8:1155881,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26456696 {40:225670,72:124491,136:62254,}
traffic_breakdown_coretomem[INST_ACC_R] = 5147632 {8:643454,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 513264 {136:3774,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 1211744 {8:151468,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 34618240 {40:5332,72:20133,136:242319,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 157199816 {136:1155881,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3299320 {8:412415,}
traffic_breakdown_memtocore[INST_ACC_R] = 87509744 {136:643454,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 20599648 {136:151468,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 2142272 {8:267784,}
maxmrqlatency = 506 
maxdqlatency = 0 
maxmflatency = 1211 
averagemflatency = 276 
max_icnt2mem_latency = 886 
max_icnt2sh_latency = 4935072 
mrq_lat_table:986908 	27934 	21991 	84656 	403562 	197104 	77672 	11551 	393 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	612132 	1337830 	37629 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1708014 	524288 	241956 	89334 	47134 	23585 	525 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	399851 	572724 	298002 	36560 	272 	0 	0 	0 	0 	112 	968 	2187 	19957 	25927 	27262 	83504 	82229 	143622 	276477 	17954 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3768 	5862 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        30        28        32        36        30        28        26        42        24        26        38        54        26        30        28        30 
dram[1]:        24        28        18        18        36        42        24        34        32        34        34        32        24        30        30        30 
dram[2]:        34        22        22        24        34        30        30        32        52        40        32        32        46        38        26        38 
dram[3]:        20        18        24        22        24        30        28        24        52        56        34        28        40        42        30        28 
dram[4]:        18        30        20        20        18        18        34        40        46        42        34        34        26        30        34        22 
dram[5]:        16        18        32        28        16        22        36        40        30        26        42        38        24        20        38        34 
maximum service time to same row:
dram[0]:     52513     41417     46055     66518     44609     43891     82336     45516     49049     50682     74850     89214     86561     63497     52838     39408 
dram[1]:     31988     31969     29047     38648     23424     31785     30561     41982     33961     39821     36803     40883     26471     32634     45023     34953 
dram[2]:     43761     80187     87301     90730     95183     80684     90447     82260     80625     90798     81178     78964    104249     59148     44270     45669 
dram[3]:     41609     46339     47059     75156     42590     59103     54819     49318     74761     44573     94397     89807     91420     94058     33639     58453 
dram[4]:     39766     29224     35388     39630     33278     31184     38758     39332     35448     54151     47976     49224     41513     35017     38578     30648 
dram[5]:     58393     59053     74785     54919    107280    104031     80086     80084     54404     48978    104442     54917     55642     44461     51343     41953 
average row accesses per activate:
dram[0]:  1.749325  1.738656  1.716270  1.699672  1.705457  1.703732  1.736919  1.731201  1.762685  1.756589  1.740402  1.738225  1.751491  1.756835  1.759494  1.747564 
dram[1]:  1.751315  1.739618  1.692818  1.701912  1.693135  1.698190  1.741496  1.734670  1.761993  1.747213  1.733521  1.726942  1.753115  1.747378  1.759864  1.736730 
dram[2]:  1.750837  1.735253  1.691910  1.700036  1.701163  1.702254  1.723676  1.713994  1.742922  1.750207  1.715830  1.729619  1.753572  1.741103  1.741911  1.733072 
dram[3]:  1.754304  1.751948  1.696846  1.712783  1.700363  1.703045  1.736034  1.730325  1.729960  1.730257  1.727364  1.739174  1.750928  1.760900  1.749568  1.751915 
dram[4]:  1.743035  1.750643  1.691749  1.691302  1.690854  1.685777  1.727758  1.715973  1.746591  1.731414  1.730914  1.724998  1.755580  1.761565  1.730591  1.737782 
dram[5]:  1.725544  1.740433  1.702236  1.711696  1.699497  1.699459  1.729184  1.715480  1.741184  1.748219  1.732910  1.734673  1.745259  1.748275  1.731941  1.739479 
average row locality = 1811771/1047271 = 1.729993
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     12418     12534     12718     12706     13376     13269     12396     12357     12639     12721     12561     12466     12615     12664     12244     12227 
dram[1]:     12534     12734     12933     12929     13387     13497     12605     12589     12654     12787     12646     12610     12709     12795     12364     12278 
dram[2]:     12538     12693     12958     12894     13346     13301     12550     12663     12776     12757     12650     12672     12697     12778     12488     12427 
dram[3]:     12595     12617     12705     12730     13265     13187     12410     12483     12735     12698     12705     12649     12698     12680     12461     12362 
dram[4]:     12643     12531     12684     12770     13267     13322     12511     12465     12756     12814     12616     12673     12811     12744     12246     12266 
dram[5]:     12533     12467     12787     12807     13198     13328     12479     12507     12811     12670     12551     12624     12737     12762     12377     12339 
total reads: 1219226
bank skew: 13497/12227 = 1.10
chip skew: 204188/201911 = 1.01
number of total write accesses:
dram[0]:      5719      5781      5943      5970      6438      6450      6526      6591      6294      6273      6298      6319      6175      6229      5687      5710 
dram[1]:      5783      5866      5947      6032      6443      6489      6696      6704      6335      6331      6395      6395      6286      6365      5745      5718 
dram[2]:      5774      5810      6010      6007      6396      6486      6619      6628      6309      6273      6243      6295      6203      6254      5708      5694 
dram[3]:      5848      5817      5962      5989      6398      6444      6577      6535      6343      6276      6277      6268      6170      6181      5780      5709 
dram[4]:      5814      5835      5954      5995      6423      6496      6598      6572      6329      6306      6270      6352      6302      6258      5721      5727 
dram[5]:      5794      5771      5941      5984      6404      6452      6606      6576      6248      6223      6258      6277      6220      6240      5701      5682 
total reads: 592545
bank skew: 6704/5682 = 1.18
chip skew: 99530/98377 = 1.01
average mf latency per bank:
dram[0]:        300       302       303       307       294       297       295       296       301       305       305       308       302       306       308       310
dram[1]:        302       303       305       306       298       297       295       298       304       306       307       309       304       306       308       311
dram[2]:        303       305       303       309       295       299       295       298       303       307       304       309       305       309       308       312
dram[3]:        301       302       307       306       298       299       297       297       303       306       307       310       306       306       310       310
dram[4]:        299       303       301       304       295       298       294       297       301       304       305       308       303       305       307       309
dram[5]:        299       300       302       304       293       295       294       295       304       304       306       308       305       306       307       311
maximum mf latency per bank:
dram[0]:        852       850      1004       952       834       849       959       931       847       870       868       884       871       855       824       957
dram[1]:        905       815      1006       958       998       989       973      1014       883       859       917       899       955       881       915       861
dram[2]:        976       843       875       937       975       896       811       886       886       874       989       873       953       898       903       839
dram[3]:        889       865      1021       887       918       915       928       901       973       928       931       903      1014       978      1009       907
dram[4]:        812       883       828       837       849       880       887       904       826       860       798       849       865       878       802       850
dram[5]:       1046       962      1211      1167       865       899      1080      1074      1096       968      1071      1024      1140       973       955       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5588696 n_act=172944 n_pre=172928 n_req=300314 n_rd=403822 n_write=175906 bw_util=0.178
n_activity=3581811 dram_eff=0.3237
bk0: 24836a 5990232i bk1: 25068a 5966668i bk2: 25436a 5962379i bk3: 25412a 5945824i bk4: 26752a 5930994i bk5: 26538a 5916089i bk6: 24792a 5941153i bk7: 24714a 5928423i bk8: 25278a 5954907i bk9: 25442a 5940973i bk10: 25122a 5946315i bk11: 24932a 5937205i bk12: 25230a 5959455i bk13: 25328a 5943104i bk14: 24488a 5977241i bk15: 24454a 5967311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.902025
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5577659 n_act=175305 n_pre=175289 n_req=303581 n_rd=408102 n_write=177941 bw_util=0.1799
n_activity=3640675 dram_eff=0.3219
bk0: 25068a 5979771i bk1: 25468a 5958036i bk2: 25866a 5947442i bk3: 25858a 5933366i bk4: 26774a 5925018i bk5: 26994a 5904258i bk6: 25210a 5929095i bk7: 25178a 5912852i bk8: 25308a 5953398i bk9: 25574a 5934260i bk10: 25292a 5941917i bk11: 25220a 5926496i bk12: 25418a 5953250i bk13: 25590a 5930360i bk14: 24728a 5974282i bk15: 24556a 5964770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.912944
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5578672 n_act=175478 n_pre=175462 n_req=302897 n_rd=408376 n_write=176308 bw_util=0.1795
n_activity=3629059 dram_eff=0.3222
bk0: 25076a 5985903i bk1: 25386a 5959036i bk2: 25916a 5949294i bk3: 25788a 5934326i bk4: 26692a 5930823i bk5: 26602a 5917320i bk6: 25100a 5932669i bk7: 25326a 5916234i bk8: 25552a 5950261i bk9: 25514a 5937451i bk10: 25300a 5944538i bk11: 25344a 5932261i bk12: 25394a 5957352i bk13: 25556a 5938280i bk14: 24976a 5975017i bk15: 24854a 5961284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.894498
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583888 n_act=174076 n_pre=174060 n_req=301554 n_rd=405960 n_write=176312 bw_util=0.1788
n_activity=3599432 dram_eff=0.3235
bk0: 25190a 5977114i bk1: 25234a 5963355i bk2: 25410a 5956456i bk3: 25460a 5940331i bk4: 26530a 5930341i bk5: 26374a 5918039i bk6: 24820a 5935907i bk7: 24966a 5924744i bk8: 25470a 5949226i bk9: 25396a 5936618i bk10: 25410a 5943836i bk11: 25298a 5931481i bk12: 25396a 5955878i bk13: 25360a 5944203i bk14: 24922a 5970704i bk15: 24724a 5962190i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.904611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5581106 n_act=175068 n_pre=175052 n_req=302071 n_rd=406238 n_write=176832 bw_util=0.179
n_activity=3643018 dram_eff=0.3201
bk0: 25286a 5976488i bk1: 25062a 5966605i bk2: 25368a 5957767i bk3: 25540a 5942608i bk4: 26534a 5931873i bk5: 26644a 5912561i bk6: 25022a 5933319i bk7: 24930a 5919751i bk8: 25512a 5954454i bk9: 25628a 5934315i bk10: 25232a 5949394i bk11: 25346a 5927400i bk12: 25622a 5953740i bk13: 25488a 5946054i bk14: 24492a 5979804i bk15: 24532a 5968493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.897341
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6514296 n_nop=5583653 n_act=174455 n_pre=174439 n_req=301354 n_rd=405954 n_write=175795 bw_util=0.1786
n_activity=3610212 dram_eff=0.3223
bk0: 25066a 5981834i bk1: 24934a 5969419i bk2: 25574a 5959721i bk3: 25614a 5944431i bk4: 26396a 5936650i bk5: 26656a 5916453i bk6: 24958a 5936877i bk7: 25014a 5923897i bk8: 25622a 5953950i bk9: 25340a 5945615i bk10: 25102a 5948314i bk11: 25248a 5930751i bk12: 25474a 5956876i bk13: 25524a 5942211i bk14: 24754a 5976024i bk15: 24678a 5965520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.883979

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220980, Miss = 100967, Miss_rate = 0.457, Pending_hits = 2692, Reservation_fails = 978
L2_cache_bank[1]: Access = 210785, Miss = 100944, Miss_rate = 0.479, Pending_hits = 2774, Reservation_fails = 616
L2_cache_bank[2]: Access = 210023, Miss = 101832, Miss_rate = 0.485, Pending_hits = 2799, Reservation_fails = 1021
L2_cache_bank[3]: Access = 233566, Miss = 102219, Miss_rate = 0.438, Pending_hits = 2820, Reservation_fails = 1105
L2_cache_bank[4]: Access = 216324, Miss = 102003, Miss_rate = 0.472, Pending_hits = 2527, Reservation_fails = 1334
L2_cache_bank[5]: Access = 230217, Miss = 102185, Miss_rate = 0.444, Pending_hits = 2607, Reservation_fails = 1302
L2_cache_bank[6]: Access = 213086, Miss = 101574, Miss_rate = 0.477, Pending_hits = 2751, Reservation_fails = 1250
L2_cache_bank[7]: Access = 216071, Miss = 101406, Miss_rate = 0.469, Pending_hits = 2757, Reservation_fails = 1832
L2_cache_bank[8]: Access = 217412, Miss = 101534, Miss_rate = 0.467, Pending_hits = 2796, Reservation_fails = 1036
L2_cache_bank[9]: Access = 226924, Miss = 101585, Miss_rate = 0.448, Pending_hits = 2811, Reservation_fails = 1012
L2_cache_bank[10]: Access = 220044, Miss = 101473, Miss_rate = 0.461, Pending_hits = 2772, Reservation_fails = 755
L2_cache_bank[11]: Access = 219404, Miss = 101504, Miss_rate = 0.463, Pending_hits = 2725, Reservation_fails = 1271
L2_total_cache_accesses = 2634836
L2_total_cache_misses = 1219226
L2_total_cache_miss_rate = 0.4627
L2_total_cache_pending_hits = 32831
L2_total_cache_reservation_fails = 13512
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 421323
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 712245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9367
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7695
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 2614
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 141159
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 36
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 49
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 286991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 362
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 24187
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 7124
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 236473
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 2284
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 1490
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 640250
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 410
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2794
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 3107
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=10434394
icnt_total_pkts_simt_to_mem=4388474
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
 Step number? Path to File? 
 opening ./data/wsm5_in_010
