-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity uz_NN_acc_Loop_1_proc1_Pipeline_copy_observation is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Observation_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    Observation_ce0 : OUT STD_LOGIC;
    Observation_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_23_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_23_out_ap_vld : OUT STD_LOGIC;
    Observation_local_22_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_22_out_ap_vld : OUT STD_LOGIC;
    Observation_local_21_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_21_out_ap_vld : OUT STD_LOGIC;
    Observation_local_20_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_20_out_ap_vld : OUT STD_LOGIC;
    Observation_local_19_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_19_out_ap_vld : OUT STD_LOGIC;
    Observation_local_18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_18_out_ap_vld : OUT STD_LOGIC;
    Observation_local_17_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_17_out_ap_vld : OUT STD_LOGIC;
    Observation_local_16_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_16_out_ap_vld : OUT STD_LOGIC;
    Observation_local_15_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_15_out_ap_vld : OUT STD_LOGIC;
    Observation_local_14_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_14_out_ap_vld : OUT STD_LOGIC;
    Observation_local_13_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_13_out_ap_vld : OUT STD_LOGIC;
    Observation_local_12_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_12_out_ap_vld : OUT STD_LOGIC;
    Observation_local_11_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_11_out_ap_vld : OUT STD_LOGIC;
    Observation_local_10_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_10_out_ap_vld : OUT STD_LOGIC;
    Observation_local_9_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_9_out_ap_vld : OUT STD_LOGIC;
    Observation_local_8_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_8_out_ap_vld : OUT STD_LOGIC;
    Observation_local_7_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_7_out_ap_vld : OUT STD_LOGIC;
    Observation_local_6_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_6_out_ap_vld : OUT STD_LOGIC;
    Observation_local_5_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_5_out_ap_vld : OUT STD_LOGIC;
    Observation_local_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_4_out_ap_vld : OUT STD_LOGIC;
    Observation_local_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_3_out_ap_vld : OUT STD_LOGIC;
    Observation_local_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_2_out_ap_vld : OUT STD_LOGIC;
    Observation_local_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_1_out_ap_vld : OUT STD_LOGIC;
    Observation_local_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    Observation_local_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of uz_NN_acc_Loop_1_proc1_Pipeline_copy_observation is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln148_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal i_3_reg_794 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln150_fu_417_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_116 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln148_fu_411_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (4 downto 0);
    signal Observation_local_fu_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_1_fu_124 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_2_fu_128 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_3_fu_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_4_fu_136 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_5_fu_140 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_6_fu_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_7_fu_148 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_8_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_9_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_10_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_11_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_12_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_13_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_14_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_15_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_16_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_17_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_18_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_19_fu_196 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_20_fu_200 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_21_fu_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_22_fu_208 : STD_LOGIC_VECTOR (31 downto 0);
    signal Observation_local_23_fu_212 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component uz_NN_acc_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component uz_NN_acc_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    i_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln148_fu_405_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_116 <= add_ln148_fu_411_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_116 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_C))) then
                Observation_local_10_fu_160 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_B))) then
                Observation_local_11_fu_164 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_A))) then
                Observation_local_12_fu_168 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_9))) then
                Observation_local_13_fu_172 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_8))) then
                Observation_local_14_fu_176 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_7))) then
                Observation_local_15_fu_180 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_6))) then
                Observation_local_16_fu_184 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_5))) then
                Observation_local_17_fu_188 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_4))) then
                Observation_local_18_fu_192 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_3))) then
                Observation_local_19_fu_196 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_15))) then
                Observation_local_1_fu_124 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_2))) then
                Observation_local_20_fu_200 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_1))) then
                Observation_local_21_fu_204 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_0))) then
                Observation_local_22_fu_208 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((i_3_reg_794 = ap_const_lv5_17) or ((i_3_reg_794 = ap_const_lv5_18) or ((i_3_reg_794 = ap_const_lv5_19) or ((i_3_reg_794 = ap_const_lv5_1A) or ((i_3_reg_794 = ap_const_lv5_1B) or ((i_3_reg_794 = ap_const_lv5_1C) or ((i_3_reg_794 = ap_const_lv5_1D) or ((i_3_reg_794 = ap_const_lv5_1E) or (i_3_reg_794 = ap_const_lv5_1F))))))))))) then
                Observation_local_23_fu_212 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_14))) then
                Observation_local_2_fu_128 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_13))) then
                Observation_local_3_fu_132 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_12))) then
                Observation_local_4_fu_136 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_11))) then
                Observation_local_5_fu_140 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_10))) then
                Observation_local_6_fu_144 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_F))) then
                Observation_local_7_fu_148 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_E))) then
                Observation_local_8_fu_152 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_D))) then
                Observation_local_9_fu_156 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_3_reg_794 = ap_const_lv5_16))) then
                Observation_local_fu_120 <= Observation_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_3_reg_794 <= ap_sig_allocacmp_i_3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Observation_address0 <= zext_ln150_fu_417_p1(5 - 1 downto 0);

    Observation_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_ce0 <= ap_const_logic_1;
        else 
            Observation_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_10_out <= Observation_local_10_fu_160;

    Observation_local_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_10_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_11_out <= Observation_local_11_fu_164;

    Observation_local_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_11_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_12_out <= Observation_local_12_fu_168;

    Observation_local_12_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_12_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_13_out <= Observation_local_13_fu_172;

    Observation_local_13_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_13_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_14_out <= Observation_local_14_fu_176;

    Observation_local_14_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_14_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_15_out <= Observation_local_15_fu_180;

    Observation_local_15_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_15_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_16_out <= Observation_local_16_fu_184;

    Observation_local_16_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_16_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_17_out <= Observation_local_17_fu_188;

    Observation_local_17_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_17_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_18_out <= Observation_local_18_fu_192;

    Observation_local_18_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_18_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_19_out <= Observation_local_19_fu_196;

    Observation_local_19_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_19_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_1_out <= Observation_local_1_fu_124;

    Observation_local_1_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_1_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_20_out <= Observation_local_20_fu_200;

    Observation_local_20_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_20_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_21_out <= Observation_local_21_fu_204;

    Observation_local_21_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_21_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_22_out <= Observation_local_22_fu_208;

    Observation_local_22_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_22_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_23_out <= Observation_local_23_fu_212;

    Observation_local_23_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_23_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_2_out <= Observation_local_2_fu_128;

    Observation_local_2_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_2_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_3_out <= Observation_local_3_fu_132;

    Observation_local_3_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_3_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_4_out <= Observation_local_4_fu_136;

    Observation_local_4_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_4_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_5_out <= Observation_local_5_fu_140;

    Observation_local_5_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_5_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_6_out <= Observation_local_6_fu_144;

    Observation_local_6_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_6_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_7_out <= Observation_local_7_fu_148;

    Observation_local_7_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_7_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_8_out <= Observation_local_8_fu_152;

    Observation_local_8_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_8_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_9_out <= Observation_local_9_fu_156;

    Observation_local_9_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_9_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    Observation_local_out <= Observation_local_fu_120;

    Observation_local_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln148_fu_405_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            Observation_local_out_ap_vld <= ap_const_logic_1;
        else 
            Observation_local_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln148_fu_411_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln148_fu_405_p2)
    begin
        if (((icmp_ln148_fu_405_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_116, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_116;
        end if; 
    end process;

    icmp_ln148_fu_405_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv5_18) else "0";
    zext_ln150_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_3),32));
end behav;
