<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='332' type='void llvm::SwingSchedulerDAG::updateInstruction(llvm::MachineInstr * NewMI, bool LastDef, unsigned int CurStageNum, unsigned int InstrStageNum, llvm::SMSchedule &amp; Schedule, ValueMapTy * VRMap)'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2052' u='c' c='_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2064' u='c' c='_ZN4llvm17SwingSchedulerDAG21generatePipelinedLoopERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2138' u='c' c='_ZN4llvm17SwingSchedulerDAG14generatePrologERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj15430837'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2216' u='c' c='_ZN4llvm17SwingSchedulerDAG14generateEpilogERNS_10SMScheduleEjPNS_17MachineBasicBlockEPNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjj8871859'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2839' u='c' c='_ZN4llvm17SwingSchedulerDAG11addBranchesERNS_17MachineBasicBlockERNS_15SmallVectorImplIPS1_EES4_S6_RNS_10SMScheduleEPNS_8DenseMapIjjNS_12DenseMapInfoI9154485'/>
<def f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2956' ll='2989' type='void llvm::SwingSchedulerDAG::updateInstruction(llvm::MachineInstr * NewMI, bool LastDef, unsigned int CurStageNum, unsigned int InstrStageNum, llvm::SMSchedule &amp; Schedule, ValueMapTy * VRMap)'/>
<doc f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2954'>/// Update the machine instruction with new virtual registers.  This
/// function may change the defintions and/or uses.</doc>
