

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Jul 31 20:44:44 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intcode,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1,lowdata
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 05/01/2024 GMT
    18                           ; 
    19                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4550 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000000                     _GIE	set	32663
    52   000000                     _INT0IE	set	32660
    53   000000                     _LATD	set	3980
    54   000000                     _TRISA	set	3986
    55   000000                     _TRISD	set	3989
    56   000000                     _TRISE	set	3990
    57   000000                     _LATA1	set	31817
    58   000000                     _INTEDG0	set	32654
    59   000000                     _TRISB	set	3987
    60   000000                     _LATE	set	3981
    61   000000                     _INT0IF	set	32657
    62                           
    63                           ; #config settings
    64                           
    65                           	psect	cinit
    66   000862                     __pcinit:
    67                           	callstack 0
    68   000862                     start_initialization:
    69                           	callstack 0
    70   000862                     __initialization:
    71                           	callstack 0
    72   000862                     end_of_initialization:
    73                           	callstack 0
    74   000862                     __end_of__initialization:
    75                           	callstack 0
    76   000862  9003               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    77   000864  9203               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    78   000866  0100               	movlb	0
    79   000868  EF01  F004         	goto	_main	;jump to C main() function
    80                           
    81                           	psect	cstackCOMRAM
    82   000001                     __pcstackCOMRAM:
    83                           	callstack 0
    84   000001                     ??_main:
    85   000001                     
    86                           ; 1 bytes @ 0x0
    87   000001                     	ds	2
    88                           
    89 ;;
    90 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    91 ;;
    92 ;; *************** function _main *****************
    93 ;; Defined at:
    94 ;;		line 10 in file "Laboratorio03.c"
    95 ;; Parameters:    Size  Location     Type
    96 ;;		None
    97 ;; Auto vars:     Size  Location     Type
    98 ;;		None
    99 ;; Return value:  Size  Location     Type
   100 ;;                  1    wreg      void 
   101 ;; Registers used:
   102 ;;		wreg, status,2, status,0
   103 ;; Tracked objects:
   104 ;;		On entry : 0/0
   105 ;;		On exit  : 0/0
   106 ;;		Unchanged: 0/0
   107 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   108 ;;      Params:         0       0       0       0       0       0       0       0       0
   109 ;;      Locals:         0       0       0       0       0       0       0       0       0
   110 ;;      Temps:          2       0       0       0       0       0       0       0       0
   111 ;;      Totals:         2       0       0       0       0       0       0       0       0
   112 ;;Total ram usage:        2 bytes
   113 ;; Hardware stack levels required when called: 1
   114 ;; This function calls:
   115 ;;		Nothing
   116 ;; This function is called by:
   117 ;;		Startup code after reset
   118 ;; This function uses a non-reentrant model
   119 ;;
   120                           
   121                           	psect	text0
   122   000802                     __ptext0:
   123                           	callstack 0
   124   000802                     _main:
   125                           	callstack 30
   126                           
   127                           ;Laboratorio03.c: 11: TRISE=0;
   128                           
   129                           ;incstack = 0
   130   000802  0E00               	movlw	0
   131   000804  6E96               	movwf	150,c	;volatile
   132                           
   133                           ;Laboratorio03.c: 12: TRISD=0;
   134   000806  0E00               	movlw	0
   135   000808  6E95               	movwf	149,c	;volatile
   136                           
   137                           ;Laboratorio03.c: 13: TRISA=0;
   138   00080A  0E00               	movlw	0
   139   00080C  6E92               	movwf	146,c	;volatile
   140                           
   141                           ;Laboratorio03.c: 14: TRISB=1;
   142   00080E  0E01               	movlw	1
   143   000810  6E93               	movwf	147,c	;volatile
   144                           
   145                           ;Laboratorio03.c: 15: LATD = 0b00000000;
   146   000812  0E00               	movlw	0
   147   000814  6E8C               	movwf	140,c	;volatile
   148                           
   149                           ;Laboratorio03.c: 16: LATE = 0b00000111;
   150   000816  0E07               	movlw	7
   151   000818  6E8D               	movwf	141,c	;volatile
   152                           
   153                           ;Laboratorio03.c: 17: INTEDG0=1;
   154   00081A  8CF1               	bsf	4081,6,c	;volatile
   155                           
   156                           ;Laboratorio03.c: 18: INT0IF=0;
   157   00081C  92F2               	bcf	4082,1,c	;volatile
   158                           
   159                           ;Laboratorio03.c: 19: INT0IE=1;
   160   00081E  88F2               	bsf	4082,4,c	;volatile
   161                           
   162                           ;Laboratorio03.c: 20: GIE=1;
   163   000820  8EF2               	bsf	4082,7,c	;volatile
   164   000822                     l797:
   165                           
   166                           ;Laboratorio03.c: 22: LATD++;
   167   000822  2A8C               	incf	140,f,c	;volatile
   168                           
   169                           ;Laboratorio03.c: 23: if(LATD==0b00001010)
   170   000824  0E0A               	movlw	10
   171   000826  188C               	xorwf	140,w,c	;volatile
   172   000828  A4D8               	btfss	status,2,c
   173   00082A  D003               	goto	l805
   174                           
   175                           ;Laboratorio03.c: 24: {;Laboratorio03.c: 25: LATD=0;
   176   00082C  0E00               	movlw	0
   177   00082E  6E8C               	movwf	140,c	;volatile
   178                           
   179                           ;Laboratorio03.c: 26: LATE--;
   180   000830  068D               	decf	141,f,c	;volatile
   181   000832                     l805:
   182                           
   183                           ;Laboratorio03.c: 28: };Laboratorio03.c: 29: _delay((unsigned long)((1000)*(1000000/4000
      +                          .0)));
   184   000832  0E02               	movlw	2
   185   000834  6E02               	movwf	(??_main+1)^0,c
   186   000836  0E45               	movlw	69
   187   000838  6E01               	movwf	??_main^0,c
   188   00083A  0EAA               	movlw	170
   189   00083C                     u57:
   190   00083C  2EE8               	decfsz	wreg,f,c
   191   00083E  D7FE               	bra	u57
   192   000840  2E01               	decfsz	??_main^0,f,c
   193   000842  D7FC               	bra	u57
   194   000844  2E02               	decfsz	(??_main+1)^0,f,c
   195   000846  D7FA               	bra	u57
   196                           
   197                           ;Laboratorio03.c: 30: LATA1=!LATA1;
   198   000848  B289               	btfsc	3977,1,c	;volatile
   199   00084A  D002               	goto	u20
   200   00084C  8289               	bsf	3977,1,c	;volatile
   201   00084E  D7E9               	goto	l797
   202   000850                     u20:
   203   000850  9289               	bcf	3977,1,c	;volatile
   204   000852  D7E7               	goto	l797
   205   000854                     __end_of_main:
   206                           	callstack 0
   207                           
   208 ;; *************** function _ISR *****************
   209 ;; Defined at:
   210 ;;		line 36 in file "Laboratorio03.c"
   211 ;; Parameters:    Size  Location     Type
   212 ;;		None
   213 ;; Auto vars:     Size  Location     Type
   214 ;;		None
   215 ;; Return value:  Size  Location     Type
   216 ;;                  1    wreg      void 
   217 ;; Registers used:
   218 ;;		status,2, status,0
   219 ;; Tracked objects:
   220 ;;		On entry : 0/0
   221 ;;		On exit  : 0/0
   222 ;;		Unchanged: 0/0
   223 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   224 ;;      Params:         0       0       0       0       0       0       0       0       0
   225 ;;      Locals:         0       0       0       0       0       0       0       0       0
   226 ;;      Temps:          0       0       0       0       0       0       0       0       0
   227 ;;      Totals:         0       0       0       0       0       0       0       0       0
   228 ;;Total ram usage:        0 bytes
   229 ;; Hardware stack levels used: 1
   230 ;; This function calls:
   231 ;;		Nothing
   232 ;; This function is called by:
   233 ;;		Interrupt level 2
   234 ;; This function uses a non-reentrant model
   235 ;;
   236                           
   237                           	psect	intcode
   238   000008                     __pintcode:
   239                           	callstack 0
   240   000008                     _ISR:
   241                           	callstack 30
   242                           
   243                           ;incstack = 0
   244   000008  8203               	bsf	btemp,1,c	;set compiler interrupt flag (level 2)
   245   00000A  ED2A  F004         	call	int_func,f	;refresh shadow registers
   246                           
   247                           	psect	intcode_body
   248   000854                     __pintcode_body:
   249                           	callstack 30
   250   000854                     int_func:
   251                           	callstack 30
   252   000854  0006               	pop		; remove dummy address from shadow register refresh
   253                           
   254                           ;Laboratorio03.c: 38: if(INT0IF==1){
   255   000856  A2F2               	btfss	4082,1,c	;volatile
   256   000858  D002               	goto	i2l39
   257                           
   258                           ;Laboratorio03.c: 39: INT0IF=0;
   259   00085A  92F2               	bcf	4082,1,c	;volatile
   260                           
   261                           ;Laboratorio03.c: 40: LATD++;
   262   00085C  2A8C               	incf	140,f,c	;volatile
   263   00085E                     i2l39:
   264   00085E  9203               	bcf	btemp,1,c	;clear compiler interrupt flag (level 2)
   265   000860  0011               	retfie		f
   266   000862                     __end_of_ISR:
   267                           	callstack 0
   268                           
   269                           	psect	smallconst
   270   000800                     __psmallconst:
   271                           	callstack 0
   272   000800  00                 	db	0
   273   000801  00                 	db	0	; dummy byte at the end
   274   000000                     
   275                           	psect	rparam
   276   000000                     
   277                           	psect	temp
   278   000003                     btemp:
   279                           	callstack 0
   280   000003                     	ds	1
   281   000000                     int$flags	set	btemp
   282   000000                     wtemp8	set	btemp+1
   283   000000                     ttemp5	set	btemp+1
   284   000000                     ttemp6	set	btemp+4
   285   000000                     ttemp7	set	btemp+8
   286                           
   287                           	psect	idloc
   288                           
   289                           ;Config register IDLOC0 @ 0x200000
   290                           ;	unspecified, using default values
   291   200000                     	org	2097152
   292   200000  FF                 	db	255
   293                           
   294                           ;Config register IDLOC1 @ 0x200001
   295                           ;	unspecified, using default values
   296   200001                     	org	2097153
   297   200001  FF                 	db	255
   298                           
   299                           ;Config register IDLOC2 @ 0x200002
   300                           ;	unspecified, using default values
   301   200002                     	org	2097154
   302   200002  FF                 	db	255
   303                           
   304                           ;Config register IDLOC3 @ 0x200003
   305                           ;	unspecified, using default values
   306   200003                     	org	2097155
   307   200003  FF                 	db	255
   308                           
   309                           ;Config register IDLOC4 @ 0x200004
   310                           ;	unspecified, using default values
   311   200004                     	org	2097156
   312   200004  FF                 	db	255
   313                           
   314                           ;Config register IDLOC5 @ 0x200005
   315                           ;	unspecified, using default values
   316   200005                     	org	2097157
   317   200005  FF                 	db	255
   318                           
   319                           ;Config register IDLOC6 @ 0x200006
   320                           ;	unspecified, using default values
   321   200006                     	org	2097158
   322   200006  FF                 	db	255
   323                           
   324                           ;Config register IDLOC7 @ 0x200007
   325                           ;	unspecified, using default values
   326   200007                     	org	2097159
   327   200007  FF                 	db	255
   328                           
   329                           	psect	config
   330                           
   331                           ;Config register CONFIG1L @ 0x300000
   332                           ;	unspecified, using default values
   333                           ;	PLL Prescaler Selection bits
   334                           ;	PLLDIV = 0x0, unprogrammed default
   335                           ;	System Clock Postscaler Selection bits
   336                           ;	CPUDIV = 0x0, unprogrammed default
   337                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   338                           ;	USBDIV = 0x0, unprogrammed default
   339   300000                     	org	3145728
   340   300000  00                 	db	0
   341                           
   342                           ;Config register CONFIG1H @ 0x300001
   343                           ;	Oscillator Selection bits
   344                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   345                           ;	Fail-Safe Clock Monitor Enable bit
   346                           ;	FCMEN = 0x0, unprogrammed default
   347                           ;	Internal/External Oscillator Switchover bit
   348                           ;	IESO = 0x0, unprogrammed default
   349   300001                     	org	3145729
   350   300001  09                 	db	9
   351                           
   352                           ;Config register CONFIG2L @ 0x300002
   353                           ;	unspecified, using default values
   354                           ;	Power-up Timer Enable bit
   355                           ;	PWRT = 0x1, unprogrammed default
   356                           ;	Brown-out Reset Enable bits
   357                           ;	BOR = 0x3, unprogrammed default
   358                           ;	Brown-out Reset Voltage bits
   359                           ;	BORV = 0x3, unprogrammed default
   360                           ;	USB Voltage Regulator Enable bit
   361                           ;	VREGEN = 0x0, unprogrammed default
   362   300002                     	org	3145730
   363   300002  1F                 	db	31
   364                           
   365                           ;Config register CONFIG2H @ 0x300003
   366                           ;	Watchdog Timer Enable bit
   367                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   368                           ;	Watchdog Timer Postscale Select bits
   369                           ;	WDTPS = 0xF, unprogrammed default
   370   300003                     	org	3145731
   371   300003  1E                 	db	30
   372                           
   373                           ; Padding undefined space
   374   300004                     	org	3145732
   375   300004  FF                 	db	255
   376                           
   377                           ;Config register CONFIG3H @ 0x300005
   378                           ;	CCP2 MUX bit
   379                           ;	CCP2MX = 0x1, unprogrammed default
   380                           ;	PORTB A/D Enable bit
   381                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   382                           ;	Low-Power Timer 1 Oscillator Enable bit
   383                           ;	LPT1OSC = 0x0, unprogrammed default
   384                           ;	MCLR Pin Enable bit
   385                           ;	MCLRE = 0x1, unprogrammed default
   386   300005                     	org	3145733
   387   300005  81                 	db	129
   388                           
   389                           ;Config register CONFIG4L @ 0x300006
   390                           ;	Stack Full/Underflow Reset Enable bit
   391                           ;	STVREN = 0x1, unprogrammed default
   392                           ;	Single-Supply ICSP Enable bit
   393                           ;	LVP = OFF, Single-Supply ICSP disabled
   394                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   395                           ;	ICPRT = 0x0, unprogrammed default
   396                           ;	Extended Instruction Set Enable bit
   397                           ;	XINST = 0x0, unprogrammed default
   398                           ;	Background Debugger Enable bit
   399                           ;	DEBUG = 0x1, unprogrammed default
   400   300006                     	org	3145734
   401   300006  81                 	db	129
   402                           
   403                           ; Padding undefined space
   404   300007                     	org	3145735
   405   300007  FF                 	db	255
   406                           
   407                           ;Config register CONFIG5L @ 0x300008
   408                           ;	unspecified, using default values
   409                           ;	Code Protection bit
   410                           ;	CP0 = 0x1, unprogrammed default
   411                           ;	Code Protection bit
   412                           ;	CP1 = 0x1, unprogrammed default
   413                           ;	Code Protection bit
   414                           ;	CP2 = 0x1, unprogrammed default
   415                           ;	Code Protection bit
   416                           ;	CP3 = 0x1, unprogrammed default
   417   300008                     	org	3145736
   418   300008  0F                 	db	15
   419                           
   420                           ;Config register CONFIG5H @ 0x300009
   421                           ;	unspecified, using default values
   422                           ;	Boot Block Code Protection bit
   423                           ;	CPB = 0x1, unprogrammed default
   424                           ;	Data EEPROM Code Protection bit
   425                           ;	CPD = 0x1, unprogrammed default
   426   300009                     	org	3145737
   427   300009  C0                 	db	192
   428                           
   429                           ;Config register CONFIG6L @ 0x30000A
   430                           ;	unspecified, using default values
   431                           ;	Write Protection bit
   432                           ;	WRT0 = 0x1, unprogrammed default
   433                           ;	Write Protection bit
   434                           ;	WRT1 = 0x1, unprogrammed default
   435                           ;	Write Protection bit
   436                           ;	WRT2 = 0x1, unprogrammed default
   437                           ;	Write Protection bit
   438                           ;	WRT3 = 0x1, unprogrammed default
   439   30000A                     	org	3145738
   440   30000A  0F                 	db	15
   441                           
   442                           ;Config register CONFIG6H @ 0x30000B
   443                           ;	unspecified, using default values
   444                           ;	Configuration Register Write Protection bit
   445                           ;	WRTC = 0x1, unprogrammed default
   446                           ;	Boot Block Write Protection bit
   447                           ;	WRTB = 0x1, unprogrammed default
   448                           ;	Data EEPROM Write Protection bit
   449                           ;	WRTD = 0x1, unprogrammed default
   450   30000B                     	org	3145739
   451   30000B  E0                 	db	224
   452                           
   453                           ;Config register CONFIG7L @ 0x30000C
   454                           ;	unspecified, using default values
   455                           ;	Table Read Protection bit
   456                           ;	EBTR0 = 0x1, unprogrammed default
   457                           ;	Table Read Protection bit
   458                           ;	EBTR1 = 0x1, unprogrammed default
   459                           ;	Table Read Protection bit
   460                           ;	EBTR2 = 0x1, unprogrammed default
   461                           ;	Table Read Protection bit
   462                           ;	EBTR3 = 0x1, unprogrammed default
   463   30000C                     	org	3145740
   464   30000C  0F                 	db	15
   465                           
   466                           ;Config register CONFIG7H @ 0x30000D
   467                           ;	unspecified, using default values
   468                           ;	Boot Block Table Read Protection bit
   469                           ;	EBTRB = 0x1, unprogrammed default
   470   30000D                     	org	3145741
   471   30000D  40                 	db	64
   472                           tosu	equ	0xFFF
   473                           tosh	equ	0xFFE
   474                           tosl	equ	0xFFD
   475                           stkptr	equ	0xFFC
   476                           pclatu	equ	0xFFB
   477                           pclath	equ	0xFFA
   478                           pcl	equ	0xFF9
   479                           tblptru	equ	0xFF8
   480                           tblptrh	equ	0xFF7
   481                           tblptrl	equ	0xFF6
   482                           tablat	equ	0xFF5
   483                           prodh	equ	0xFF4
   484                           prodl	equ	0xFF3
   485                           indf0	equ	0xFEF
   486                           postinc0	equ	0xFEE
   487                           postdec0	equ	0xFED
   488                           preinc0	equ	0xFEC
   489                           plusw0	equ	0xFEB
   490                           fsr0h	equ	0xFEA
   491                           fsr0l	equ	0xFE9
   492                           wreg	equ	0xFE8
   493                           indf1	equ	0xFE7
   494                           postinc1	equ	0xFE6
   495                           postdec1	equ	0xFE5
   496                           preinc1	equ	0xFE4
   497                           plusw1	equ	0xFE3
   498                           fsr1h	equ	0xFE2
   499                           fsr1l	equ	0xFE1
   500                           bsr	equ	0xFE0
   501                           indf2	equ	0xFDF
   502                           postinc2	equ	0xFDE
   503                           postdec2	equ	0xFDD
   504                           preinc2	equ	0xFDC
   505                           plusw2	equ	0xFDB
   506                           fsr2h	equ	0xFDA
   507                           fsr2l	equ	0xFD9
   508                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh          D      0       0      21        0.0%
BITBIGSFRhl         5A      0       0      22        0.0%
BITBIGSFRlh          1      0       0      23        0.0%
BITBIGSFRllh         4      0       0      24        0.0%
BITBIGSFRlllh        2      0       0      25        0.0%
BITBIGSFRllll       29      0       0      26        0.0%
BIGRAM             7FF      0       0      27        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Jul 31 20:44:44 2024

                     u20 0850                       u57 083C                      l805 0832  
                    l797 0822                      _GIE 7F97                      _ISR 0008  
                    wreg 0FE8                     ?_ISR 0001                     _LATD 0F8C  
                   _LATE 0F8D                     i2l39 085E                     _main 0802  
                   btemp 0003                     start 000E             ___param_bank 0000  
                  ??_ISR 0001                    ?_main 0001                    _LATA1 7C49  
                  _TRISA 0F92                    _TRISB 0F93                    _TRISD 0F95  
                  _TRISE 0F96                    ttemp5 0004                    ttemp6 0007  
                  ttemp7 000B                    status 0FD8                    wtemp8 0004  
        __initialization 0862             __end_of_main 0854                   ??_main 0001  
          __activetblptr 0000                   _INT0IE 7F94                   _INT0IF 7F91  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0862            ___rparam_used 0001           __pcstackCOMRAM 0001  
                _INTEDG0 7F8E                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 0800                  __pcinit 0862                  __ramtop 0800  
                __ptext0 0802           __pintcode_body 0854     end_of_initialization 0862  
                int_func 0854      start_initialization 0862              __end_of_ISR 0862  
              __pintcode 0008              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000                 int$flags 0003  
               intlevel2 0000  
