\begin{table}
\caption{Constant bit shift optimisation}
\label{tbl-constshift}
    \scriptsize\centerline{
    \begin{tabular}{llll|c|c|c|c} % NO SIMULATION DATA
    \toprule
                       &                                                      &                     &        & \multicolumn{4}{c}{cache state} \\
    Bytecode           & AOT compiler                                         & AVR                 & cycles & R1                   & R2                   & R3                   & R4                   \\
    \midrule
    \midrule
    0: MARKLOOP(0,1)   & \sccomment{emit markloop prologue:}                  & LDD R1,Y+0          & 4      & \sce{    }{LS0}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } & \sce{    }{   }{   } \\
                       & \sccomment{LS0 and LS1 are live}                     & LDD R2,Y+2          & 4      & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    1: BRTARGET(0)     & \sccomment{record current address}                   &                     &        & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    2: SLOAD\_0        & \sccomment{skip codegen, just update cache state}    &                     &        & \sce{Int1}{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    3: SUSHR\_CONST(1) & \sccomment{operand\_1 = sc\_pop\_destructive()}      & MOV R3,R1           & 1      & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{\use}{   }{   } & \sce{    }{   }{   } \\
                       & \sccomment{emit\_LSR(operand\_1)}                    & LSR R3              & 2      & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{\use}{   }{   } & \sce{    }{   }{   } \\
                       & \sccomment{sc\_push(operand\_1)}                     &                     &        & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{Int1}{   }{   } & \sce{    }{   }{   } \\
    4: SSTORE\_0       & \sccomment{emit MOV, update cache state}             & MOV R1,R3           & 1      & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    5: SLOAD\_0        & \sccomment{skip codegen, just update cache state}    &                     &        & \sce{Int1}{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    6: SLOAD\_1        & \sccomment{skip codegen, just update cache state}    &                     &        & \sce{Int2}{LS0}{PIN} & \sce{Int1}{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    7: IF\_SCMPGT(BT:0)& operand\_1 = sc\_pop\_nondestructive()               &                     &        & \sce{Int1}{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
                       & operand\_2 = sc\_pop\_nondestructive()               &                     &        & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
                       & emit\_CP(operand\_1, operand\_2);                    & CP R2,R1            & 2      & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
                       & emit\_branchtag(GT, 0);                              & BRGT 1:             & 2      & \sce{    }{LS0}{PIN} & \sce{    }{LS1}{PIN} & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    8: MARKLOOP(end)   & \sccomment{emit markloop epilogue: LS0 is live}      & STD Y+0,R1          & 4      & \sce{    }{LS0}{   } & \sce{    }{LS1}{   } & \sce{    }{   }{   } & \sce{    }{   }{   } \\
    \bottomrule
    \end{tabular}
    }
\end{table}

