{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1678221082314 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1678221082315 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1678221084190 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1678221084296 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1678221084297 ""}
{ "Info" "" "" "2023.03.07.14:31:49 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2023.03.07.14:31:49 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1678221110007 ""}
{ "Info" "" "" "2023.03.07.14:31:50 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2023.03.07.14:31:50 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1678221110032 ""}
{ "Info" "soc_system_generation.rpt" "" "2023.03.07.14:32:08 Info: Saving generation log to C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Saving generation log to C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1678221128302 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Starting: Create simulation model" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1678221128303 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: qsys-generate \"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.03.07.14:32:08 Info: qsys-generate \"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1678221128321 ""}
{ "Info" "soc_system.qsys" "" "2023.03.07.14:32:08 Info: Loading fpga-rtl" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1678221128533 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Reading input file" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Reading input file" 0 0 "Shell" 0 -1 1678221128770 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1678221128774 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1678221128774 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1678221128775 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1678221128776 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1678221128776 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1678221128781 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1678221128788 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1678221128788 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1678221128789 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1678221128790 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" 0 0 "Shell" 0 -1 1678221128791 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1678221128791 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" 0 0 "Shell" 0 -1 1678221128792 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1678221128793 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding pio_led \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding pio_led \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1678221128793 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module pio_led" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1678221128794 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" 0 0 "Shell" 0 -1 1678221128796 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1678221128796 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Building connections" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Building connections" 0 0 "Shell" 0 -1 1678221128797 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Parameterizing connections" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1678221128800 ""}
{ "Info" "" "" "2023.03.07.14:32:08 Info: Validating" {  } {  } 0 0 "2023.03.07.14:32:08 Info: Validating" 0 0 "Shell" 0 -1 1678221128801 ""}
{ "Info" "" "" "2023.03.07.14:32:16 Info: Done reading input file" {  } {  } 0 0 "2023.03.07.14:32:16 Info: Done reading input file" 0 0 "Shell" 0 -1 1678221136173 ""}
{ "Info" "" "" "2023.03.07.14:32:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.03.07.14:32:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1678221138867 ""}
{ "Info" "" "" "2023.03.07.14:32:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.03.07.14:32:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1678221138867 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.03.07.14:32:18 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2023.03.07.14:32:18 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1678221138867 ""}
{ "Warning" "" "" "2023.03.07.14:32:18 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.03.07.14:32:18 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1678221138867 ""}
{ "Warning" "" "" "2023.03.07.14:32:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.03.07.14:32:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1678221138868 ""}
{ "Info" "" "" "2023.03.07.14:32:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.03.07.14:32:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1678221138870 ""}
{ "Info" "" "" "2023.03.07.14:32:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.03.07.14:32:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1678221138871 ""}
{ "Info" "" "" "2023.03.07.14:32:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.03.07.14:32:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1678221138871 ""}
{ "Info" "" "" "2023.03.07.14:32:20 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2023.03.07.14:32:20 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1678221140339 ""}
{ "Info" "" "" "2023.03.07.14:32:27 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.03.07.14:32:27 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1678221147089 ""}
{ "Warning" "" "" "2023.03.07.14:32:28 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.03.07.14:32:28 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1678221148066 ""}
{ "Warning" "" "" "2023.03.07.14:32:28 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.03.07.14:32:28 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1678221148067 ""}
{ "Warning" "" "" "2023.03.07.14:32:28 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.03.07.14:32:28 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1678221148068 ""}
{ "Warning" "" "" "2023.03.07.14:32:28 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.03.07.14:32:28 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1678221148069 ""}
{ "Info" "" "" "2023.03.07.14:32:33 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2023.03.07.14:32:33 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1678221153320 ""}
{ "Info" "" "" "2023.03.07.14:32:33 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.03.07.14:32:33 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1678221153322 ""}
{ "Info" "" "" "2023.03.07.14:32:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.03.07.14:32:34 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1678221154278 ""}
{ "Info" "" "" "2023.03.07.14:32:34 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.03.07.14:32:34 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1678221154861 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.03.07.14:32:34 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2023.03.07.14:32:34 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1678221154863 ""}
{ "Warning" "" "" "2023.03.07.14:32:34 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.03.07.14:32:34 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1678221154864 ""}
{ "Warning" "" "" "2023.03.07.14:32:34 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.03.07.14:32:34 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1678221154865 ""}
{ "Info" "" "" "2023.03.07.14:32:36 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.03.07.14:32:36 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1678221156557 ""}
{ "Info" "" "" "2023.03.07.14:32:36 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2023.03.07.14:32:36 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1678221156601 ""}
{ "Info" "" "" "2023.03.07.14:32:36 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.03.07.14:32:36 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1678221156753 ""}
{ "Info" "  ]" "" "2023.03.07.14:32:36 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0003_jtag_uart_gen" {  } {  } 0 0 "2023.03.07.14:32:36 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0003_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0003_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0003_jtag_uart_gen" 0 0 "Shell" 0 -1 1678221156753 ""}
{ "Info" "" "" "2023.03.07.14:32:39 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.03.07.14:32:39 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1678221159497 ""}
{ "Info" "" "" "2023.03.07.14:32:39 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.03.07.14:32:39 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1678221159513 ""}
{ "Info" "" "" "2023.03.07.14:32:39 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2023.03.07.14:32:39 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1678221159712 ""}
{ "Info" "  ]" "" "2023.03.07.14:32:39 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0004_onchip_memory2_0_gen" {  } {  } 0 0 "2023.03.07.14:32:39 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0004_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1678221159713 ""}
{ "Info" "" "" "2023.03.07.14:32:40 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2023.03.07.14:32:40 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1678221160393 ""}
{ "Info" "" "" "2023.03.07.14:32:40 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2023.03.07.14:32:40 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1678221160419 ""}
{ "Info" "" "" "2023.03.07.14:32:40 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2023.03.07.14:32:40 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1678221160513 ""}
{ "Info" "  ]" "" "2023.03.07.14:32:40 Info: pio_led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0005_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0005_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0005_pio_led_gen" {  } {  } 0 0 "2023.03.07.14:32:40 Info: pio_led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0005_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0005_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0005_pio_led_gen" 0 0 "Shell" 0 -1 1678221160513 ""}
{ "Info" "" "" "2023.03.07.14:32:40 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2023.03.07.14:32:40 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1678221160889 ""}
{ "Info" "" "" "2023.03.07.14:32:40 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2023.03.07.14:32:40 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1678221160904 ""}
{ "Info" "" "" "2023.03.07.14:32:40 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.03.07.14:32:40 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1678221160954 ""}
{ "Info" "" "" "2023.03.07.14:32:42 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:32:42 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221162991 ""}
{ "Info" "" "" "2023.03.07.14:32:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:32:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221163198 ""}
{ "Info" "" "" "2023.03.07.14:32:43 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:32:43 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221163442 ""}
{ "Info" "" "" "2023.03.07.14:32:43 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:32:43 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221163650 ""}
{ "Info" "" "" "2023.03.07.14:32:43 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:32:43 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221163845 ""}
{ "Info" "" "" "2023.03.07.14:32:45 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.03.07.14:32:45 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1678221165277 ""}
{ "Info" "" "" "2023.03.07.14:32:45 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.03.07.14:32:45 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1678221165909 ""}
{ "Info" "" "" "2023.03.07.14:32:45 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.03.07.14:32:45 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1678221165957 ""}
{ "Info" "" "" "2023.03.07.14:32:45 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.03.07.14:32:45 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1678221165963 ""}
{ "Info" "" "" "2023.03.07.14:32:46 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.03.07.14:32:46 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1678221166246 ""}
{ "Info" "" "" "2023.03.07.14:32:46 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.03.07.14:32:46 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1678221166690 ""}
{ "Info" "" "" "2023.03.07.14:32:46 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.03.07.14:32:46 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1678221166769 ""}
{ "Info" "" "" "2023.03.07.14:32:46 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.03.07.14:32:46 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1678221166865 ""}
{ "Info" "" "" "2023.03.07.14:32:46 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.03.07.14:32:46 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1678221166902 ""}
{ "Info" "" "" "2023.03.07.14:32:46 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.03.07.14:32:46 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1678221166952 ""}
{ "Info" "" "" "2023.03.07.14:32:47 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.03.07.14:32:47 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1678221167069 ""}
{ "Info" "" "" "2023.03.07.14:32:47 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.03.07.14:32:47 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1678221167130 ""}
{ "Info" "" "" "2023.03.07.14:32:47 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.03.07.14:32:47 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1678221167136 ""}
{ "Info" "" "" "2023.03.07.14:32:48 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.03.07.14:32:48 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1678221168516 ""}
{ "Info" "" "" "2023.03.07.14:32:48 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.03.07.14:32:48 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1678221168982 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1678221169045 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1678221169105 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1678221169231 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1678221169311 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1678221169400 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1678221169475 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1678221169505 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1678221169535 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1678221169562 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1678221169586 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1678221169649 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1678221169669 ""}
{ "Info" "" "" "2023.03.07.14:32:49 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2023.03.07.14:32:49 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1678221169909 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.03.07.14:32:49 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:49 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221169913 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.03.07.14:32:49 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:49 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221169914 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1678221170563 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170584 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170585 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170586 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1678221170631 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1678221170637 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1678221170643 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1678221170799 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1678221170810 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170820 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1678221170829 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170830 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1678221170840 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170841 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1678221170845 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1678221170849 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1678221170853 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1678221170858 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1678221170876 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170878 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1678221170894 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170896 ""}
{ "Info" "" "" "2023.03.07.14:32:50 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2023.03.07.14:32:50 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1678221170912 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:50 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221170914 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1678221171077 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171079 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171079 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1678221171418 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1678221171741 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1678221171823 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171825 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171825 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171826 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1678221171906 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1678221171932 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1678221171938 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1678221171951 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171953 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1678221171958 ""}
{ "Info" "" "" "2023.03.07.14:32:51 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.03.07.14:32:51 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1678221171973 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:51 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221171975 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.03.07.14:32:52 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1678221172077 ""}
{ "Info" "verbosity_pkg.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172078 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172151 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172181 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172182 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172182 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172183 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1678221172183 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.03.07.14:32:52 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1678221172265 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2023.03.07.14:32:52 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1678221172271 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: soc_system: Done \"soc_system\" with 64 modules, 104 files" {  } {  } 0 0 "2023.03.07.14:32:52 Info: soc_system: Done \"soc_system\" with 64 modules, 104 files" 0 0 "Shell" 0 -1 1678221172272 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.03.07.14:32:52 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1678221172546 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: Finished: Create simulation model" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1678221172546 ""}
{ "Info" "" "" "2023.03.07.14:32:52 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2023.03.07.14:32:52 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1678221172547 ""}
{ "Info" "" --use-relative-paths=true" "" "2023.03.07.14:32:52 Info: sim-script-gen --spd=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2023.03.07.14:32:52 Info: sim-script-gen --spd=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\soc_system.spd\" --output-directory=\"C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1678221172547 ""}
{ "Info" " --use-relative-paths=true" "" "2023.03.07.14:32:52 Info: Doing: ip-make-simscript --spd=C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\soc_system.spd --output-directory=C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2023.03.07.14:32:52 Info: Doing: ip-make-simscript --spd=C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\soc_system.spd --output-directory=C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1678221172553 ""}
{ "Info" " directory:" "" "2023.03.07.14:32:55 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2023.03.07.14:32:55 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1678221175832 ""}
{ "Info" "rivierapro_setup.tcl" "" "2023.03.07.14:32:55 Info:     aldec" {  } {  } 0 0 "2023.03.07.14:32:55 Info:     aldec" 0 0 "Shell" 0 -1 1678221175834 ""}
{ "Info" " directory:" "" "2023.03.07.14:32:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2023.03.07.14:32:55 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1678221175842 ""}
{ "Info" "msim_setup.tcl" "" "2023.03.07.14:32:55 Info:     mentor" {  } {  } 0 0 "2023.03.07.14:32:55 Info:     mentor" 0 0 "Shell" 0 -1 1678221175844 ""}
{ "Info" "." "" "2023.03.07.14:32:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2023.03.07.14:32:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1678221175845 ""}
{ "Info" "" "" "2023.03.07.14:32:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2023.03.07.14:32:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1678221175845 ""}
{ "Info" "" "" "2023.03.07.14:32:55 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2023.03.07.14:32:55 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1678221175845 ""}
{ "Info" "" "" "2023.03.07.14:32:55 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.03.07.14:32:55 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1678221175846 ""}
{ "Info" "" "" "2023.03.07.14:32:55 Info: qsys-generate \"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.03.07.14:32:55 Info: qsys-generate \"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system.qsys\" --block-symbol-file --output-directory=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1678221175846 ""}
{ "Info" "soc_system.qsys" "" "2023.03.07.14:32:55 Info: Loading fpga-rtl" {  } {  } 0 0 "2023.03.07.14:32:55 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1678221175849 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Reading input file" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Reading input file" 0 0 "Shell" 0 -1 1678221176016 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1678221176017 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1678221176018 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1678221176018 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1678221176018 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1678221176018 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1678221176020 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1678221176025 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1678221176025 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1678221176026 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1678221176026 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" 0 0 "Shell" 0 -1 1678221176026 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1678221176026 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" 0 0 "Shell" 0 -1 1678221176026 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1678221176027 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding pio_led \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding pio_led \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1678221176027 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module pio_led" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1678221176027 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" 0 0 "Shell" 0 -1 1678221176027 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1678221176028 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Building connections" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Building connections" 0 0 "Shell" 0 -1 1678221176028 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Parameterizing connections" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1678221176030 ""}
{ "Info" "" "" "2023.03.07.14:32:56 Info: Validating" {  } {  } 0 0 "2023.03.07.14:32:56 Info: Validating" 0 0 "Shell" 0 -1 1678221176031 ""}
{ "Info" "" "" "2023.03.07.14:33:03 Info: Done reading input file" {  } {  } 0 0 "2023.03.07.14:33:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1678221183702 ""}
{ "Info" "" "" "2023.03.07.14:33:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.03.07.14:33:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1678221186389 ""}
{ "Info" "" "" "2023.03.07.14:33:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.03.07.14:33:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1678221186389 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.03.07.14:33:06 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2023.03.07.14:33:06 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1678221186389 ""}
{ "Warning" "" "" "2023.03.07.14:33:06 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.03.07.14:33:06 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1678221186389 ""}
{ "Warning" "" "" "2023.03.07.14:33:06 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.03.07.14:33:06 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1678221186389 ""}
{ "Info" "" "" "2023.03.07.14:33:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.03.07.14:33:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1678221186390 ""}
{ "Info" "" "" "2023.03.07.14:33:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.03.07.14:33:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1678221186391 ""}
{ "Info" "" "" "2023.03.07.14:33:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.03.07.14:33:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1678221186391 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: qsys-generate succeeded." {  } {  } 0 0 "2023.03.07.14:33:07 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1678221187113 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1678221187113 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info:" {  } {  } 0 0 "2023.03.07.14:33:07 Info:" 0 0 "Shell" 0 -1 1678221187113 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1678221187114 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: qsys-generate \"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2023.03.07.14:33:07 Info: qsys-generate \"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system.qsys\" --synthesis=VERILOG --output-directory=\"C:\\Users\\bxc162630\\Dropbox\\Ben_lenovo_v2\\UTDallas\\academic\\EE6370 Reconfigurable Computing\\Terasic_all\\DE1SoC\\Demonstrations\\SOC_FPGA\\my_first_hps-fpga\\fpga-rtl\\soc_system\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1678221187114 ""}
{ "Info" "soc_system.qsys" "" "2023.03.07.14:33:07 Info: Loading fpga-rtl" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1678221187117 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Reading input file" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Reading input file" 0 0 "Shell" 0 -1 1678221187282 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding clk_0 \[clock_source 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding clk_0 \[clock_source 22.1\]" 0 0 "Shell" 0 -1 1678221187283 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module clk_0" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1678221187284 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding fpga_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1678221187285 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1678221187285 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding hps_0 \[altera_hps 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding hps_0 \[altera_hps 22.1\]" 0 0 "Shell" 0 -1 1678221187285 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module hps_0" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1678221187289 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding hps_only_master \[altera_jtag_avalon_master 22.1\]" 0 0 "Shell" 0 -1 1678221187295 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1678221187296 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1678221187296 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1678221187296 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 22.1\]" 0 0 "Shell" 0 -1 1678221187297 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1678221187297 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 22.1\]" 0 0 "Shell" 0 -1 1678221187297 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1678221187297 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding pio_led \[altera_avalon_pio 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding pio_led \[altera_avalon_pio 22.1\]" 0 0 "Shell" 0 -1 1678221187298 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module pio_led" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1678221187298 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 22.1\]" 0 0 "Shell" 0 -1 1678221187298 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1678221187299 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Building connections" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Building connections" 0 0 "Shell" 0 -1 1678221187299 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Parameterizing connections" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1678221187301 ""}
{ "Info" "" "" "2023.03.07.14:33:07 Info: Validating" {  } {  } 0 0 "2023.03.07.14:33:07 Info: Validating" 0 0 "Shell" 0 -1 1678221187301 ""}
{ "Info" "" "" "2023.03.07.14:33:14 Info: Done reading input file" {  } {  } 0 0 "2023.03.07.14:33:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1678221194349 ""}
{ "Info" "" "" "2023.03.07.14:33:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.03.07.14:33:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1678221196876 ""}
{ "Info" "" "" "2023.03.07.14:33:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.03.07.14:33:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1678221196876 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.03.07.14:33:16 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2023.03.07.14:33:16 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1678221196876 ""}
{ "Warning" "" "" "2023.03.07.14:33:16 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.03.07.14:33:16 Warning: soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1678221196876 ""}
{ "Warning" "" "" "2023.03.07.14:33:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.03.07.14:33:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1678221196876 ""}
{ "Info" "" "" "2023.03.07.14:33:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2023.03.07.14:33:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1678221196878 ""}
{ "Info" "" "" "2023.03.07.14:33:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2023.03.07.14:33:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1678221196879 ""}
{ "Info" "" "" "2023.03.07.14:33:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2023.03.07.14:33:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1678221196879 ""}
{ "Info" "" "" "2023.03.07.14:33:19 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.03.07.14:33:19 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1678221199176 ""}
{ "Info" "" "" "2023.03.07.14:33:23 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2023.03.07.14:33:23 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1678221203329 ""}
{ "Warning" "" "" "2023.03.07.14:33:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2023.03.07.14:33:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1678221203730 ""}
{ "Warning" "" "" "2023.03.07.14:33:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2023.03.07.14:33:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1678221203730 ""}
{ "Warning" "" "" "2023.03.07.14:33:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2023.03.07.14:33:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1678221203731 ""}
{ "Warning" "" "" "2023.03.07.14:33:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2023.03.07.14:33:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1678221203731 ""}
{ "Info" "" "" "2023.03.07.14:33:28 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2023.03.07.14:33:28 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1678221208086 ""}
{ "Info" "" "" "2023.03.07.14:33:28 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2023.03.07.14:33:28 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1678221208086 ""}
{ "Info" "" "" "2023.03.07.14:33:28 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2023.03.07.14:33:28 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1678221208837 ""}
{ "Info" "" "" "2023.03.07.14:33:29 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2023.03.07.14:33:29 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1678221209407 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2023.03.07.14:33:29 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2023.03.07.14:33:29 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1678221209409 ""}
{ "Warning" "" "" "2023.03.07.14:33:29 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2023.03.07.14:33:29 Warning: hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1678221209410 ""}
{ "Warning" "" "" "2023.03.07.14:33:29 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2023.03.07.14:33:29 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1678221209411 ""}
{ "Info" "" "" "2023.03.07.14:33:30 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2023.03.07.14:33:30 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1678221210612 ""}
{ "Info" "" "" "2023.03.07.14:33:30 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2023.03.07.14:33:30 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1678221210614 ""}
{ "Info" "" "" "2023.03.07.14:33:30 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.03.07.14:33:30 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1678221210673 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2023.03.07.14:33:30 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0060_jtag_uart_gen/" {  } {  } 0 0 "2023.03.07.14:33:30 Info: jtag_uart:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0060_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0060_jtag_uart_gen/" 0 0 "Shell" 0 -1 1678221210674 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2023.03.07.14:33:31 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1678221211011 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2023.03.07.14:33:31 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1678221211024 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2023.03.07.14:33:31 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1678221211082 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2023.03.07.14:33:31 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0061_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0061_onchip_memory2_0_gen/" {  } {  } 0 0 "2023.03.07.14:33:31 Info: onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0061_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0061_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1678221211082 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2023.03.07.14:33:31 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1678221211526 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2023.03.07.14:33:31 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1678221211546 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2023.03.07.14:33:31 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1678221211615 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2023.03.07.14:33:31 Info: pio_led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0062_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0062_pio_led_gen/" {  } {  } 0 0 "2023.03.07.14:33:31 Info: pio_led:   Generation command is \[exec C:/intelfpga_lite/22.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/22.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/22.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/22.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0062_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/22.1std/quartus --verilog --config=C:/Users/BXC162~1/AppData/Local/Temp/alt9423_2967265687976828473.dir/0062_pio_led_gen/" 0 0 "Shell" 0 -1 1678221211615 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2023.03.07.14:33:31 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1678221211890 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2023.03.07.14:33:31 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1678221211894 ""}
{ "Info" "" "" "2023.03.07.14:33:31 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2023.03.07.14:33:31 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1678221211899 ""}
{ "Info" "" "" "2023.03.07.14:33:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:33:33 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221213699 ""}
{ "Info" "" "" "2023.03.07.14:33:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:33:33 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221213889 ""}
{ "Info" "" "" "2023.03.07.14:33:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:33:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221214086 ""}
{ "Info" "" "" "2023.03.07.14:33:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:33:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221214283 ""}
{ "Info" "" "" "2023.03.07.14:33:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2023.03.07.14:33:34 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1678221214471 ""}
{ "Info" "" "" "2023.03.07.14:33:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2023.03.07.14:33:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1678221215752 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1678221216395 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1678221216399 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1678221216405 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1678221216409 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1678221216417 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1678221216431 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1678221216435 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1678221216438 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1678221216440 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1678221216443 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1678221216449 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1678221216455 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1678221216556 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1678221216953 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1678221216956 ""}
{ "Info" "" "" "2023.03.07.14:33:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2023.03.07.14:33:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1678221216958 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1678221217002 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1678221217006 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1678221217009 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1678221217025 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1678221217053 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1678221217078 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1678221217104 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1678221217137 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1678221217149 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1678221217167 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1678221217171 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217173 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217174 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1678221217180 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217197 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217197 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217198 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1678221217201 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1678221217206 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1678221217210 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1678221217221 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1678221217232 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217242 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1678221217250 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217251 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1678221217261 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217262 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1678221217266 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1678221217271 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1678221217277 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1678221217284 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1678221217294 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217295 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1678221217307 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217308 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1678221217322 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217323 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1678221217327 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217328 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:37 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221217338 ""}
{ "Info" "" "" "2023.03.07.14:33:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2023.03.07.14:33:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1678221217700 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1678221218073 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1678221218078 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221218080 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221218080 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221218081 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1678221218101 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1678221218120 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1678221218124 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1678221218132 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221218133 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1678221218137 ""}
{ "Info" "" "" "2023.03.07.14:33:38 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2023.03.07.14:33:38 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1678221218169 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2023.03.07.14:33:38 Info: Reusing file C:/Users/bxc162630/Dropbox/Ben_lenovo_v2/UTDallas/academic/EE6370 Reconfigurable Computing/Terasic_all/DE1SoC/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1678221218171 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1678221247675 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1678221247675 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1678221247676 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1678221247676 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1678221247677 ""}
{ "Error" "hps_AC_ROM.hex" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/BXC162~1/AppData/Local/Temp/alt9423_119770292086041294.dir/0004_seq_gen" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/BXC162~1/AppData/Local/Temp/alt9423_119770292086041294.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1678221247677 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1678221247679 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1678221247679 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:43 Info:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:43 Info:" 0 0 "Shell" 0 -1 1678221247679 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1678221247679 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:" 0 0 "Shell" 0 -1 1678221247680 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1678221247680 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:" 0 0 "Shell" 0 -1 1678221247681 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1678221247681 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:" 0 0 "Shell" 0 -1 1678221247681 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: ********************************************************************************************************************" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1678221247682 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:48 Warning: Ignored parameter assignment device=5CSEMA5F31C6" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:48 Warning: Ignored parameter assignment device=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1678221247682 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:48 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:48 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1678221247682 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1678221247683 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.seq: This module has no ports or interfaces" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.seq: This module has no ports or interfaces" 0 0 "Shell" 0 -1 1678221247683 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1678221247683 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1678221247683 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1678221247684 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1678221247684 ""}
{ "Warning" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" 0 0 "Shell" 0 -1 1678221247684 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:53 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1678221247685 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:54 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:54 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1678221247685 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:54 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:54 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1678221247685 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:57 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:33:57 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1678221247685 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" 0 0 "Shell" 0 -1 1678221247686 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: *****************************" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: *****************************" 0 0 "Shell" 0 -1 1678221247686 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" 0 0 "Shell" 0 -1 1678221247686 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl" 0 0 "Shell" 0 -1 1678221247686 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: script after running Synthesis and before Fitting." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: script after running Synthesis and before Fitting." 0 0 "Shell" 0 -1 1678221247686 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" 0 0 "Shell" 0 -1 1678221247687 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: *****************************" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: *****************************" 0 0 "Shell" 0 -1 1678221247687 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0:" 0 0 "Shell" 0 -1 1678221247687 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:06 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1678221247687 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Error during execution of \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1678221247688 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Execution of command \"\{C:/intelfpga_lite/22.1std/quartus/../nios2eds" 0 0 "Shell" 0 -1 1678221247688 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." 0 0 "Shell" 0 -1 1678221247688 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Please install WSL and try again." {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: Please install WSL and try again." 0 0 "Shell" 0 -1 1678221247689 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: child process exited abnormally" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: child process exited abnormally" 0 0 "Shell" 0 -1 1678221247689 ""}
{ "Error" "hps_AC_ROM.hex" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: add_fileset_file: No such file C:/Users/BXC162~1/AppData/Local/Temp/alt9423_119770292086041294.dir/0004_seq_gen" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: seq: add_fileset_file: No such file C:/Users/BXC162~1/AppData/Local/Temp/alt9423_119770292086041294.dir/0004_seq_gen" 0 0 "Shell" 0 -1 1678221247689 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: while executing" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: while executing" 0 0 "Shell" 0 -1 1678221247689 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1678221247689 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: (\"foreach\" body line 4)" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1678221247690 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: invoked from within" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: invoked from within" 0 0 "Shell" 0 -1 1678221247690 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1678221247690 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1678221247691 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1678221247691 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:         add_fileset_file \$...\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1678221247691 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1678221247691 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: invoked from within" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: invoked from within" 0 0 "Shell" 0 -1 1678221247692 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1678221247692 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: (\"if\" then script line 4)" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: (\"if\" then script line 4)" 0 0 "Shell" 0 -1 1678221247692 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: invoked from within" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: invoked from within" 0 0 "Shell" 0 -1 1678221247692 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" 0 0 "Shell" 0 -1 1678221247692 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" 0 0 "Shell" 0 -1 1678221247693 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border:         add_fileset_file \$top_level_fi...\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border:         add_fileset_file \$top_level_fi...\"" 0 0 "Shell" 0 -1 1678221247693 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: (procedure \"generate_files\" line 4)" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: (procedure \"generate_files\" line 4)" 0 0 "Shell" 0 -1 1678221247693 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: invoked from within" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: invoked from within" 0 0 "Shell" 0 -1 1678221247693 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: \"generate_files \$name QUARTUS_SYNTH\"" 0 0 "Shell" 0 -1 1678221247693 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: (procedure \"generate_synth\" line 3)" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: (procedure \"generate_synth\" line 3)" 0 0 "Shell" 0 -1 1678221247694 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: invoked from within" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: invoked from within" 0 0 "Shell" 0 -1 1678221247694 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" 0 0 "Shell" 0 -1 1678221247694 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Info: seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" 0 0 "Shell" 0 -1 1678221247694 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Error: Generation stopped, 3 or more modules remaining" 0 0 "Shell" 0 -1 1678221247695 ""}
{ "Error" "" "" "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" {  } {  } 0 0 "2023.03.07.14:34:07 Error: border: 2023.03.07.14:34:07 Info: hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" 0 0 "Shell" 0 -1 1678221247695 ""}
{ "Info" "" "" "2023.03.07.14:34:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2023.03.07.14:34:08 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1678221248281 ""}
{ "Error" "" "" "2023.03.07.14:34:08 Error: Generation stopped, 2 or more modules remaining" {  } {  } 0 0 "2023.03.07.14:34:08 Error: Generation stopped, 2 or more modules remaining" 0 0 "Shell" 0 -1 1678221248302 ""}
{ "Info" "" "" "2023.03.07.14:34:08 Info: soc_system: Done \"soc_system\" with 64 modules, 120 files" {  } {  } 0 0 "2023.03.07.14:34:08 Info: soc_system: Done \"soc_system\" with 64 modules, 120 files" 0 0 "Shell" 0 -1 1678221248302 ""}
{ "Error" "" "" "2023.03.07.14:34:09 Error: qsys-generate failed with exit code 1: 70 Errors, 10 Warnings" {  } {  } 0 0 "2023.03.07.14:34:09 Error: qsys-generate failed with exit code 1: 70 Errors, 10 Warnings" 0 0 "Shell" 0 -1 1678221249797 ""}
{ "Info" "" "" "2023.03.07.14:34:09 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2023.03.07.14:34:09 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1678221249797 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1678221257052 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1678221257053 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1678221257053 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1678221257053 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1678221264050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 65 s 32 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 65 errors, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678221264050 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar  7 14:34:24 2023 " "Processing ended: Tue Mar  7 14:34:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678221264050 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678221264050 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:04:33 " "Total CPU time (on all processors): 00:04:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678221264050 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678221264050 ""}
