{"index": 304, "svad": "This property verifies that when the signal wb_dat_i equals 1, the signal HRDATA must equal the value of wb_dat_i on the same positive edge of the clock HCLK.\n\nThe trigger condition occurs at every positive edge of HCLK when wb_dat_i is equal to 1. When this condition is true, the expected behavior is that HRDATA must match the value of wb_dat_i at that same clock edge.\n\nThe property is disabled and not checked when the reset signal HRESETn is low (0).", "reference_sva": "property p_HRDATA_wb_dat_i;\n    @(posedge HCLK) disable iff (HRESETn == 0)\n        wb_dat_i == 1 |-> HRDATA == wb_dat_i;\nendproperty\nassert_p_HRDATA_wb_dat_i: assert property (p_HRDATA_wb_dat_i) else $error(\"Assertion failed: HRDATA does not match wb_dat_i when wb_dat_i has a specific value\");", "generated_sva": "property p_hrdata_matches_wb_dat_i;\n  @(posedge HCLK) disable iff (!HRESETn)\n  (wb_dat_i == 1) |-> (HRDATA == wb_dat_i);\nendproperty\n\nassert property (p_hrdata_matches_wb_dat_i);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_HRDATA_wb_dat_i\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `HRDATA`, `wb_dat_i`\n\n* **Clocks & Resets:**\n    * Primary Clock: `HCLK` (posedge)\n    * Reset Signal: `HRESETn` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `wb_dat_i == 1`\n    * Response condition: `HRDATA == wb_dat_i`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `wb_dat_i == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `HRDATA == wb_dat_i`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (HRESETn == 0)`\n    * Property is disabled when reset `HRESETn` is active high\n\n* **Assertion Structure:**\n    * `@(posedge HCLK) wb_dat_i == 1 |-> HRDATA == wb_dat_i`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_HRDATA_wb_dat_i;\n    @(posedge HCLK) disable iff (HRESETn == 0)\n        wb_dat_i == 1 |-> HRDATA == wb_dat_i;\nendproperty\nassert_p_HRDATA_wb_dat_i: assert property (p_HRDATA_wb_dat_i) else $error(\"Assertion failed: HRDATA does not match wb_dat_i when wb_dat_i has a specific value\");\n```\n\n**Summary:**\nProperty `p_HRDATA_wb_dat_i` uses overlapping implication synchronized to `HCLK`.", "error_message": null, "generation_time": 32.30103898048401, "verification_time": 0.017296314239501953, "from_cache": false}