// Seed: 1194203598
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output tri id_2,
    input wand id_3,
    input wire id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input tri1 _id_0,
    input wand id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    output tri id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_2,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always #1 begin : LABEL_0
    $clog2(55);
    ;
    logic [id_0 : -1] id_8;
    ;
  end
  not primCall (id_5, id_4);
endmodule
