| Operation     | Mnemonics | Assembly                    | Opcode[7:0] | Encoding                                                            | Status          | Description                                                |
|---------------|-----------|-----------------------------|-------------|---------------------------------------------------------------------|-----------------|------------------------------------------------------------|
| ADD 2 operand | VADD      | VADD2 DST, SRC1, SRC2       | 0000_0001   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], 48'd0}             | RTL (Xilinx)    | Vector Addition                                            |
| SUB           | VSUB      | VSUB DST, SRC1, SRC2        | 0000_0010   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], 48'd0}             | RTL (Xilinx)    | Vector Subtraction                                         |
| MUL           | VMUL      | VMUL DST, SRC1, SRC2        | 0000_0011   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], 48'd0}             | RTL (Xilinx)    | Vector Multiplication                                      |
| DIV           | VDIV      | VDIV DST, SRC1, SRC2        | 0000_0100   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], 48'd0}             | RTL (Xilinx)    | Vector division                                            |
| ADD 3 operand | VADD 3    | VADD3 DST, SRC1, SRC2, SRC3 | 0000_0101   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], SRC3[23:0], 25'd0} | RTL (Xilinx)    | Vector Addition with three operand                         |
| Reduction Sum | VREDSUM   | VREDSUMN DST, SRC1          | 0000_0110   | {Opcode[7:0], DST[23:0], 94'd0}                                     | RTL (Xilinx)    | Get sum of all elements of a vector                        |
| Reduction Max | VREDMAX   | VREDMAX, DST, SRC1          | 0000_0111   | {Opcode[7:0], DST[23:0], 94'd0}                                     | RTL (Xilinx)    | Get max value in a vector                                  |
| MAX 2 operand | VMAX      | VMAX DST, SRC1, SRC2        | 0000_1000   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], 48'd0}             | RTL (Xilinx)    | Compare two vectors and get only the larger elements       |
| MAX 3 operand | VMAX3     | VMAX3 DST, SRC1, SRC3, SRC3 | 0000_1001   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], SRC3[23:0], 25'd0} | RTL (Xilinx)    | Compare three vectors and get only the larger elements     |
| AVG 2 operand | VAVG      | VAVG DST, SRC1, SRC2        | 0000_1010   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], 48'd0}             | RTL (Xilinx)    | Get theaverage of two vector's each elements               |
| AVG 3 operand | VAVG      | VAVG DST, SRC1, SRC3, SRC3  | 0000_1011   | {Opcode[7:0], DST[23:0], SRC1[23:0], SRC2[23:0], SRC3[23:0], 25'd0} | RTL (Xilinx)    | Get average of three vector's each elements                |
| EXP           | VEXP      | VEXP DST, SRC1              | 0000_1100   | {Opcode[7:0], DST[23:0], 94'd0}                                     | RTL (Xilinx)    | Get the exponential of each element in the vector          |
| SQRT          | VSQRT     | VSQRT DST, SRC1             | 0000_1101   | {Opcode[7:0], DST[23:0], 94'd0}                                     | RTL (Xilinx)    | Get the sqrt of each element in the vector                 |
