Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 10:04:56 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     61.039        0.000                      0                 1545        0.024        0.000                      0                 1545       54.305        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              61.039        0.000                      0                 1541        0.024        0.000                      0                 1541       54.305        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.296        0.000                      0                    4        1.130        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       61.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.846ns  (logic 8.015ns (16.079%)  route 41.831ns (83.920%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          1.387    54.981    sm/D_states_q[7]_i_1_n_0
    SLICE_X52Y86         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.437   115.952    sm/clk_IBUF_BUFG
    SLICE_X52Y86         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.272   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X52Y86         FDSE (Setup_fdse_C_CE)      -0.169   116.020    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        116.020    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 61.039    

Slack (MET) :             61.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.846ns  (logic 8.015ns (16.079%)  route 41.831ns (83.920%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          1.387    54.981    sm/D_states_q[7]_i_1_n_0
    SLICE_X52Y86         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.437   115.952    sm/clk_IBUF_BUFG
    SLICE_X52Y86         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.272   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X52Y86         FDSE (Setup_fdse_C_CE)      -0.169   116.020    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        116.020    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 61.039    

Slack (MET) :             61.039ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.846ns  (logic 8.015ns (16.079%)  route 41.831ns (83.920%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          1.387    54.981    sm/D_states_q[7]_i_1_n_0
    SLICE_X52Y86         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.437   115.952    sm/clk_IBUF_BUFG
    SLICE_X52Y86         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.272   116.224    
                         clock uncertainty           -0.035   116.189    
    SLICE_X52Y86         FDSE (Setup_fdse_C_CE)      -0.169   116.020    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        116.020    
                         arrival time                         -54.981    
  -------------------------------------------------------------------
                         slack                                 61.039    

Slack (MET) :             61.421ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.426ns  (logic 8.015ns (16.216%)  route 41.411ns (83.784%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.967    54.561    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.436   115.951    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.272   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205   115.983    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.983    
                         arrival time                         -54.561    
  -------------------------------------------------------------------
                         slack                                 61.421    

Slack (MET) :             61.421ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.426ns  (logic 8.015ns (16.216%)  route 41.411ns (83.784%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.967    54.561    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.436   115.951    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.272   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205   115.983    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.983    
                         arrival time                         -54.561    
  -------------------------------------------------------------------
                         slack                                 61.421    

Slack (MET) :             61.421ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.426ns  (logic 8.015ns (16.216%)  route 41.411ns (83.784%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.967    54.561    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.436   115.951    sm/clk_IBUF_BUFG
    SLICE_X51Y84         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205   115.983    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        115.983    
                         arrival time                         -54.561    
  -------------------------------------------------------------------
                         slack                                 61.421    

Slack (MET) :             61.468ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.380ns  (logic 8.015ns (16.231%)  route 41.365ns (83.769%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 115.951 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.921    54.515    sm/D_states_q[7]_i_1_n_0
    SLICE_X53Y84         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.436   115.951    sm/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X53Y84         FDRE (Setup_fdre_C_CE)      -0.205   115.983    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.983    
                         arrival time                         -54.515    
  -------------------------------------------------------------------
                         slack                                 61.468    

Slack (MET) :             61.594ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.277ns  (logic 8.015ns (16.265%)  route 41.262ns (83.735%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.817    54.412    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.435   115.950    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.296   116.246    
                         clock uncertainty           -0.035   116.211    
    SLICE_X51Y83         FDSE (Setup_fdse_C_CE)      -0.205   116.006    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.006    
                         arrival time                         -54.412    
  -------------------------------------------------------------------
                         slack                                 61.594    

Slack (MET) :             61.594ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.277ns  (logic 8.015ns (16.265%)  route 41.262ns (83.735%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.817    54.412    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.435   115.950    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.296   116.246    
                         clock uncertainty           -0.035   116.211    
    SLICE_X51Y83         FDRE (Setup_fdre_C_CE)      -0.205   116.006    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.006    
                         arrival time                         -54.412    
  -------------------------------------------------------------------
                         slack                                 61.594    

Slack (MET) :             61.626ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.220ns  (logic 8.015ns (16.284%)  route 41.205ns (83.716%))
  Logic Levels:           44  (LUT3=1 LUT4=6 LUT5=3 LUT6=33 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.135    sm/clk_IBUF_BUFG
    SLICE_X51Y83         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDSE (Prop_fdse_C_Q)         0.456     5.591 f  sm/D_states_q_reg[0]/Q
                         net (fo=278, routed)         3.117     8.708    sm/D_states_q[0]
    SLICE_X40Y76         LUT5 (Prop_lut5_I4_O)        0.152     8.860 r  sm/D_registers_q[7][31]_i_64/O
                         net (fo=1, routed)           0.441     9.300    sm/D_registers_q[7][31]_i_64_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.326     9.626 r  sm/D_registers_q[7][31]_i_25/O
                         net (fo=2, routed)           0.699    10.325    sm/D_registers_q[7][31]_i_25_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.449 r  sm/ram_reg_i_129/O
                         net (fo=1, routed)           0.000    10.449    sm/ram_reg_i_129_n_0
    SLICE_X41Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.661 r  sm/ram_reg_i_79/O
                         net (fo=59, routed)          1.932    12.593    L_reg/M_sm_ra1[1]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299    12.892 r  L_reg/ram_reg_i_44/O
                         net (fo=94, routed)          1.888    14.779    L_reg/M_alum_a[0]
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.124    14.903 r  L_reg/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.840    15.743    L_reg/p_2200_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I3_O)        0.124    15.867 r  L_reg/D_registers_q[7][5]_i_18/O
                         net (fo=4, routed)           1.026    16.894    L_reg/alum/multiplier/p_2256_in
    SLICE_X44Y66         LUT3 (Prop_lut3_I1_O)        0.150    17.044 r  L_reg/D_registers_q[7][5]_i_15/O
                         net (fo=6, routed)           0.951    17.994    L_reg/p_2052_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I3_O)        0.326    18.320 r  L_reg/D_registers_q[7][7]_i_23/O
                         net (fo=4, routed)           0.562    18.883    L_reg/alum/multiplier/p_2106_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.007 r  L_reg/D_registers_q[7][9]_i_21/O
                         net (fo=2, routed)           1.074    20.081    L_reg/D_registers_q[7][9]_i_21_n_0
    SLICE_X48Y64         LUT6 (Prop_lut6_I0_O)        0.124    20.205 r  L_reg/D_registers_q[7][11]_i_33/O
                         net (fo=2, routed)           0.678    20.883    L_reg/alum/multiplier/p_1959_in
    SLICE_X46Y63         LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  L_reg/D_registers_q[7][14]_i_53/O
                         net (fo=2, routed)           0.598    21.605    L_reg/alum/multiplier/p_1955_in
    SLICE_X45Y63         LUT6 (Prop_lut6_I4_O)        0.124    21.729 r  L_reg/D_registers_q[7][14]_i_43/O
                         net (fo=3, routed)           1.052    22.781    L_reg/alum/multiplier/p_1763_in
    SLICE_X48Y62         LUT6 (Prop_lut6_I0_O)        0.124    22.905 r  L_reg/D_registers_q[7][15]_i_43/O
                         net (fo=4, routed)           0.983    23.888    L_reg/alum/multiplier/p_1815_in
    SLICE_X45Y61         LUT4 (Prop_lut4_I1_O)        0.150    24.038 r  L_reg/D_registers_q[7][15]_i_40/O
                         net (fo=2, routed)           0.843    24.881    L_reg/alum/multiplier/p_1632_in
    SLICE_X45Y61         LUT6 (Prop_lut6_I3_O)        0.326    25.207 r  L_reg/D_registers_q[7][17]_i_53/O
                         net (fo=2, routed)           0.820    26.027    L_reg/alum/multiplier/p_1680_in
    SLICE_X42Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.151 r  L_reg/D_registers_q[7][17]_i_45/O
                         net (fo=6, routed)           1.133    27.285    L_reg/alum/multiplier/p_1502_in
    SLICE_X44Y59         LUT4 (Prop_lut4_I0_O)        0.152    27.437 r  L_reg/D_registers_q[7][19]_i_68/O
                         net (fo=2, routed)           0.830    28.267    L_reg/alum/multiplier/p_1383_in
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.326    28.593 r  L_reg/D_registers_q[7][20]_i_39/O
                         net (fo=2, routed)           0.621    29.213    L_reg/alum/multiplier/p_1427_in
    SLICE_X37Y57         LUT6 (Prop_lut6_I4_O)        0.124    29.337 r  L_reg/D_registers_q[7][20]_i_31/O
                         net (fo=6, routed)           0.995    30.332    L_reg/alum/multiplier/p_1263_in
    SLICE_X41Y56         LUT4 (Prop_lut4_I0_O)        0.152    30.484 r  L_reg/D_registers_q[7][21]_i_51/O
                         net (fo=2, routed)           0.848    31.332    L_reg/alum/multiplier/p_1154_in
    SLICE_X40Y55         LUT6 (Prop_lut6_I1_O)        0.326    31.658 r  L_reg/D_registers_q[7][21]_i_44/O
                         net (fo=6, routed)           0.852    32.510    L_reg/p_1048_in
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124    32.634 r  L_reg/D_registers_q[7][24]_i_65/O
                         net (fo=2, routed)           0.806    33.440    L_reg/D_registers_q[7][24]_i_65_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.564 r  L_reg/D_registers_q[7][24]_i_58/O
                         net (fo=3, routed)           0.977    34.542    L_reg/p_851_in
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.666 r  L_reg/D_registers_q[7][24]_i_53/O
                         net (fo=4, routed)           1.028    35.694    L_reg/p_762_in
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124    35.818 r  L_reg/D_registers_q[7][24]_i_42/O
                         net (fo=6, routed)           1.171    36.989    L_reg/p_678_in
    SLICE_X40Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.113 r  L_reg/D_registers_q[7][24]_i_49/O
                         net (fo=2, routed)           0.679    37.792    L_reg/alum/multiplier/p_599_in
    SLICE_X40Y61         LUT6 (Prop_lut6_I1_O)        0.124    37.916 r  L_reg/D_registers_q[7][24]_i_39/O
                         net (fo=6, routed)           0.962    38.878    L_reg/p_523_in
    SLICE_X39Y64         LUT4 (Prop_lut4_I0_O)        0.150    39.028 r  L_reg/D_registers_q[7][25]_i_34/O
                         net (fo=3, routed)           0.423    39.451    L_reg/alum/multiplier/p_454_in
    SLICE_X39Y65         LUT6 (Prop_lut6_I3_O)        0.326    39.777 r  L_reg/D_registers_q[7][25]_i_28/O
                         net (fo=6, routed)           0.856    40.632    L_reg/p_414_in
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124    40.756 r  L_reg/D_registers_q[7][26]_i_17/O
                         net (fo=5, routed)           0.869    41.626    L_reg/p_327_in
    SLICE_X39Y66         LUT4 (Prop_lut4_I0_O)        0.152    41.778 r  L_reg/D_registers_q[7][28]_i_37/O
                         net (fo=2, routed)           0.957    42.735    L_reg/p_273_in
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.326    43.061 r  L_reg/D_registers_q[7][28]_i_40/O
                         net (fo=4, routed)           0.675    43.735    L_reg/p_242_in
    SLICE_X39Y69         LUT6 (Prop_lut6_I2_O)        0.124    43.859 r  L_reg/D_registers_q[7][28]_i_26/O
                         net (fo=3, routed)           0.850    44.709    sm/p_194_in
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    44.833 r  sm/D_registers_q[7][28]_i_17/O
                         net (fo=8, routed)           0.988    45.822    sm/alum/multiplier/p_103_in
    SLICE_X36Y72         LUT6 (Prop_lut6_I3_O)        0.124    45.946 r  sm/D_registers_q[7][29]_i_23/O
                         net (fo=4, routed)           0.601    46.546    sm/alum/multiplier/p_84_in
    SLICE_X37Y71         LUT6 (Prop_lut6_I1_O)        0.124    46.670 r  sm/D_registers_q[7][31]_i_132/O
                         net (fo=2, routed)           0.811    47.482    sm/D_registers_q[7][31]_i_132_n_0
    SLICE_X38Y71         LUT6 (Prop_lut6_I3_O)        0.124    47.606 r  sm/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           0.981    48.587    sm/D_registers_q[7][31]_i_134_0
    SLICE_X40Y73         LUT5 (Prop_lut5_I0_O)        0.124    48.711 r  sm/D_registers_q[7][31]_i_76/O
                         net (fo=3, routed)           0.478    49.189    sm/ram_reg_i_42
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    49.313 f  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.935    50.247    sm/D_states_q[7]_i_44_n_0
    SLICE_X47Y67         LUT6 (Prop_lut6_I1_O)        0.124    50.371 f  sm/D_states_q[7]_i_25/O
                         net (fo=1, routed)           1.080    51.451    sm/D_states_q[7]_i_25_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    51.575 f  sm/D_states_q[7]_i_13/O
                         net (fo=3, routed)           1.270    52.845    sm/D_states_q[7]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I4_O)        0.152    52.997 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.266    53.262    sm/D_states_q[7]_i_4_n_0
    SLICE_X43Y83         LUT6 (Prop_lut6_I1_O)        0.332    53.594 r  sm/D_states_q[7]_i_1/O
                         net (fo=18, routed)          0.761    54.355    sm/D_states_q[7]_i_1_n_0
    SLICE_X53Y83         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.435   115.950    sm/clk_IBUF_BUFG
    SLICE_X53Y83         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.272   116.222    
                         clock uncertainty           -0.035   116.187    
    SLICE_X53Y83         FDRE (Setup_fdre_C_CE)      -0.205   115.982    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.982    
                         arrival time                         -54.355    
  -------------------------------------------------------------------
                         slack                                 61.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.206     1.848    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.852    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.852    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.852    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.436%)  route 0.223ns (63.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.557     1.501    sr2/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.852    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.823     2.013    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y84         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X38Y84         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.769    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.792%)  route 0.276ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X39Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.916    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.792%)  route 0.276ns (66.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.555     1.499    sr1/clk_IBUF_BUFG
    SLICE_X39Y82         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.916    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y82         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.512    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.821    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y75   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y68   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y68   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y68   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y68   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y68   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y70   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y82   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y84   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.766ns (17.507%)  route 3.609ns (82.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         2.413     8.070    sm/D_states_q[6]
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.124     8.194 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.615     8.809    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.514    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432   115.947    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X44Y84         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                106.296    

Slack (MET) :             106.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.766ns (17.507%)  route 3.609ns (82.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         2.413     8.070    sm/D_states_q[6]
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.124     8.194 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.615     8.809    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.514    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432   115.947    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X44Y84         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                106.296    

Slack (MET) :             106.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.766ns (17.507%)  route 3.609ns (82.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         2.413     8.070    sm/D_states_q[6]
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.124     8.194 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.615     8.809    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.514    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432   115.947    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X44Y84         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                106.296    

Slack (MET) :             106.296ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.766ns (17.507%)  route 3.609ns (82.493%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.518     5.657 f  sm/D_states_q_reg[6]/Q
                         net (fo=191, routed)         2.413     8.070    sm/D_states_q[6]
    SLICE_X44Y82         LUT2 (Prop_lut2_I1_O)        0.124     8.194 r  sm/D_debug_dff_q[6]_i_5/O
                         net (fo=4, routed)           0.615     8.809    sm/D_debug_dff_q[6]_i_5_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.933 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.581     9.514    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432   115.947    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.205    
                         clock uncertainty           -0.035   116.170    
    SLICE_X44Y84         FDPE (Recov_fdpe_C_PRE)     -0.359   115.811    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.811    
                         arrival time                          -9.514    
  -------------------------------------------------------------------
                         slack                                106.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.610%)  route 0.857ns (80.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.673     2.341    sm/D_states_q[7]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.386 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.571    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X44Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.610%)  route 0.857ns (80.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.673     2.341    sm/D_states_q[7]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.386 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.571    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X44Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.610%)  route 0.857ns (80.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.673     2.341    sm/D_states_q[7]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.386 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.571    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X44Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.209ns (19.610%)  route 0.857ns (80.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.561     1.505    sm/clk_IBUF_BUFG
    SLICE_X50Y87         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDSE (Prop_fdse_C_Q)         0.164     1.669 r  sm/D_states_q_reg[7]/Q
                         net (fo=171, routed)         0.673     2.341    sm/D_states_q[7]
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.045     2.386 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.184     2.571    fifo_reset_cond/AS[0]
    SLICE_X44Y84         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.826     2.015    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X44Y84         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X44Y84         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  1.130    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.687ns  (logic 11.874ns (31.508%)  route 25.813ns (68.492%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.502    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.124    32.626 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.216    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.340 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.098    34.438    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I1_O)        0.124    34.562 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.688    39.251    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    42.819 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.819    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.550ns  (logic 12.134ns (32.314%)  route 25.416ns (67.686%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.502    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.124    32.626 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.216    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.340 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.098    34.438    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.152    34.590 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.292    38.882    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.800    42.682 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.682    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.736ns  (logic 11.879ns (32.337%)  route 24.857ns (67.663%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.502    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.124    32.626 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.216    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.340 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.980    34.320    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y52         LUT3 (Prop_lut3_I0_O)        0.124    34.444 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.851    38.295    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.868 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.868    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.438ns  (logic 12.071ns (34.062%)  route 23.367ns (65.938%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.453    32.498    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.622 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    33.442    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.566 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.031    34.597    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I3_O)        0.153    34.750 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.084    36.834    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    40.570 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.570    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.220ns  (logic 12.055ns (34.228%)  route 23.165ns (65.772%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.502    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.124    32.626 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.216    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.340 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.106    34.446    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I1_O)        0.146    34.592 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.033    36.625    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    40.352 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.352    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.174ns  (logic 11.913ns (33.868%)  route 23.261ns (66.132%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.808     7.396    L_reg/M_sm_timer[6]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     7.520 f  L_reg/L_0447bd74_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.884     8.405    L_reg/L_0447bd74_remainder0_carry_i_24__1_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.529 f  L_reg/L_0447bd74_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.988     9.517    L_reg/L_0447bd74_remainder0_carry_i_12__1_n_0
    SLICE_X54Y70         LUT3 (Prop_lut3_I0_O)        0.146     9.663 f  L_reg/L_0447bd74_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.620    L_reg/L_0447bd74_remainder0_carry_i_20__1_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.350    10.970 r  L_reg/L_0447bd74_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.841    L_reg/L_0447bd74_remainder0_carry_i_10__1_n_0
    SLICE_X55Y69         LUT4 (Prop_lut4_I1_O)        0.328    12.169 r  L_reg/L_0447bd74_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.169    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.719    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.053 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.103    14.155    L_reg/L_0447bd74_remainder0_3[5]
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.303    14.458 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.865    15.323    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.447 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.665    16.112    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.264 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.970    17.234    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.588 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.822    18.410    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.352    18.762 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.987    19.748    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.328    20.076 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.464    20.540    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.047 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.047    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.161    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.474 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.296    22.770    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    23.234    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.358 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.062    24.420    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.157    24.577 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.417    L_reg/i__carry_i_13__3_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.355    25.772 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.530    26.301    L_reg/i__carry_i_18__3_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124    26.425 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    27.240    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.152    27.392 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.007    28.399    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.348    28.747 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.747    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.297 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.536 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    30.352    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.302    30.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.825    31.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.602 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.775    32.378    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.502 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.642    33.144    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124    33.268 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    34.285    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.152    34.437 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.096    36.533    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    40.306 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.306    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.167ns  (logic 11.897ns (33.829%)  route 23.271ns (66.171%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.808     7.396    L_reg/M_sm_timer[6]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     7.520 f  L_reg/L_0447bd74_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.884     8.405    L_reg/L_0447bd74_remainder0_carry_i_24__1_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.529 f  L_reg/L_0447bd74_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.988     9.517    L_reg/L_0447bd74_remainder0_carry_i_12__1_n_0
    SLICE_X54Y70         LUT3 (Prop_lut3_I0_O)        0.146     9.663 f  L_reg/L_0447bd74_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.620    L_reg/L_0447bd74_remainder0_carry_i_20__1_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.350    10.970 r  L_reg/L_0447bd74_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.841    L_reg/L_0447bd74_remainder0_carry_i_10__1_n_0
    SLICE_X55Y69         LUT4 (Prop_lut4_I1_O)        0.328    12.169 r  L_reg/L_0447bd74_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.169    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.719    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.053 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.103    14.155    L_reg/L_0447bd74_remainder0_3[5]
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.303    14.458 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.865    15.323    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.447 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.665    16.112    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.264 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.970    17.234    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.588 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.822    18.410    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.352    18.762 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.987    19.748    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.328    20.076 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.464    20.540    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.047 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.047    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.161    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.474 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.296    22.770    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    23.234    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.358 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.062    24.420    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.157    24.577 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.417    L_reg/i__carry_i_13__3_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.355    25.772 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.530    26.301    L_reg/i__carry_i_18__3_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124    26.425 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    27.240    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.152    27.392 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.007    28.399    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.348    28.747 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.747    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.297 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.536 f  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    30.352    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.302    30.654 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.825    31.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.602 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.775    32.378    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.502 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.642    33.144    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124    33.268 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.025    34.293    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.146    34.439 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.098    36.537    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    40.299 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.299    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.994ns  (logic 11.844ns (33.847%)  route 23.150ns (66.153%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.453    32.498    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.124    32.622 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.820    33.442    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124    33.566 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.031    34.597    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I3_O)        0.124    34.722 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.866    36.588    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.126 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.126    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.895ns  (logic 11.842ns (33.937%)  route 23.053ns (66.063%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 f  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          1.693     7.343    L_reg/M_sm_pac[9]
    SLICE_X58Y56         LUT5 (Prop_lut5_I2_O)        0.152     7.495 f  L_reg/L_0447bd74_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.823     8.317    L_reg/L_0447bd74_remainder0_carry_i_24_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I1_O)        0.326     8.643 f  L_reg/L_0447bd74_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.869     9.512    L_reg/L_0447bd74_remainder0_carry__1_i_7_n_0
    SLICE_X59Y56         LUT3 (Prop_lut3_I2_O)        0.150     9.662 f  L_reg/L_0447bd74_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.960    10.622    L_reg/L_0447bd74_remainder0_carry_i_20_n_0
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.354    10.976 r  L_reg/L_0447bd74_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.950    11.926    L_reg/L_0447bd74_remainder0_carry_i_10_n_0
    SLICE_X60Y55         LUT2 (Prop_lut2_I1_O)        0.326    12.252 r  L_reg/L_0447bd74_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.252    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X60Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.765 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.765    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X60Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.882 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.882    aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0_n_0
    SLICE_X60Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.205 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.837    14.042    L_reg/L_0447bd74_remainder0[9]
    SLICE_X61Y58         LUT5 (Prop_lut5_I1_O)        0.306    14.348 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.035    15.383    L_reg/i__carry__1_i_10_n_0
    SLICE_X60Y53         LUT4 (Prop_lut4_I0_O)        0.124    15.507 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.163    16.671    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y54         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.885    17.680    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.150    17.830 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    18.678    L_reg/i__carry_i_20__0_n_0
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.354    19.032 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.436    20.467    L_reg/i__carry_i_11_n_0
    SLICE_X64Y55         LUT2 (Prop_lut2_I1_O)        0.326    20.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    21.265    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.772 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.772    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.886 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.886    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.108 f  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.123    23.232    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2[0]
    SLICE_X64Y57         LUT5 (Prop_lut5_I2_O)        0.299    23.531 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.996    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124    24.120 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.000    25.120    L_reg/i__carry_i_14_0
    SLICE_X62Y58         LUT3 (Prop_lut3_I0_O)        0.152    25.272 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.455    25.727    L_reg/i__carry_i_25_n_0
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.326    26.053 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           1.033    27.086    L_reg/i__carry_i_20_n_0
    SLICE_X65Y57         LUT6 (Prop_lut6_I2_O)        0.124    27.210 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.840    28.050    L_reg/i__carry_i_13_n_0
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150    28.200 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.827    29.027    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.328    29.355 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    29.355    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.905 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.905    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.019 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.019    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.353 r  aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.963    31.316    aseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X64Y57         LUT6 (Prop_lut6_I3_O)        0.303    31.619 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.302    31.921    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I1_O)        0.124    32.045 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.502    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.124    32.626 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    33.216    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.340 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.106    34.446    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.124    34.570 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.920    36.491    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    40.027 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.027    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.773ns  (logic 11.656ns (33.520%)  route 23.117ns (66.480%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.548     5.132    L_reg/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.456     5.588 f  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=15, routed)          1.808     7.396    L_reg/M_sm_timer[6]
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.124     7.520 f  L_reg/L_0447bd74_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.884     8.405    L_reg/L_0447bd74_remainder0_carry_i_24__1_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.529 f  L_reg/L_0447bd74_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           0.988     9.517    L_reg/L_0447bd74_remainder0_carry_i_12__1_n_0
    SLICE_X54Y70         LUT3 (Prop_lut3_I0_O)        0.146     9.663 f  L_reg/L_0447bd74_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.956    10.620    L_reg/L_0447bd74_remainder0_carry_i_20__1_n_0
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.350    10.970 r  L_reg/L_0447bd74_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.841    L_reg/L_0447bd74_remainder0_carry_i_10__1_n_0
    SLICE_X55Y69         LUT4 (Prop_lut4_I1_O)        0.328    12.169 r  L_reg/L_0447bd74_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.169    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X55Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.719 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.719    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.053 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.103    14.155    L_reg/L_0447bd74_remainder0_3[5]
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.303    14.458 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.865    15.323    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X57Y68         LUT6 (Prop_lut6_I5_O)        0.124    15.447 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.665    16.112    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X57Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.264 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.970    17.234    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X57Y69         LUT5 (Prop_lut5_I4_O)        0.354    17.588 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.822    18.410    L_reg/i__carry_i_19__3_n_0
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.352    18.762 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.987    19.748    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I1_O)        0.328    20.076 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.464    20.540    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X58Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.047 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.047    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.161 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.161    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.474 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.296    22.770    L_reg/L_0447bd74_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.306    23.076 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.158    23.234    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X58Y71         LUT5 (Prop_lut5_I0_O)        0.124    23.358 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.062    24.420    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__0/i__carry__0_0
    SLICE_X60Y70         LUT2 (Prop_lut2_I0_O)        0.157    24.577 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.840    25.417    L_reg/i__carry_i_13__3_0
    SLICE_X61Y72         LUT5 (Prop_lut5_I1_O)        0.355    25.772 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.530    26.301    L_reg/i__carry_i_18__3_n_0
    SLICE_X60Y72         LUT6 (Prop_lut6_I5_O)        0.124    26.425 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.815    27.240    L_reg/i__carry_i_13__3_n_0
    SLICE_X60Y71         LUT3 (Prop_lut3_I1_O)        0.152    27.392 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           1.007    28.399    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X59Y70         LUT5 (Prop_lut5_I0_O)        0.348    28.747 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.747    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.297 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.297    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.536 r  timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    30.352    timerseg_driver/decimal_renderer/L_0447bd74_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X58Y72         LUT6 (Prop_lut6_I4_O)        0.302    30.654 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.825    31.478    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124    31.602 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.775    32.378    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124    32.502 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.642    33.144    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124    33.268 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.017    34.285    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124    34.409 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.953    36.361    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    39.905 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.905    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.383ns (74.416%)  route 0.475ns (25.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X57Y64         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.475     2.122    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.364 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.364    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.373ns (70.204%)  route 0.583ns (29.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X50Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.583     2.254    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.463 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.463    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.373ns (69.948%)  route 0.590ns (30.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X57Y61         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.590     2.239    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.470 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.470    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.373ns (66.186%)  route 0.702ns (33.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.581     1.525    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.666 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.702     2.367    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.600 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.600    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.473ns (68.886%)  route 0.665ns (31.114%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=15, routed)          0.274     1.947    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X59Y63         LUT2 (Prop_lut2_I0_O)        0.042     1.989 r  display/mataddr_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.380    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.290     3.670 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.670    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.542ns (72.032%)  route 0.599ns (27.968%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.588     1.532    display/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=12, routed)          0.130     1.790    display/D_pixel_idx_q_reg_n_0_[8]
    SLICE_X59Y63         LUT4 (Prop_lut4_I0_O)        0.102     1.892 r  display/mataddr_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.360    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.312     3.672 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.672    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.434ns (66.607%)  route 0.719ns (33.393%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.581     1.525    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.327     1.993    timerseg_driver/ctr/S[0]
    SLICE_X65Y76         LUT2 (Prop_lut2_I0_O)        0.045     2.038 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.430    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.677 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.677    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_41852223[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.159ns  (logic 1.412ns (65.372%)  route 0.748ns (34.628%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.580     1.524    forLoop_idx_0_41852223[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X58Y76         FDRE                                         r  forLoop_idx_0_41852223[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  forLoop_idx_0_41852223[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.882    forLoop_idx_0_41852223[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y75         LUT4 (Prop_lut4_I1_O)        0.045     1.927 r  forLoop_idx_0_41852223[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=12, routed)          0.531     2.458    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.683 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.683    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_41852223[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.166ns  (logic 1.408ns (65.013%)  route 0.758ns (34.987%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.579     1.523    forLoop_idx_0_41852223[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  forLoop_idx_0_41852223[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  forLoop_idx_0_41852223[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.881    forLoop_idx_0_41852223[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X60Y74         LUT4 (Prop_lut4_I1_O)        0.045     1.926 r  forLoop_idx_0_41852223[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.541     2.467    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.689 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.689    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_41852223[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.458ns (66.074%)  route 0.748ns (33.926%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.585     1.529    forLoop_idx_0_41852223[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  forLoop_idx_0_41852223[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  forLoop_idx_0_41852223[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.076     1.746    forLoop_idx_0_41852223[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X60Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  forLoop_idx_0_41852223[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.843    forLoop_idx_0_41852223[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X60Y81         LUT4 (Prop_lut4_I3_O)        0.045     1.888 r  forLoop_idx_0_41852223[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.620     2.508    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.735 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.735    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_41852223[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 1.500ns (26.976%)  route 4.060ns (73.024%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           4.060     5.560    forLoop_idx_0_41852223[1].cond_butt_dirs/sync/D[0]
    SLICE_X59Y80         FDRE                                         r  forLoop_idx_0_41852223[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.497     4.901    forLoop_idx_0_41852223[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  forLoop_idx_0_41852223[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_41852223[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 1.488ns (27.358%)  route 3.950ns (72.642%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.950     5.437    forLoop_idx_0_41852223[3].cond_butt_dirs/sync/D[0]
    SLICE_X59Y80         FDRE                                         r  forLoop_idx_0_41852223[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.497     4.901    forLoop_idx_0_41852223[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y80         FDRE                                         r  forLoop_idx_0_41852223[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.396ns  (logic 1.502ns (27.841%)  route 3.894ns (72.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.894     5.396    forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D[0]
    SLICE_X55Y77         FDRE                                         r  forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.428     4.832    forLoop_idx_0_41852223[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 1.490ns (28.414%)  route 3.753ns (71.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.753     5.243    forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    forLoop_idx_0_41852223[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.496ns (49.622%)  route 1.518ns (50.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.518     3.014    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 1.496ns (49.694%)  route 1.514ns (50.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.514     3.009    reset_cond/AS[0]
    SLICE_X63Y76         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y76         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.677ns  (logic 1.462ns (54.613%)  route 1.215ns (45.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.215     2.677    forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y76         FDRE                                         r  forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.494     4.898    forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1627003466[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.236ns (33.838%)  route 0.461ns (66.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.461     0.697    forLoop_idx_0_1627003466[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X60Y75         FDRE                                         r  forLoop_idx_0_1627003466[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.845     2.035    forLoop_idx_0_1627003466[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y75         FDRE                                         r  forLoop_idx_0_1627003466[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.261ns (36.898%)  route 0.447ns (63.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.447     0.708    cond_butt_next_play/sync/D[0]
    SLICE_X58Y82         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.854     2.043    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.230ns (30.827%)  route 0.516ns (69.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.516     0.746    forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y76         FDRE                                         r  forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.848     2.038    forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y76         FDRE                                         r  forLoop_idx_0_1627003466[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.263ns (30.041%)  route 0.613ns (69.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.876    reset_cond/AS[0]
    SLICE_X63Y76         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y76         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.263ns (29.893%)  route 0.617ns (70.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.617     0.881    reset_cond/AS[0]
    SLICE_X62Y76         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.848     2.038    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y76         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.001ns  (logic 0.257ns (12.868%)  route 1.743ns (87.132%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.743     2.001    forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.849     2.038    forLoop_idx_0_41852223[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  forLoop_idx_0_41852223[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.270ns (13.201%)  route 1.775ns (86.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.775     2.044    forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D[0]
    SLICE_X55Y77         FDRE                                         r  forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.821     2.011    forLoop_idx_0_41852223[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y77         FDRE                                         r  forLoop_idx_0_41852223[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





