vcs +vcs+lic+wait -debug_pp -ntb_opts uvm +incdir+"/home/dclarino/verification/tinyalu/tb/tb_classes" +incdir+"/home/dclarino/verification/tinyalu/scripts/simv.vdb/snps/ovasim/" +define+COVER_ON -cm line -sverilog -assert dve -R -l vcs.log \
./rtl/single_cycle.sv											\
./rtl/three_cycle.sv 											\
./rtl/tinyalu.sv 												\
./tb//tinyalu_pkg.sv												\
./tb/tinyalu_bfm.sv												\
./tb/tb_classes/coverage.svh												\
./tb/tb_classes/scoreboard.sv												\
./tb/tb_classes/tester.sv												\
./tb/top.sv												\

