<stg><name>Kernel_Connector</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %intermediateStream = alloca i64 1

]]></Node>
<StgValue><ssdm name="intermediateStream"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %empty_10 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @Kernel_Connector_Pipeline_VITIS_LOOP_6_1, i32 %InputStream, i32 %intermediateStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @Kernel_Connector_Pipeline_VITIS_LOOP_6_1, i32 %InputStream, i32 %intermediateStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10 %empty_11 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="12" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:11 %empty_12 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:12 %call_ln0 = call void @Kernel_Connector_Pipeline_VITIS_LOOP_8_1, i32 %intermediateStream, i32 %OutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln5"/></StgValue>
</operation>

<operation id="15" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %InputStream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %InputStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OutStream, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OutStream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:6 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @intermediateStream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %intermediateStream, i32 %intermediateStream

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intermediateStream, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:12 %call_ln0 = call void @Kernel_Connector_Pipeline_VITIS_LOOP_8_1, i32 %intermediateStream, i32 %OutStream

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0">
<![CDATA[
entry:13 %ret_ln14 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="28" name="InputStream" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="InputStream"/></StgValue>
</port>
<port id="29" name="OutStream" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="OutStream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="31" from="StgValue_30" to="intermediateStream" fromId="30" toId="7">
</dataflow>
<dataflow id="33" from="_ssdm_op_Wait" to="empty_10" fromId="32" toId="8">
</dataflow>
<dataflow id="35" from="Kernel_Connector_Pipeline_VITIS_LOOP_6_1" to="call_ln0" fromId="34" toId="9">
</dataflow>
<dataflow id="36" from="InputStream" to="call_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="37" from="intermediateStream" to="call_ln0" fromId="7" toId="9">
</dataflow>
<dataflow id="38" from="Kernel_Connector_Pipeline_VITIS_LOOP_6_1" to="call_ln0" fromId="34" toId="10">
</dataflow>
<dataflow id="39" from="InputStream" to="call_ln0" fromId="28" toId="10">
</dataflow>
<dataflow id="40" from="intermediateStream" to="call_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="41" from="_ssdm_op_Wait" to="empty_11" fromId="32" toId="11">
</dataflow>
<dataflow id="42" from="_ssdm_op_Wait" to="empty_12" fromId="32" toId="12">
</dataflow>
<dataflow id="44" from="Kernel_Connector_Pipeline_VITIS_LOOP_8_1" to="call_ln0" fromId="43" toId="13">
</dataflow>
<dataflow id="45" from="intermediateStream" to="call_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="46" from="OutStream" to="call_ln0" fromId="29" toId="13">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln5" fromId="47" toId="14">
</dataflow>
<dataflow id="50" from="empty_3" to="spectopmodule_ln5" fromId="49" toId="14">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="15">
</dataflow>
<dataflow id="53" from="InputStream" to="specinterface_ln0" fromId="28" toId="15">
</dataflow>
<dataflow id="55" from="empty" to="specinterface_ln0" fromId="54" toId="15">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="15">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="15">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="59" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="64" toId="15">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="64" toId="15">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="64" toId="15">
</dataflow>
<dataflow id="68" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="69" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="71" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="72" from="empty_1" to="specinterface_ln0" fromId="64" toId="15">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="64" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="76" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="15">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="80" from="InputStream" to="specbitsmap_ln0" fromId="28" toId="16">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="17">
</dataflow>
<dataflow id="82" from="OutStream" to="specinterface_ln0" fromId="29" toId="17">
</dataflow>
<dataflow id="84" from="empty_2" to="specinterface_ln0" fromId="83" toId="17">
</dataflow>
<dataflow id="85" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="86" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="87" from="empty_1" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="88" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="90" from="empty_1" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="91" from="empty_1" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="92" from="empty_1" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="94" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="95" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="97" from="empty_1" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="98" from="empty_1" to="specinterface_ln0" fromId="64" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="17">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="78" toId="18">
</dataflow>
<dataflow id="103" from="OutStream" to="specbitsmap_ln0" fromId="29" toId="18">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecChannel" to="empty" fromId="104" toId="19">
</dataflow>
<dataflow id="107" from="intermediateStream_str" to="empty" fromId="106" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_56" to="empty" fromId="56" toId="19">
</dataflow>
<dataflow id="110" from="p_str" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="111" from="p_str" to="empty" fromId="109" toId="19">
</dataflow>
<dataflow id="113" from="StgValue_112" to="empty" fromId="112" toId="19">
</dataflow>
<dataflow id="114" from="StgValue_112" to="empty" fromId="112" toId="19">
</dataflow>
<dataflow id="115" from="intermediateStream" to="empty" fromId="7" toId="19">
</dataflow>
<dataflow id="116" from="intermediateStream" to="empty" fromId="7" toId="19">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="20">
</dataflow>
<dataflow id="118" from="intermediateStream" to="specinterface_ln0" fromId="7" toId="20">
</dataflow>
<dataflow id="119" from="empty_2" to="specinterface_ln0" fromId="83" toId="20">
</dataflow>
<dataflow id="120" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="122" from="empty_1" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="123" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="124" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="126" from="empty_1" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="127" from="empty_1" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="128" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="129" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="130" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="131" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="132" from="empty_1" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="133" from="empty_1" to="specinterface_ln0" fromId="64" toId="20">
</dataflow>
<dataflow id="134" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="20">
</dataflow>
<dataflow id="135" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="136" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="20">
</dataflow>
<dataflow id="137" from="Kernel_Connector_Pipeline_VITIS_LOOP_8_1" to="call_ln0" fromId="43" toId="21">
</dataflow>
<dataflow id="138" from="intermediateStream" to="call_ln0" fromId="7" toId="21">
</dataflow>
<dataflow id="139" from="OutStream" to="call_ln0" fromId="29" toId="21">
</dataflow>
</dataflows>


</stg>
