Info: Starting: Create simulation model
Info: qsys-generate C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e\simulation --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0nano_pwm/nios2e.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CYCLE [altera_avalon_pio 18.1]
Progress: Parameterizing module CYCLE
Progress: Adding DUTY [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY
Progress: Adding ID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module ID
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2e.ID: Time stamp will be automatically updated when this component is generated.
Info: nios2e.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2e: Generating nios2e "nios2e" for SIM_VERILOG
Info: CYCLE: Starting RTL generation for module 'nios2e_CYCLE'
Info: CYCLE:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_CYCLE --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0002_CYCLE_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0002_CYCLE_gen//nios2e_CYCLE_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0002_CYCLE_gen/  ]
Info: CYCLE: Done RTL generation for module 'nios2e_CYCLE'
Info: CYCLE: "nios2e" instantiated altera_avalon_pio "CYCLE"
Info: ID: "nios2e" instantiated altera_avalon_sysid_qsys "ID"
Info: JTAG: Starting RTL generation for module 'nios2e_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0004_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0004_JTAG_gen//nios2e_JTAG_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0004_JTAG_gen/  ]
Info: JTAG: Done RTL generation for module 'nios2e_JTAG'
Info: JTAG: "nios2e" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOS2: "nios2e" instantiated altera_nios2_gen2 "NIOS2"
Info: RAM: Starting RTL generation for module 'nios2e_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0005_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0005_RAM_gen//nios2e_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0005_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'nios2e_RAM'
Info: RAM: "nios2e" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2e" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2e" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2e" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2e_NIOS2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2e_NIOS2_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0008_cpu_gen//nios2e_NIOS2_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0008_cpu_gen/  ]
Info: cpu: # 2023.06.30 15:16:28 (*) Starting Nios II generation
Info: cpu: # 2023.06.30 15:16:28 (*)   Checking for plaintext license.
Info: cpu: # 2023.06.30 15:16:28 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.06.30 15:16:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.06.30 15:16:28 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.06.30 15:16:28 (*)   Plaintext license not found.
Info: cpu: # 2023.06.30 15:16:28 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.06.30 15:16:28 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.06.30 15:16:28 (*)   Creating all objects for CPU
Info: cpu: # 2023.06.30 15:16:29 (*)   Creating 'C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0008_cpu_gen//nios2e_NIOS2_cpu_nios2_waves.do'
Info: cpu: # 2023.06.30 15:16:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.06.30 15:16:29 (*)   Creating plain-text RTL
Info: cpu: # 2023.06.30 15:16:29 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2e_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2e: Done "nios2e" with 28 modules, 48 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e\nios2e.spd --output-directory=C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e\nios2e.spd --output-directory=C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e.qsys --block-symbol-file --output-directory=C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0nano_pwm/nios2e.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CYCLE [altera_avalon_pio 18.1]
Progress: Parameterizing module CYCLE
Progress: Adding DUTY [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY
Progress: Adding ID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module ID
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2e.ID: Time stamp will be automatically updated when this component is generated.
Info: nios2e.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e.qsys --synthesis=VERILOG --output-directory=C:\intelFPGA_lite\18.1\de0nano_pwm\nios2e\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading de0nano_pwm/nios2e.qsys
Progress: Reading input file
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CYCLE [altera_avalon_pio 18.1]
Progress: Parameterizing module CYCLE
Progress: Adding DUTY [altera_avalon_pio 18.1]
Progress: Parameterizing module DUTY
Progress: Adding ID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module ID
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding NIOS2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module NIOS2
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2e.ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios2e.ID: Time stamp will be automatically updated when this component is generated.
Info: nios2e.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios2e: Generating nios2e "nios2e" for QUARTUS_SYNTH
Info: CYCLE: Starting RTL generation for module 'nios2e_CYCLE'
Info: CYCLE:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2e_CYCLE --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0027_CYCLE_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0027_CYCLE_gen//nios2e_CYCLE_component_configuration.pl  --do_build_sim=0  ]
Info: CYCLE: Done RTL generation for module 'nios2e_CYCLE'
Info: CYCLE: "nios2e" instantiated altera_avalon_pio "CYCLE"
Info: ID: "nios2e" instantiated altera_avalon_sysid_qsys "ID"
Info: JTAG: Starting RTL generation for module 'nios2e_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2e_JTAG --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0029_JTAG_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0029_JTAG_gen//nios2e_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'nios2e_JTAG'
Info: JTAG: "nios2e" instantiated altera_avalon_jtag_uart "JTAG"
Info: NIOS2: "nios2e" instantiated altera_nios2_gen2 "NIOS2"
Info: RAM: Starting RTL generation for module 'nios2e_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2e_RAM --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0030_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0030_RAM_gen//nios2e_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'nios2e_RAM'
Info: RAM: "nios2e" instantiated altera_avalon_onchip_memory2 "RAM"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2e" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2e" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2e" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2e_NIOS2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2e_NIOS2_cpu --dir=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0033_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/space/AppData/Local/Temp/alt9538_2772437905091999905.dir/0033_cpu_gen//nios2e_NIOS2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2023.06.30 15:16:37 (*) Starting Nios II generation
Info: cpu: # 2023.06.30 15:16:37 (*)   Checking for plaintext license.
Info: cpu: # 2023.06.30 15:16:38 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2023.06.30 15:16:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2023.06.30 15:16:38 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2023.06.30 15:16:38 (*)   Plaintext license not found.
Info: cpu: # 2023.06.30 15:16:38 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2023.06.30 15:16:38 (*)   Elaborating CPU configuration settings
Info: cpu: # 2023.06.30 15:16:38 (*)   Creating all objects for CPU
Info: cpu: # 2023.06.30 15:16:38 (*)   Generating RTL from CPU objects
Info: cpu: # 2023.06.30 15:16:38 (*)   Creating plain-text RTL
Info: cpu: # 2023.06.30 15:16:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2e_NIOS2_cpu'
Info: cpu: "NIOS2" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS2_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: NIOS2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS2_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/intelFPGA_lite/18.1/de0nano_pwm/nios2e/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2e: Done "nios2e" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
