{"Source Block": ["oh/elink/dv/dv_elink.v@181:192@HdlStmAssign", "\n\n   \n   assign  emem_access           = rxwr_access | rxrd_access;\n    \n   assign  emem_packet[PW-1:0]   = rxwr_access ? rxwr_packet[PW-1:0]:\n                                                 rxrd_packet[PW-1:0];\n     \n   /*ememory AUTO_TEMPLATE ( \n                        // Outputs\n                        .\\(.*\\)_out       (txrr_\\1[]),\n                        .\\(.*\\)_in        (emem_\\1[]),\n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@179:189", "\t\t.txrr_access\t\t(txrr_access),\n\t\t.txrr_packet\t\t(txrr_packet[PW-1:0]));\n\n\n   \n   assign  emem_access           = rxwr_access | rxrd_access;\n    \n   assign  emem_packet[PW-1:0]   = rxwr_access ? rxwr_packet[PW-1:0]:\n                                                 rxrd_packet[PW-1:0];\n     \n   /*ememory AUTO_TEMPLATE ( \n"]], "Diff Content": {"Delete": [], "Add": [[187, "   assign rxrd_wait = emem_wait | rxwr_access;\n"]]}}