Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 30 12:56:45 2019
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.831        0.000                      0                  143        0.180        0.000                      0                  143        3.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.831        0.000                      0                  143        0.180        0.000                      0                  143        3.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 myxadc/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            myxadc/inst/DEN
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.527ns (66.818%)  route 0.758ns (33.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    myxadc/dclk_in
    XADC_X0Y0            XADC                                         r  myxadc/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.527     7.518 r  myxadc/inst/EOC
                         net (fo=1, routed)           0.758     8.276    myxadc/den_in
    XADC_X0Y0            XADC                                         r  myxadc/inst/DEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.702    13.490    myxadc/dclk_in
    XADC_X0Y0            XADC                                         r  myxadc/inst/DCLK
                         clock pessimism              0.500    13.991    
                         clock uncertainty           -0.035    13.955    
    XADC_X0Y0            XADC (Setup_xadc_DCLK_DEN)
                                                     -0.848    13.107    myxadc/inst
  -------------------------------------------------------------------
                         required time                         13.107    
                         arrival time                          -8.276    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.897ns (34.547%)  route 1.699ns (65.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.547     8.587    pwm_duty0[7]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.703    13.491    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[0]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X85Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.692    pwm_duty0_reg[0]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.897ns (34.547%)  route 1.699ns (65.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.547     8.587    pwm_duty0[7]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.703    13.491    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[1]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X85Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.692    pwm_duty0_reg[1]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.897ns (34.547%)  route 1.699ns (65.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.547     8.587    pwm_duty0[7]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.703    13.491    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[2]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X85Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.692    pwm_duty0_reg[2]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty0_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 0.897ns (34.547%)  route 1.699ns (65.453%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.491ns = ( 13.491 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.547     8.587    pwm_duty0[7]_i_1_n_0
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.703    13.491    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[7]/C
                         clock pessimism              0.441    13.933    
                         clock uncertainty           -0.035    13.897    
    SLICE_X85Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.692    pwm_duty0_reg[7]
  -------------------------------------------------------------------
                         required time                         13.692    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.897ns (34.599%)  route 1.696ns (65.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.544     8.583    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.702    13.490    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[0]/C
                         clock pessimism              0.441    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.691    pwm_duty3_reg[0]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.897ns (34.599%)  route 1.696ns (65.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.544     8.583    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.702    13.490    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[1]/C
                         clock pessimism              0.441    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.691    pwm_duty3_reg[1]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.897ns (34.599%)  route 1.696ns (65.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.544     8.583    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.702    13.490    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[2]/C
                         clock pessimism              0.441    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.691    pwm_duty3_reg[2]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.897ns (34.599%)  route 1.696ns (65.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.544     8.583    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.702    13.490    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[3]/C
                         clock pessimism              0.441    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.691    pwm_duty3_reg[3]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 pwm_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.897ns (34.599%)  route 1.696ns (65.401%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.991ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.893     5.991    clk_IBUF_BUFG
    SLICE_X82Y124        FDRE                                         r  pwm_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y124        FDRE (Prop_fdre_C_Q)         0.478     6.469 f  pwm_count_reg[2]/Q
                         net (fo=14, routed)          0.719     7.188    pwm_count_reg__0[2]
    SLICE_X83Y124        LUT6 (Prop_lut6_I1_O)        0.295     7.483 r  pwm_duty0[7]_i_2/O
                         net (fo=1, routed)           0.433     7.916    pwm_duty0[7]_i_2_n_0
    SLICE_X83Y124        LUT3 (Prop_lut3_I1_O)        0.124     8.040 r  pwm_duty0[7]_i_1/O
                         net (fo=32, routed)          0.544     8.583    pwm_duty0[7]_i_1_n_0
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.702    13.490    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[4]/C
                         clock pessimism              0.441    13.932    
                         clock uncertainty           -0.035    13.896    
    SLICE_X81Y125        FDRE (Setup_fdre_C_CE)      -0.205    13.691    pwm_duty3_reg[4]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 data2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  data2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data2_reg[0]/Q
                         net (fo=1, routed)           0.110     2.015    data2[0]
    SLICE_X82Y125        FDRE                                         r  pwm_duty2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X82Y125        FDRE                                         r  pwm_duty2_reg[0]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X82Y125        FDRE (Hold_fdre_C_D)         0.059     1.834    pwm_duty2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  data3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data3_reg[0]/Q
                         net (fo=1, routed)           0.109     2.012    data3[0]
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[0]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.046     1.821    pwm_duty3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.824%)  route 0.148ns (51.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X84Y126        FDRE                                         r  data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data1_reg[5]/Q
                         net (fo=1, routed)           0.148     2.052    data1[5]
    SLICE_X84Y124        FDRE                                         r  pwm_duty1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  pwm_duty1_reg[5]/C
                         clock pessimism             -0.494     1.794    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.066     1.860    pwm_duty1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.152%)  route 0.152ns (51.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data1_reg[0]/Q
                         net (fo=1, routed)           0.152     2.056    data1[0]
    SLICE_X84Y124        FDRE                                         r  pwm_duty1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X84Y124        FDRE                                         r  pwm_duty1_reg[0]/C
                         clock pessimism             -0.494     1.794    
    SLICE_X84Y124        FDRE (Hold_fdre_C_D)         0.070     1.864    pwm_duty1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.952%)  route 0.111ns (44.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  data3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data3_reg[3]/Q
                         net (fo=1, routed)           0.111     2.014    data3[3]
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[3]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.047     1.822    pwm_duty3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 data3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X80Y125        FDRE                                         r  data3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_fdre_C_Q)         0.128     1.890 r  data3_reg[7]/Q
                         net (fo=1, routed)           0.116     2.006    data3[7]
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X81Y125        FDRE                                         r  pwm_duty3_reg[7]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X81Y125        FDRE (Hold_fdre_C_D)         0.025     1.800    pwm_duty3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 data2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X83Y126        FDRE                                         r  data2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDRE (Prop_fdre_C_Q)         0.128     1.891 r  data2_reg[5]/Q
                         net (fo=1, routed)           0.114     2.005    data2[5]
    SLICE_X83Y125        FDRE                                         r  pwm_duty2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X83Y125        FDRE                                         r  pwm_duty2_reg[5]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X83Y125        FDRE (Hold_fdre_C_D)         0.019     1.794    pwm_duty2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.831%)  route 0.174ns (55.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X84Y125        FDRE                                         r  data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  data0_reg[3]/Q
                         net (fo=1, routed)           0.174     2.077    data0[3]
    SLICE_X87Y125        FDRE                                         r  pwm_duty0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X87Y125        FDRE                                         r  pwm_duty0_reg[3]/C
                         clock pessimism             -0.494     1.795    
    SLICE_X87Y125        FDRE (Hold_fdre_C_D)         0.070     1.865    pwm_duty0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.466%)  route 0.116ns (47.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.652     1.762    clk_IBUF_BUFG
    SLICE_X84Y125        FDRE                                         r  data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y125        FDRE (Prop_fdre_C_Q)         0.128     1.890 r  data0_reg[7]/Q
                         net (fo=1, routed)           0.116     2.006    data0[7]
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.289    clk_IBUF_BUFG
    SLICE_X85Y125        FDRE                                         r  pwm_duty0_reg[7]/C
                         clock pessimism             -0.513     1.775    
    SLICE_X85Y125        FDRE (Hold_fdre_C_D)         0.019     1.794    pwm_duty0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_duty1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.806%)  route 0.167ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.653     1.763    clk_IBUF_BUFG
    SLICE_X85Y126        FDRE                                         r  data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  data1_reg[3]/Q
                         net (fo=1, routed)           0.167     2.071    data1[3]
    SLICE_X86Y125        FDRE                                         r  pwm_duty1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.290    clk_IBUF_BUFG
    SLICE_X86Y125        FDRE                                         r  pwm_duty1_reg[3]/C
                         clock pessimism             -0.494     1.795    
    SLICE_X86Y125        FDRE (Hold_fdre_C_D)         0.063     1.858    pwm_duty1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         8.000       4.000      XADC_X0Y0       myxadc/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y126   _drdy_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X82Y126   _drdy_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y125   data0_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y125   data0_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y125   data0_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y125   data0_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y125   data0_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         8.000       7.000      SLICE_X84Y125   data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[4]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[7]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y125   data3_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X80Y125   data3_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y126   _drdy_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X82Y126   _drdy_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[4]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[5]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[6]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         4.000       3.500      SLICE_X84Y125   data0_reg[7]/C



