Time resolution is 1 ps
$stop called at time : 90 ns : File "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/FULL_ADDER/FULL_ADDER.srcs/sim_1/new/Test_Fulladder.v" Line 47
