// Seed: 2856235165
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  wire  id_3,
    output uwire id_4
);
  assign id_4 = 1 ? -1 : id_0 == 'b0;
  assign module_1.id_3 = 0;
  always @(posedge id_2 or {id_3{1}}) #1;
  logic [7:0] id_6;
  ;
  assign id_6[(-1)] = 1'b0;
endmodule
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input supply0 module_1,
    input wor id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri0 id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9,
    input uwire id_10,
    input supply0 id_11,
    input supply1 id_12,
    input uwire id_13,
    input wand id_14,
    input wor id_15,
    output tri0 id_16,
    output tri id_17,
    input tri0 id_18,
    input wire id_19,
    input supply0 id_20,
    input uwire id_21,
    output wand id_22,
    input supply0 id_23
    , id_30,
    input tri1 id_24,
    input tri id_25,
    output logic id_26,
    input wor id_27,
    output tri1 id_28
);
  logic id_31;
  wire  id_32;
  always
    if (-1) begin : LABEL_0
      disable id_33;
    end else id_26 <= {id_30{id_8}};
  module_0 modCall_1 (
      id_8,
      id_1,
      id_5,
      id_11,
      id_6
  );
endmodule
