Analysis & Synthesis report for M6800_MIKBUG
Sat Jun 26 10:15:09 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |M6800_MIKBUG|bufferedUART:acia|txState
 11. State Machine - |M6800_MIKBUG|bufferedUART:acia|rxState
 12. State Machine - |M6800_MIKBUG|SBCTextDisplayRGB:vdu|dispState
 13. State Machine - |M6800_MIKBUG|SBCTextDisplayRGB:vdu|escState
 14. State Machine - |M6800_MIKBUG|cpu68:cpu1|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component|altsyncram_r2e1:auto_generated
 21. Source assignments for InternalRam2K:sram1|altsyncram:altsyncram_component|altsyncram_9tp3:auto_generated
 22. Source assignments for InternalRam1K:sram2|altsyncram:altsyncram_component|altsyncram_1tp3:auto_generated
 23. Source assignments for InternalRam512B:sram3|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated
 24. Source assignments for InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated
 25. Source assignments for SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated
 26. Source assignments for SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated
 27. Source assignments for SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated
 28. Parameter Settings for User Entity Instance: M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: InternalRam2K:sram1|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: InternalRam1K:sram2|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: InternalRam512B:sram3|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: InternalRam512B:scatchPadRam|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu
 34. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: BaudRate6850:BaudRateGen
 38. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod0
 39. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod1
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "bufferedUART:acia"
 42. Port Connectivity Checks: "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 43. Port Connectivity Checks: "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 44. Port Connectivity Checks: "SBCTextDisplayRGB:vdu"
 45. Port Connectivity Checks: "cpu68:cpu1"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 26 10:15:09 2021           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; M6800_MIKBUG                                    ;
; Top-level Entity Name              ; M6800_MIKBUG                                    ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,047                                           ;
;     Total combinational functions  ; 2,816                                           ;
;     Dedicated logic registers      ; 810                                             ;
; Total registers                    ; 810                                             ;
; Total pins                         ; 57                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,496                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; M6800_MIKBUG       ; M6800_MIKBUG       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                      ; Library ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd                                                                  ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/BaudRate6850.vhd              ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam2K.vhd                                                         ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam2K.vhd     ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam1K.vhd                                                         ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam1K.vhd     ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd    ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd                                                               ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRom.vhd           ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd                                                              ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd          ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd                                                              ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam1K.vhd          ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd                                                         ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRomReduced.vhd     ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd                                                                ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/CGABoldRom.vhd            ;         ;
; ../../MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd                                                                  ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/UART/bufferedUART.vhd              ;         ;
; ../../MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd                                                         ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SBCTextDisplayRGB.vhd     ;         ;
; ../../MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd                                                                    ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/CPU/M6800/cpu68.vhd                ;         ;
; ../../MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd                                                                  ; yes             ; User VHDL File                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/Debounce/Debounce.vhd              ;         ;
; ../../MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd   ;         ;
; M6800_MIKBUG_32KB.vhd                                                                                                             ; yes             ; User Wizard-Generated File             ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/M6800_MIKBUG_32KB.vhd                   ;         ;
; m6800_mikbug.vhd                                                                                                                  ; yes             ; Auto-Found VHDL File                   ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/m6800_mikbug.vhd                        ;         ;
; altsyncram.tdf                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;         ;
; stratix_ram_block.inc                                                                                                             ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;         ;
; lpm_mux.inc                                                                                                                       ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;         ;
; lpm_decode.inc                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;         ;
; aglobal130.inc                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                                  ;         ;
; a_rdenreg.inc                                                                                                                     ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;         ;
; altrom.inc                                                                                                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                                      ;         ;
; altram.inc                                                                                                                        ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                                      ;         ;
; altdpram.inc                                                                                                                      ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;         ;
; db/altsyncram_r2e1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/altsyncram_r2e1.tdf                  ;         ;
; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/dgg_mikbug_32kb.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/roms/mikbug_6800/dgg_mikbug_32kb.hex ;         ;
; db/altsyncram_9tp3.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/altsyncram_9tp3.tdf                  ;         ;
; db/altsyncram_1tp3.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/altsyncram_1tp3.tdf                  ;         ;
; db/altsyncram_cra1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/altsyncram_cra1.tdf                  ;         ;
; db/altsyncram_g891.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/altsyncram_g891.tdf                  ;         ;
; db/altsyncram_adh2.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/altsyncram_adh2.tdf                  ;         ;
; lpm_divide.tdf                                                                                                                    ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                  ;         ;
; abs_divider.inc                                                                                                                   ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                                 ;         ;
; sign_div_unsign.inc                                                                                                               ; yes             ; Megafunction                           ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                             ;         ;
; db/lpm_divide_08m.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/lpm_divide_08m.tdf                   ;         ;
; db/sign_div_unsign_7nh.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/sign_div_unsign_7nh.tdf              ;         ;
; db/alt_u_div_g5f.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/alt_u_div_g5f.tdf                    ;         ;
; db/add_sub_lkc.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/add_sub_lkc.tdf                      ;         ;
; db/add_sub_mkc.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/db/add_sub_mkc.tdf                      ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,047      ;
;                                             ;            ;
; Total combinational functions               ; 2816       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1651       ;
;     -- 3 input functions                    ; 575        ;
;     -- <=2 input functions                  ; 590        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2357       ;
;     -- arithmetic mode                      ; 459        ;
;                                             ;            ;
; Total registers                             ; 810        ;
;     -- Dedicated logic registers            ; 810        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 57         ;
; Total memory bits                           ; 106496     ;
; Embedded Multiplier 9-bit elements          ; 0          ;
; Maximum fan-out node                        ; i_CLOCK_50 ;
; Maximum fan-out                             ; 631        ;
; Total fan-out                               ; 12908      ;
; Average fan-out                             ; 3.44       ;
+---------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                               ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |M6800_MIKBUG                                          ; 2816 (72)         ; 810 (7)      ; 106496      ; 0            ; 0       ; 0         ; 57   ; 0            ; |M6800_MIKBUG                                                                                                                                     ; work         ;
;    |BaudRate6850:BaudRateGen|                          ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|BaudRate6850:BaudRateGen                                                                                                            ; work         ;
;    |Debouncer:DebounceResetSwitch|                     ; 26 (26)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|Debouncer:DebounceResetSwitch                                                                                                       ; work         ;
;    |InternalRam1K:sram2|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam1K:sram2                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam1K:sram2|altsyncram:altsyncram_component                                                                                 ; work         ;
;          |altsyncram_1tp3:auto_generated|              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam1K:sram2|altsyncram:altsyncram_component|altsyncram_1tp3:auto_generated                                                  ; work         ;
;    |InternalRam2K:sram1|                               ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam2K:sram1                                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam2K:sram1|altsyncram:altsyncram_component                                                                                 ; work         ;
;          |altsyncram_9tp3:auto_generated|              ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam2K:sram1|altsyncram:altsyncram_component|altsyncram_9tp3:auto_generated                                                  ; work         ;
;    |InternalRam512B:scatchPadRam|                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:scatchPadRam                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:scatchPadRam|altsyncram:altsyncram_component                                                                        ; work         ;
;          |altsyncram_cra1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated                                         ; work         ;
;    |InternalRam512B:sram3|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:sram3                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:sram3|altsyncram:altsyncram_component                                                                               ; work         ;
;          |altsyncram_cra1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|InternalRam512B:sram3|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated                                                ; work         ;
;    |M6800_MIKBUG_32KB:rom1|                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|M6800_MIKBUG_32KB:rom1                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|                ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component                                                                              ; work         ;
;          |altsyncram_r2e1:auto_generated|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component|altsyncram_r2e1:auto_generated                                               ; work         ;
;    |SBCTextDisplayRGB:vdu|                             ; 1412 (1234)       ; 384 (384)    ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu                                                                                                               ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|          ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                         ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                         ; work         ;
;             |altsyncram_adh2:auto_generated|           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated          ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                           ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                           ; work         ;
;             |altsyncram_adh2:auto_generated|           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated            ; work         ;
;       |SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom                                                                ; work         ;
;          |altsyncram:altsyncram_component|             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_g891:auto_generated|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated ; work         ;
;       |lpm_divide:Mod0|                                ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod0                                                                                               ; work         ;
;          |lpm_divide_08m:auto_generated|               ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod0|lpm_divide_08m:auto_generated                                                                 ; work         ;
;             |sign_div_unsign_7nh:divider|              ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider                                     ; work         ;
;                |alt_u_div_g5f:divider|                 ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod0|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider               ; work         ;
;       |lpm_divide:Mod1|                                ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod1                                                                                               ; work         ;
;          |lpm_divide_08m:auto_generated|               ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod1|lpm_divide_08m:auto_generated                                                                 ; work         ;
;             |sign_div_unsign_7nh:divider|              ; 89 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod1|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider                                     ; work         ;
;                |alt_u_div_g5f:divider|                 ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|lpm_divide:Mod1|lpm_divide_08m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_g5f:divider               ; work         ;
;    |bufferedUART:acia|                                 ; 250 (250)         ; 213 (213)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|bufferedUART:acia                                                                                                                   ; work         ;
;    |cpu68:cpu1|                                        ; 1042 (1042)       ; 169 (169)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M6800_MIKBUG|cpu68:cpu1                                                                                                                          ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------------------+
; Name                                                                                                                                           ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------------------+
; InternalRam1K:sram2|altsyncram:altsyncram_component|altsyncram_1tp3:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port    ; 1024         ; 8            ; --           ; --           ; 8192  ; None                                                                               ;
; InternalRam2K:sram1|altsyncram:altsyncram_component|altsyncram_9tp3:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port    ; 2048         ; 8            ; --           ; --           ; 16384 ; None                                                                               ;
; InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Single Port    ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                               ;
; InternalRam512B:sram3|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port    ; 512          ; 8            ; --           ; --           ; 4096  ; None                                                                               ;
; M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component|altsyncram_r2e1:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM            ; 4096         ; 8            ; --           ; --           ; 32768 ; ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex ;
; SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                               ;
; SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated|ALTSYNCRAM            ; AUTO ; True Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None                                                                               ;
; SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated|ALTSYNCRAM ; AUTO ; ROM            ; 1024         ; 8            ; --           ; --           ; 8192  ; SansFontBoldReduced.HEX                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                    ; IP Include File                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |M6800_MIKBUG|M6800_MIKBUG_32KB:rom1                                               ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp_On_EP2C5/M6800_MIKBUG/M6800_MIKBUG_32KB.vhd                 ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam512B:scatchPadRam                                         ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam2K:sram1                                                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam2K.vhd   ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam1K:sram2                                                  ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam1K.vhd   ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |M6800_MIKBUG|InternalRam512B:sram3                                                ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/RAM_Internal/InternalRam512B.vhd ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam          ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd        ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam            ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/DisplayRam2K.vhd        ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom ; C:/Users/HPz420/Documents/GitHub/Doug Gilliland/MultiComp/MultiComp (VHDL Template)/Components/TERMINAL/SansBoldRomReduced.vhd  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|bufferedUART:acia|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|bufferedUART:acia|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|SBCTextDisplayRGB:vdu|dispState                                                                                                                                                                                                                                                                          ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|SBCTextDisplayRGB:vdu|escState                                                                                        ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; Name                                ; escState.processingAdditionalParams ; escState.processingParams ; escState.waitForLeftBracket ; escState.none ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+
; escState.none                       ; 0                                   ; 0                         ; 0                           ; 0             ;
; escState.waitForLeftBracket         ; 0                                   ; 0                         ; 1                           ; 1             ;
; escState.processingParams           ; 0                                   ; 1                         ; 0                           ; 1             ;
; escState.processingAdditionalParams ; 1                                   ; 0                         ; 0                           ; 1             ;
+-------------------------------------+-------------------------------------+---------------------------+-----------------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |M6800_MIKBUG|cpu68:cpu1|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; Name                    ; state.vect_hi_state ; state.vect_lo_state ; state.pshx_hi_state ; state.pshx_lo_state ; state.pulx_hi_state ; state.pulx_lo_state ; state.pshb_state ; state.pulb_state ; state.psha_state ; state.pula_state ; state.rti_pch_state ; state.rti_pcl_state ; state.rti_ixh_state ; state.rti_ixl_state ; state.rti_accb_state ; state.rti_acca_state ; state.rti_cc_state ; state.rti_state ; state.int_mask_state ; state.int_wai_state ; state.int_accb_state ; state.int_acca_state ; state.int_cc_state ; state.int_ixh_state ; state.int_ixl_state ; state.int_pch_state ; state.int_pcl_state ; state.rts_lo_state ; state.rts_hi_state ; state.bsr1_state ; state.bsr_state ; state.branch_state ; state.jsr1_state ; state.jsr_state ; state.jmp_state ; state.mul7_state ; state.mul6_state ; state.mul5_state ; state.mul4_state ; state.mul3_state ; state.mul2_state ; state.mul1_state ; state.mul0_state ; state.muld_state ; state.mulea_state ; state.mul_state ; state.error_state ; state.halt_state ; state.execute_state ; state.write16_state ; state.write8_state ; state.immediate16_state ; state.read16_state ; state.read8_state ; state.indexed_state ; state.extended_state ; state.decode_state ; state.fetch_state ; state.reset_state ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+
; state.reset_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 0                 ;
; state.fetch_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 1                 ; 1                 ;
; state.decode_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 1                  ; 0                 ; 1                 ;
; state.extended_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 1                    ; 0                  ; 0                 ; 1                 ;
; state.indexed_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 1                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read8_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 1                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.read16_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 1                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.immediate16_state ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 1                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write8_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 1                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.write16_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 1                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.execute_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 1                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.halt_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 1                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.error_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 1                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mulea_state       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.muld_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul0_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul2_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul3_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul4_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul5_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul6_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.mul7_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jmp_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 1               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 1               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.jsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 1                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.branch_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 1                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 1               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.bsr1_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_hi_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rts_lo_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_wai_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 1                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.int_mask_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 1                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_state         ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 1               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_cc_state      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 1                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_acca_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_accb_state    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_ixh_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pcl_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.rti_pch_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pula_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.psha_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshb_state        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_lo_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pulx_hi_state     ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_lo_state     ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.pshx_hi_state     ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_lo_state     ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
; state.vect_hi_state     ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ; 0                  ; 0               ; 0                    ; 0                   ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                ; 0               ; 0                  ; 0                ; 0               ; 0               ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0               ; 0                 ; 0                ; 0                   ; 0                   ; 0                  ; 0                       ; 0                  ; 0                 ; 0                   ; 0                    ; 0                  ; 0                 ; 1                 ;
+-------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+--------------------+-----------------+----------------------+---------------------+----------------------+----------------------+--------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+------------------+-----------------+--------------------+------------------+-----------------+-----------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-----------------+-------------------+------------------+---------------------+---------------------+--------------------+-------------------------+--------------------+-------------------+---------------------+----------------------+--------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+--------------------------------------------------+----------------------------------------------------+
; Register name                                    ; Reason for Removal                                 ;
+--------------------------------------------------+----------------------------------------------------+
; SBCTextDisplayRGB:vdu|startAddr[1..3]            ; Merged with SBCTextDisplayRGB:vdu|startAddr[0]     ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[4..7]        ; Merged with SBCTextDisplayRGB:vdu|ps2WriteByte2[3] ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[5..7]         ; Merged with SBCTextDisplayRGB:vdu|ps2WriteByte[3]  ;
; cpu68:cpu1|nmi_req                               ; Stuck at GND due to stuck port data_in             ;
; cpu68:cpu1|iv[0]                                 ; Stuck at VCC due to stuck port data_in             ;
; cpu68:cpu1|nmi_ack                               ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:vdu|pixelClockCount[1..3]      ; Stuck at GND due to stuck port data_in             ;
; cpu68:cpu1|state.halt_state                      ; Lost fanout                                        ;
; cpu68:cpu1|state.int_mask_state                  ; Lost fanout                                        ;
; SBCTextDisplayRGB:vdu|escState.none              ; Lost fanout                                        ;
; SBCTextDisplayRGB:vdu|escState.processingParams  ; Lost fanout                                        ;
; cpu68:cpu1|state.error_state                     ; Stuck at GND due to stuck port data_in             ;
; SBCTextDisplayRGB:vdu|startAddr[0]               ; Stuck at GND due to stuck port data_in             ;
; Debouncer:DebounceResetSwitch|dig_counter[18,19] ; Lost fanout                                        ;
; SBCTextDisplayRGB:vdu|kbInPointer[3]             ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 25           ;                                                    ;
+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; cpu68:cpu1|nmi_req ; Stuck at GND              ; cpu68:cpu1|iv[0], cpu68:cpu1|nmi_ack   ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 810   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 51    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 542   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SBCTextDisplayRGB:vdu|dispAttWRData[0]  ; 7       ;
; SBCTextDisplayRGB:vdu|cursorOn          ; 1       ;
; SBCTextDisplayRGB:vdu|dispAttWRData[1]  ; 5       ;
; SBCTextDisplayRGB:vdu|dispAttWRData[2]  ; 5       ;
; SBCTextDisplayRGB:vdu|dispAttWRData[3]  ; 5       ;
; Debouncer:DebounceResetSwitch|o_PinOut  ; 92      ;
; SBCTextDisplayRGB:vdu|ps2ClkOut         ; 2       ;
; SBCTextDisplayRGB:vdu|ps2DataOut        ; 4       ;
; SBCTextDisplayRGB:vdu|attBold           ; 5       ;
; bufferedUART:acia|rxdFiltered           ; 5       ;
; SBCTextDisplayRGB:vdu|n_kbWR            ; 26      ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[4]   ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[3]   ; 3       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[1]   ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[2]   ; 2       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte[0]   ; 2       ;
; SBCTextDisplayRGB:vdu|ps2ClkFiltered    ; 11      ;
; SBCTextDisplayRGB:vdu|ps2PrevClk        ; 9       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[3]  ; 4       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[1]  ; 3       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[2]  ; 3       ;
; SBCTextDisplayRGB:vdu|ps2WriteByte2[0]  ; 3       ;
; SBCTextDisplayRGB:vdu|ps2Caps           ; 5       ;
; Total number of inverted registers = 23 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|charVert[4]                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|rxFilter[0]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|ps2ClkFilter[4]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|ps2Byte[7]                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|ps2ConvertedByte[6]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|pixelClockCount[1]                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|pixelCount[1]                       ;
; 4:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|kbWatchdogTimer[24]                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|charScanLine[3]                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|rxClockCount[3]                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|accb[5]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|xreg[6]                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|xreg[9]                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|charHoriz[5]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|rxBitCount[3]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|dispCharWRData[6]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|acca[0]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|md[9]                                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |M6800_MIKBUG|cpu68:cpu1|md[1]                                          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|txBitCount[3]                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|txBuffer[0]                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |M6800_MIKBUG|bufferedUART:acia|txClockCount[1]                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|videoB1                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|ps2ClkCount[3]                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|startAddr[7]                        ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|videoG0                             ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|param4[1]                           ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|paramCount[2]                       ;
; 12:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|ps2WriteClkCount[2]                 ;
; 14:1               ; 7 bits    ; 63 LEs        ; 14 LEs               ; 49 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|param1[0]                           ;
; 15:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|param2[3]                           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|param3[1]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|kbInPointer[1]                      ;
; 20:1               ; 5 bits    ; 65 LEs        ; 5 LEs                ; 60 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|cursorVertRestore[0]                ;
; 22:1               ; 7 bits    ; 98 LEs        ; 7 LEs                ; 91 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|cursorHorizRestore[6]               ;
; 21:1               ; 26 bits   ; 364 LEs       ; 26 LEs               ; 338 LEs                ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|kbWriteTimer[18]                    ;
; 42:1               ; 7 bits    ; 196 LEs       ; 77 LEs               ; 119 LEs                ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|cursorHoriz[1]                      ;
; 50:1               ; 3 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|cursorVert[2]                       ;
; 18:1               ; 5 bits    ; 60 LEs        ; 5 LEs                ; 55 LEs                 ; Yes        ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|ps2WriteByte[1]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|state                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|alu_ctrl.alu_sbc                               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |M6800_MIKBUG|cpu68:cpu1|alu_ctrl.alu_dex                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|paramCount                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|dispState                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|state                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector1                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector47                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector29                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector39                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector146                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector149                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector53                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |M6800_MIKBUG|w_cpuDataIn[5]                                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |M6800_MIKBUG|bufferedUART:acia|txState.dataBit                         ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |M6800_MIKBUG|bufferedUART:acia|rxState.stopBit                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector16                                     ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector174                                    ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |M6800_MIKBUG|cpu68:cpu1|Selector168                                    ;
; 21:1               ; 9 bits    ; 126 LEs       ; 9 LEs                ; 117 LEs                ; No         ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|dispState                           ;
; 23:1               ; 2 bits    ; 30 LEs        ; 4 LEs                ; 26 LEs                 ; No         ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|escState.waitForLeftBracket         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |M6800_MIKBUG|SBCTextDisplayRGB:vdu|escState.processingAdditionalParams ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component|altsyncram_r2e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam2K:sram1|altsyncram:altsyncram_component|altsyncram_9tp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam1K:sram2|altsyncram:altsyncram_component|altsyncram_1tp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam512B:sram3|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam512B:scatchPadRam|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component                                      ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                              ; Type           ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                ; Untyped        ;
; WIDTH_A                            ; 8                                                                                  ; Signed Integer ;
; WIDTHAD_A                          ; 12                                                                                 ; Signed Integer ;
; NUMWORDS_A                         ; 4096                                                                               ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                               ; Untyped        ;
; WIDTH_B                            ; 1                                                                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                  ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                               ; Untyped        ;
; INIT_FILE                          ; ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone II                                                                         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_r2e1                                                                    ; Untyped        ;
+------------------------------------+------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam2K:sram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_9tp3      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam1K:sram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                       ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_1tp3      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam512B:sram3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_cra1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam512B:scatchPadRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_cra1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 0        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 298      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00001111 ; Unsigned Binary                  ;
; sans_serif_font      ; 1        ; Signed Integer                   ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                                               ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                                            ;
; WIDTH_A                            ; 8                       ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                                            ;
; INIT_FILE                          ; SansFontBoldReduced.HEX ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II              ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_g891         ; Untyped                                                                            ;
+------------------------------------+-------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_adh2      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_adh2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BaudRate6850:BaudRateGen ;
+----------------+--------+---------------------------------------------+
; Parameter Name ; Value  ; Type                                        ;
+----------------+--------+---------------------------------------------+
; baud_rate      ; 115200 ; Signed Integer                              ;
+----------------+--------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_08m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:vdu|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_08m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                    ;
; Entity Instance                           ; M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component                                               ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; InternalRam2K:sram1|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; InternalRam1K:sram2|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 0                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; InternalRam512B:sram3|altsyncram:altsyncram_component                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; InternalRam512B:scatchPadRam|altsyncram:altsyncram_component                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
; Entity Instance                           ; SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                      ;
;     -- WIDTH_A                            ; 8                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                         ;
;     -- WIDTH_B                            ; 8                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:acia"                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                ;
; wren_a ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:vdu"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; video         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu68:cpu1"                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; hold     ; Input  ; Info     ; Stuck at GND                                                                        ;
; halt     ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq      ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmi      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_alu ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test_cc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 26 10:14:41 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M6800_MIKBUG -c M6800_MIKBUG
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/baudrate6850.vhd
    Info (12022): Found design unit 1: BaudRate6850-BaudRate6850_beh
    Info (12023): Found entity 1: BaudRate6850
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram4k.vhd
    Info (12022): Found design unit 1: internalram4k-SYN
    Info (12023): Found entity 1: InternalRam4K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram2k.vhd
    Info (12022): Found design unit 1: internalram2k-SYN
    Info (12023): Found entity 1: InternalRam2K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram1k.vhd
    Info (12022): Found design unit 1: internalram1k-SYN
    Info (12023): Found entity 1: InternalRam1K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldromreduced.vhd
    Info (12022): Found design unit 1: sansboldromreduced-SYN
    Info (12023): Found entity 1: SansBoldRomReduced
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sansboldrom.vhd
    Info (12022): Found design unit 1: sansboldrom-SYN
    Info (12023): Found entity 1: SansBoldRom
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram2k.vhd
    Info (12022): Found design unit 1: displayram2k-SYN
    Info (12023): Found entity 1: DisplayRam2K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/displayram1k.vhd
    Info (12022): Found design unit 1: displayram1k-SYN
    Info (12023): Found entity 1: DisplayRam1K
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldromreduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN
    Info (12023): Found entity 1: CGABoldRomReduced
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/cgaboldrom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN
    Info (12023): Found entity 1: CGABoldRom
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/uart/buffereduart.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl
    Info (12023): Found entity 1: bufferedUART
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/terminal/sbctextdisplayrgb.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl
    Info (12023): Found entity 1: SBCTextDisplayRGB
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/cpu/m6800/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH
    Info (12023): Found entity 1: cpu68
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/debounce/debounce.vhd
    Info (12022): Found design unit 1: Debouncer-struct
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/multicomp/multicomp (vhdl template)/components/ram_internal/internalram512b.vhd
    Info (12022): Found design unit 1: internalram512b-SYN
    Info (12023): Found entity 1: InternalRam512B
Info (12021): Found 2 design units, including 1 entities, in source file m6800_mikbug_32kb.vhd
    Info (12022): Found design unit 1: m6800_mikbug_32kb-SYN
    Info (12023): Found entity 1: M6800_MIKBUG_32KB
Warning (12125): Using design file m6800_mikbug.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: M6800_MIKBUG-struct
    Info (12023): Found entity 1: M6800_MIKBUG
Info (12127): Elaborating entity "M6800_MIKBUG" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(63): used explicit default value for signal "Pin25" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(64): used explicit default value for signal "Pin31" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(65): used explicit default value for signal "Pin41" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(66): used explicit default value for signal "Pin40" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(67): used explicit default value for signal "Pin43" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(68): used explicit default value for signal "Pin42" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(69): used explicit default value for signal "Pin45" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(70): used explicit default value for signal "Pin44" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(73): used explicit default value for signal "o_sdCS" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(74): used explicit default value for signal "o_sdMOSI" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(76): used explicit default value for signal "o_sdSCLK" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(77): used explicit default value for signal "o_driveLED" because signal was never assigned a value
Warning (10541): VHDL Signal Declaration warning at m6800_mikbug.vhd(81): used implicit default value for signal "io_extSRamAddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(82): used explicit default value for signal "io_n_extSRamWE" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(83): used explicit default value for signal "io_n_extSRamCS" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at m6800_mikbug.vhd(84): used explicit default value for signal "io_n_extSRamOE" because signal was never assigned a value
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:DebounceResetSwitch"
Info (12128): Elaborating entity "cpu68" for hierarchy "cpu68:cpu1"
Info (12128): Elaborating entity "M6800_MIKBUG_32KB" for hierarchy "M6800_MIKBUG_32KB:rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[0]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[1]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[2]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[3]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[4]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[5]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[6]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Warning (287001): Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram|stratix_ram_block inst ram_block1a[7]|INIT_FILE The value assigned is ../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex and the valid value list is UNUSED|../../../MultiComp (VHDL Template)/Components/ROMs/MIKBUG_6800/DGG_MIKBUG_32KB.hex
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf
    Info (12023): Found entity 1: altsyncram_r2e1
Info (12128): Elaborating entity "altsyncram_r2e1" for hierarchy "M6800_MIKBUG_32KB:rom1|altsyncram:altsyncram_component|altsyncram_r2e1:auto_generated"
Info (12128): Elaborating entity "InternalRam2K" for hierarchy "InternalRam2K:sram1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam2K:sram1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam2K:sram1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam2K:sram1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9tp3.tdf
    Info (12023): Found entity 1: altsyncram_9tp3
Info (12128): Elaborating entity "altsyncram_9tp3" for hierarchy "InternalRam2K:sram1|altsyncram:altsyncram_component|altsyncram_9tp3:auto_generated"
Info (12128): Elaborating entity "InternalRam1K" for hierarchy "InternalRam1K:sram2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam1K:sram2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam1K:sram2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam1K:sram2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1tp3.tdf
    Info (12023): Found entity 1: altsyncram_1tp3
Info (12128): Elaborating entity "altsyncram_1tp3" for hierarchy "InternalRam1K:sram2|altsyncram:altsyncram_component|altsyncram_1tp3:auto_generated"
Info (12128): Elaborating entity "InternalRam512B" for hierarchy "InternalRam512B:sram3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam512B:sram3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam512B:sram3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam512B:sram3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cra1.tdf
    Info (12023): Found entity 1: altsyncram_cra1
Info (12128): Elaborating entity "altsyncram_cra1" for hierarchy "InternalRam512B:sram3|altsyncram:altsyncram_component|altsyncram_cra1:auto_generated"
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:vdu"
Info (12128): Elaborating entity "SansBoldRomReduced" for hierarchy "SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SansFontBoldReduced.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g891.tdf
    Info (12023): Found entity 1: altsyncram_g891
Info (12128): Elaborating entity "altsyncram_g891" for hierarchy "SBCTextDisplayRGB:vdu|SansBoldRomReduced:\GEN_REDUCED_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_g891:auto_generated"
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_adh2.tdf
    Info (12023): Found entity 1: altsyncram_adh2
Info (12128): Elaborating entity "altsyncram_adh2" for hierarchy "SBCTextDisplayRGB:vdu|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_adh2:auto_generated"
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:acia"
Info (12128): Elaborating entity "BaudRate6850" for hierarchy "BaudRate6850:BaudRateGen"
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "bufferedUART:acia|rxBuffer" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "SBCTextDisplayRGB:vdu|kbBuffer" is uninferred due to inappropriate RAM size
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector7~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector7~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector8~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector8~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector9~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector9~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector10~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector10~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector11~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector11~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector12~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector12~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector6~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector6~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector2~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector2~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector4~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector4~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector3~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector3~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector5~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector5~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector0~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector0~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector1~synth
    Warning (19017): Found clock multiplexer cpu68:cpu1|Selector1~synth
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:vdu|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:vdu|Mod1"
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:vdu|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:vdu|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_08m.tdf
    Info (12023): Found entity 1: lpm_divide_08m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf
    Info (12023): Found entity 1: alt_u_div_g5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "io_extSRamData[0]" has no driver
    Warning (13040): Bidir "io_extSRamData[1]" has no driver
    Warning (13040): Bidir "io_extSRamData[2]" has no driver
    Warning (13040): Bidir "io_extSRamData[3]" has no driver
    Warning (13040): Bidir "io_extSRamData[4]" has no driver
    Warning (13040): Bidir "io_extSRamData[5]" has no driver
    Warning (13040): Bidir "io_extSRamData[6]" has no driver
    Warning (13040): Bidir "io_extSRamData[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Pin25" is stuck at GND
    Warning (13410): Pin "Pin31" is stuck at GND
    Warning (13410): Pin "Pin41" is stuck at GND
    Warning (13410): Pin "Pin40" is stuck at GND
    Warning (13410): Pin "Pin43" is stuck at GND
    Warning (13410): Pin "Pin42" is stuck at GND
    Warning (13410): Pin "Pin45" is stuck at GND
    Warning (13410): Pin "Pin44" is stuck at GND
    Warning (13410): Pin "o_sdCS" is stuck at VCC
    Warning (13410): Pin "o_sdMOSI" is stuck at VCC
    Warning (13410): Pin "o_sdSCLK" is stuck at VCC
    Warning (13410): Pin "o_driveLED" is stuck at VCC
    Warning (13410): Pin "io_extSRamAddress[0]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[1]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[2]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[3]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[4]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[5]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[6]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[7]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[8]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[9]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[10]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[11]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[12]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[13]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[14]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[15]" is stuck at GND
    Warning (13410): Pin "io_extSRamAddress[16]" is stuck at GND
    Warning (13410): Pin "io_n_extSRamWE" is stuck at VCC
    Warning (13410): Pin "io_n_extSRamCS" is stuck at VCC
    Warning (13410): Pin "io_n_extSRamOE" is stuck at VCC
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_sdMISO"
Info (21057): Implemented 3189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 3068 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 4679 megabytes
    Info: Processing ended: Sat Jun 26 10:15:09 2021
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:27


