
My Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000564  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  00010564  2**0
                  CONTENTS
  2 .lpram        00000000  30000000  30000000  00010564  2**0
                  CONTENTS
  3 .bss          00000020  20000000  20000000  00020000  2**2
                  ALLOC
  4 .stack        00000800  20000020  20000020  00020000  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  00010564  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0001058c  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006702  00000000  00000000  000105e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000161b  00000000  00000000  00016ce7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000016c9  00000000  00000000  00018302  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000260  00000000  00000000  000199cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000290  00000000  00000000  00019c2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018bd3  00000000  00000000  00019ebb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00008a09  00000000  00000000  00032a8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00088166  00000000  00000000  0003b497  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000003c4  00000000  00000000  000c3600  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
   0:	20 08 00 20 25 01 00 00 21 01 00 00 21 01 00 00      .. %...!...!...
	...
  2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
  3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  4c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  6c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  8c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
  ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
  b4:	b510      	push	{r4, lr}
  b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
  b8:	7823      	ldrb	r3, [r4, #0]
  ba:	2b00      	cmp	r3, #0
  bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
  be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
  c0:	2b00      	cmp	r3, #0
  c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
  c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
  c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
  c8:	bf00      	nop
  ca:	2301      	movs	r3, #1
  cc:	7023      	strb	r3, [r4, #0]
  ce:	bd10      	pop	{r4, pc}
  d0:	20000000 	.word	0x20000000
  d4:	00000000 	.word	0x00000000
  d8:	00000564 	.word	0x00000564

000000dc <frame_dummy>:
  dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
  de:	b510      	push	{r4, lr}
  e0:	2b00      	cmp	r3, #0
  e2:	d003      	beq.n	ec <frame_dummy+0x10>
  e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
  e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
  e8:	e000      	b.n	ec <frame_dummy+0x10>
  ea:	bf00      	nop
  ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
  ee:	6803      	ldr	r3, [r0, #0]
  f0:	2b00      	cmp	r3, #0
  f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
  f4:	bd10      	pop	{r4, pc}
  f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
  f8:	2b00      	cmp	r3, #0
  fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
  fc:	4798      	blx	r3
  fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
 100:	00000000 	.word	0x00000000
 104:	20000004 	.word	0x20000004
 108:	00000564 	.word	0x00000564
 10c:	00000564 	.word	0x00000564
 110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
 114:	b510      	push	{r4, lr}
	system_init();
 116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
 118:	4798      	blx	r3
}
 11a:	bd10      	pop	{r4, pc}
 11c:	000001d1 	.word	0x000001d1

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
 120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
 124:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
 126:	4a1a      	ldr	r2, [pc, #104]	; (190 <Reset_Handler+0x6c>)
 128:	4b1a      	ldr	r3, [pc, #104]	; (194 <Reset_Handler+0x70>)
 12a:	429a      	cmp	r2, r3
 12c:	d011      	beq.n	152 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
 12e:	001a      	movs	r2, r3
 130:	4b19      	ldr	r3, [pc, #100]	; (198 <Reset_Handler+0x74>)
 132:	429a      	cmp	r2, r3
 134:	d20d      	bcs.n	152 <Reset_Handler+0x2e>
 136:	4a19      	ldr	r2, [pc, #100]	; (19c <Reset_Handler+0x78>)
 138:	3303      	adds	r3, #3
 13a:	1a9b      	subs	r3, r3, r2
 13c:	089b      	lsrs	r3, r3, #2
 13e:	3301      	adds	r3, #1
 140:	009b      	lsls	r3, r3, #2
 142:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
 144:	4813      	ldr	r0, [pc, #76]	; (194 <Reset_Handler+0x70>)
 146:	4912      	ldr	r1, [pc, #72]	; (190 <Reset_Handler+0x6c>)
 148:	588c      	ldr	r4, [r1, r2]
 14a:	5084      	str	r4, [r0, r2]
 14c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
 14e:	429a      	cmp	r2, r3
 150:	d1fa      	bne.n	148 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
 152:	4a13      	ldr	r2, [pc, #76]	; (1a0 <Reset_Handler+0x7c>)
 154:	4b13      	ldr	r3, [pc, #76]	; (1a4 <Reset_Handler+0x80>)
 156:	429a      	cmp	r2, r3
 158:	d20a      	bcs.n	170 <Reset_Handler+0x4c>
 15a:	43d3      	mvns	r3, r2
 15c:	4911      	ldr	r1, [pc, #68]	; (1a4 <Reset_Handler+0x80>)
 15e:	185b      	adds	r3, r3, r1
 160:	2103      	movs	r1, #3
 162:	438b      	bics	r3, r1
 164:	3304      	adds	r3, #4
 166:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
 168:	2100      	movs	r1, #0
 16a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
 16c:	4293      	cmp	r3, r2
 16e:	d1fc      	bne.n	16a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
 170:	4a0d      	ldr	r2, [pc, #52]	; (1a8 <Reset_Handler+0x84>)
 172:	21ff      	movs	r1, #255	; 0xff
 174:	4b0d      	ldr	r3, [pc, #52]	; (1ac <Reset_Handler+0x88>)
 176:	438b      	bics	r3, r1
 178:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
 17a:	4a0d      	ldr	r2, [pc, #52]	; (1b0 <Reset_Handler+0x8c>)
 17c:	6853      	ldr	r3, [r2, #4]
 17e:	397f      	subs	r1, #127	; 0x7f
 180:	430b      	orrs	r3, r1
 182:	6053      	str	r3, [r2, #4]
        __libc_init_array();
 184:	4b0b      	ldr	r3, [pc, #44]	; (1b4 <Reset_Handler+0x90>)
 186:	4798      	blx	r3
        main();
 188:	4b0b      	ldr	r3, [pc, #44]	; (1b8 <Reset_Handler+0x94>)
 18a:	4798      	blx	r3
 18c:	e7fe      	b.n	18c <Reset_Handler+0x68>
 18e:	46c0      	nop			; (mov r8, r8)
 190:	00000564 	.word	0x00000564
 194:	20000000 	.word	0x20000000
 198:	20000000 	.word	0x20000000
 19c:	20000004 	.word	0x20000004
 1a0:	20000000 	.word	0x20000000
 1a4:	20000020 	.word	0x20000020
 1a8:	e000ed00 	.word	0xe000ed00
 1ac:	00000000 	.word	0x00000000
 1b0:	41004000 	.word	0x41004000
 1b4:	000004fd 	.word	0x000004fd
 1b8:	000004f1 	.word	0x000004f1

000001bc <delay_driver_init>:
#include <peripheral_clk_config.h>
#include <utils.h>
#include <hal_init.h>

void delay_driver_init(void)
{
 1bc:	b510      	push	{r4, lr}
	delay_init(SysTick);
 1be:	4802      	ldr	r0, [pc, #8]	; (1c8 <delay_driver_init+0xc>)
 1c0:	4b02      	ldr	r3, [pc, #8]	; (1cc <delay_driver_init+0x10>)
 1c2:	4798      	blx	r3
}
 1c4:	bd10      	pop	{r4, pc}
 1c6:	46c0      	nop			; (mov r8, r8)
 1c8:	e000e010 	.word	0xe000e010
 1cc:	00000355 	.word	0x00000355

000001d0 <system_init>:

void system_init(void)
{
 1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1d2:	46ce      	mov	lr, r9
 1d4:	4647      	mov	r7, r8
 1d6:	b580      	push	{r7, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
 1d8:	4b56      	ldr	r3, [pc, #344]	; (334 <system_init+0x164>)
 1da:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = ~data;
}

static inline void hri_port_clear_OUT_reg(const void *const hw, uint8_t submodule_index, hri_port_out_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 1dc:	21c0      	movs	r1, #192	; 0xc0
 1de:	05c9      	lsls	r1, r1, #23
 1e0:	2694      	movs	r6, #148	; 0x94
 1e2:	2380      	movs	r3, #128	; 0x80
 1e4:	061b      	lsls	r3, r3, #24
 1e6:	518b      	str	r3, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 1e8:	2588      	movs	r5, #136	; 0x88
 1ea:	514b      	str	r3, [r1, r5]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 1ec:	4b52      	ldr	r3, [pc, #328]	; (338 <system_init+0x168>)
 1ee:	22a8      	movs	r2, #168	; 0xa8
 1f0:	2080      	movs	r0, #128	; 0x80
 1f2:	05c0      	lsls	r0, r0, #23
 1f4:	5098      	str	r0, [r3, r2]
 1f6:	4c51      	ldr	r4, [pc, #324]	; (33c <system_init+0x16c>)
 1f8:	509c      	str	r4, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 1fa:	24df      	movs	r4, #223	; 0xdf
 1fc:	46a4      	mov	ip, r4
 1fe:	5d1f      	ldrb	r7, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
 200:	3cde      	subs	r4, #222	; 0xde
 202:	46a0      	mov	r8, r4
 204:	43a7      	bics	r7, r4
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 206:	4664      	mov	r4, ip
 208:	551f      	strb	r7, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 20a:	2780      	movs	r7, #128	; 0x80
 20c:	03ff      	lsls	r7, r7, #15
 20e:	518f      	str	r7, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 210:	514f      	str	r7, [r1, r5]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 212:	5098      	str	r0, [r3, r2]
 214:	4f4a      	ldr	r7, [pc, #296]	; (340 <system_init+0x170>)
 216:	509f      	str	r7, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 218:	3c09      	subs	r4, #9
 21a:	46a4      	mov	ip, r4
 21c:	5d1f      	ldrb	r7, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
 21e:	4644      	mov	r4, r8
 220:	43a7      	bics	r7, r4
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 222:	4664      	mov	r4, ip
 224:	551f      	strb	r7, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 226:	2780      	movs	r7, #128	; 0x80
 228:	043f      	lsls	r7, r7, #16
 22a:	518f      	str	r7, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 22c:	514f      	str	r7, [r1, r5]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 22e:	5098      	str	r0, [r3, r2]
 230:	4f44      	ldr	r7, [pc, #272]	; (344 <system_init+0x174>)
 232:	509f      	str	r7, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 234:	3401      	adds	r4, #1
 236:	46a4      	mov	ip, r4
 238:	5d1f      	ldrb	r7, [r3, r4]
	tmp &= ~PORT_PINCFG_PMUXEN;
 23a:	4644      	mov	r4, r8
 23c:	43a7      	bics	r7, r4
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 23e:	4664      	mov	r4, ip
 240:	551f      	strb	r7, [r3, r4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 242:	5188      	str	r0, [r1, r6]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
 244:	5148      	str	r0, [r1, r5]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
 246:	5098      	str	r0, [r3, r2]
 248:	493f      	ldr	r1, [pc, #252]	; (348 <system_init+0x178>)
 24a:	5099      	str	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
 24c:	21de      	movs	r1, #222	; 0xde
 24e:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
 250:	4640      	mov	r0, r8
 252:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
 254:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(PB30, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PB30, GPIO_PIN_FUNCTION_OFF);

	delay_driver_init();
 256:	4b3d      	ldr	r3, [pc, #244]	; (34c <system_init+0x17c>)
 258:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 25a:	24c0      	movs	r4, #192	; 0xc0
 25c:	05e4      	lsls	r4, r4, #23
 25e:	350c      	adds	r5, #12
 260:	2380      	movs	r3, #128	; 0x80
 262:	05db      	lsls	r3, r3, #23
 264:	4699      	mov	r9, r3
 266:	4698      	mov	r8, r3
 268:	2780      	movs	r7, #128	; 0x80
 26a:	063f      	lsls	r7, r7, #24
 26c:	e05f      	b.n	32e <system_init+0x15e>
 26e:	2380      	movs	r3, #128	; 0x80
 270:	03db      	lsls	r3, r3, #15
 272:	5163      	str	r3, [r4, r5]
					case 1: gpio_set_pin_level(PB23,is_lit>0); break;
					case 2: gpio_set_pin_level(PB30,is_lit>0); break;
					case 3: gpio_set_pin_level(PB31,is_lit>0); break;
					default: break;
				}
				delay_ms(1000);
 274:	20fa      	movs	r0, #250	; 0xfa
 276:	0080      	lsls	r0, r0, #2
 278:	4b35      	ldr	r3, [pc, #212]	; (350 <system_init+0x180>)
 27a:	4798      	blx	r3
 27c:	3601      	adds	r6, #1
 27e:	4643      	mov	r3, r8
 280:	5163      	str	r3, [r4, r5]
 282:	5167      	str	r7, [r4, r5]
 284:	2380      	movs	r3, #128	; 0x80
 286:	03db      	lsls	r3, r3, #15
 288:	5163      	str	r3, [r4, r5]
 28a:	2380      	movs	r3, #128	; 0x80
 28c:	041b      	lsls	r3, r3, #16
 28e:	5163      	str	r3, [r4, r5]
				switch(led_iter)
 290:	1e73      	subs	r3, r6, #1
 292:	2b01      	cmp	r3, #1
 294:	d00c      	beq.n	2b0 <system_init+0xe0>
 296:	2b00      	cmp	r3, #0
 298:	d0e9      	beq.n	26e <system_init+0x9e>
 29a:	2b02      	cmp	r3, #2
 29c:	d00c      	beq.n	2b8 <system_init+0xe8>
 29e:	2b03      	cmp	r3, #3
 2a0:	d00d      	beq.n	2be <system_init+0xee>
				delay_ms(1000);
 2a2:	20fa      	movs	r0, #250	; 0xfa
 2a4:	0080      	lsls	r0, r0, #2
 2a6:	4b2a      	ldr	r3, [pc, #168]	; (350 <system_init+0x180>)
 2a8:	4798      	blx	r3
			for(int led_iter=0;led_iter<4;led_iter++)
 2aa:	2e03      	cmp	r6, #3
 2ac:	dde6      	ble.n	27c <system_init+0xac>
 2ae:	e00b      	b.n	2c8 <system_init+0xf8>
 2b0:	2380      	movs	r3, #128	; 0x80
 2b2:	041b      	lsls	r3, r3, #16
 2b4:	5163      	str	r3, [r4, r5]
 2b6:	e7dd      	b.n	274 <system_init+0xa4>
 2b8:	464b      	mov	r3, r9
 2ba:	5163      	str	r3, [r4, r5]
 2bc:	e7da      	b.n	274 <system_init+0xa4>
 2be:	5167      	str	r7, [r4, r5]
				delay_ms(1000);
 2c0:	20fa      	movs	r0, #250	; 0xfa
 2c2:	0080      	lsls	r0, r0, #2
 2c4:	4b22      	ldr	r3, [pc, #136]	; (350 <system_init+0x180>)
 2c6:	4798      	blx	r3
{
 2c8:	2601      	movs	r6, #1
 2ca:	e008      	b.n	2de <system_init+0x10e>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 2cc:	2280      	movs	r2, #128	; 0x80
 2ce:	03d2      	lsls	r2, r2, #15
 2d0:	2398      	movs	r3, #152	; 0x98
 2d2:	50e2      	str	r2, [r4, r3]
				delay_ms(1000);
 2d4:	20fa      	movs	r0, #250	; 0xfa
 2d6:	0080      	lsls	r0, r0, #2
 2d8:	4b1d      	ldr	r3, [pc, #116]	; (350 <system_init+0x180>)
 2da:	4798      	blx	r3
 2dc:	3601      	adds	r6, #1
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
 2de:	4643      	mov	r3, r8
 2e0:	5163      	str	r3, [r4, r5]
 2e2:	5167      	str	r7, [r4, r5]
 2e4:	2380      	movs	r3, #128	; 0x80
 2e6:	03db      	lsls	r3, r3, #15
 2e8:	5163      	str	r3, [r4, r5]
 2ea:	2380      	movs	r3, #128	; 0x80
 2ec:	041b      	lsls	r3, r3, #16
 2ee:	5163      	str	r3, [r4, r5]
				switch(led_iter)
 2f0:	1e73      	subs	r3, r6, #1
 2f2:	2b01      	cmp	r3, #1
 2f4:	d00c      	beq.n	310 <system_init+0x140>
 2f6:	2b00      	cmp	r3, #0
 2f8:	d0e8      	beq.n	2cc <system_init+0xfc>
 2fa:	2b02      	cmp	r3, #2
 2fc:	d00d      	beq.n	31a <system_init+0x14a>
 2fe:	2b03      	cmp	r3, #3
 300:	d00f      	beq.n	322 <system_init+0x152>
				delay_ms(1000);
 302:	20fa      	movs	r0, #250	; 0xfa
 304:	0080      	lsls	r0, r0, #2
 306:	4b12      	ldr	r3, [pc, #72]	; (350 <system_init+0x180>)
 308:	4798      	blx	r3
			for(int led_iter=0;led_iter<4;led_iter++)
 30a:	2e03      	cmp	r6, #3
 30c:	dde6      	ble.n	2dc <system_init+0x10c>
 30e:	e00e      	b.n	32e <system_init+0x15e>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
 310:	2280      	movs	r2, #128	; 0x80
 312:	0412      	lsls	r2, r2, #16
 314:	2398      	movs	r3, #152	; 0x98
 316:	50e2      	str	r2, [r4, r3]
 318:	e7dc      	b.n	2d4 <system_init+0x104>
 31a:	2398      	movs	r3, #152	; 0x98
 31c:	464a      	mov	r2, r9
 31e:	50e2      	str	r2, [r4, r3]
 320:	e7d8      	b.n	2d4 <system_init+0x104>
 322:	2398      	movs	r3, #152	; 0x98
 324:	50e7      	str	r7, [r4, r3]
				delay_ms(1000);
 326:	20fa      	movs	r0, #250	; 0xfa
 328:	0080      	lsls	r0, r0, #2
 32a:	4b09      	ldr	r3, [pc, #36]	; (350 <system_init+0x180>)
 32c:	4798      	blx	r3
{
 32e:	2601      	movs	r6, #1
 330:	e7a5      	b.n	27e <system_init+0xae>
 332:	46c0      	nop			; (mov r8, r8)
 334:	00000391 	.word	0x00000391
 338:	40002800 	.word	0x40002800
 33c:	c0008000 	.word	0xc0008000
 340:	c0000040 	.word	0xc0000040
 344:	c0000080 	.word	0xc0000080
 348:	c0004000 	.word	0xc0004000
 34c:	000001bd 	.word	0x000001bd
 350:	00000369 	.word	0x00000369

00000354 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
 354:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
 356:	4b02      	ldr	r3, [pc, #8]	; (360 <delay_init+0xc>)
 358:	6018      	str	r0, [r3, #0]
 35a:	4b02      	ldr	r3, [pc, #8]	; (364 <delay_init+0x10>)
 35c:	4798      	blx	r3
}
 35e:	bd10      	pop	{r4, pc}
 360:	2000001c 	.word	0x2000001c
 364:	00000489 	.word	0x00000489

00000368 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
 368:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
 36a:	4b04      	ldr	r3, [pc, #16]	; (37c <delay_ms+0x14>)
 36c:	681c      	ldr	r4, [r3, #0]
 36e:	4b04      	ldr	r3, [pc, #16]	; (380 <delay_ms+0x18>)
 370:	4798      	blx	r3
 372:	0001      	movs	r1, r0
 374:	0020      	movs	r0, r4
 376:	4b03      	ldr	r3, [pc, #12]	; (384 <delay_ms+0x1c>)
 378:	4798      	blx	r3
}
 37a:	bd10      	pop	{r4, pc}
 37c:	2000001c 	.word	0x2000001c
 380:	00000389 	.word	0x00000389
 384:	0000049d 	.word	0x0000049d

00000388 <_get_cycles_for_ms>:
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000)) * 100;
	case 7:
		return (ms * (freq / 10000)) * 10;
 388:	23fa      	movs	r3, #250	; 0xfa
 38a:	011b      	lsls	r3, r3, #4
 38c:	4358      	muls	r0, r3
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
 38e:	4770      	bx	lr

00000390 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
 390:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
 392:	4b09      	ldr	r3, [pc, #36]	; (3b8 <_init_chip+0x28>)
 394:	685a      	ldr	r2, [r3, #4]
 396:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_set_performance_level(2);
 398:	2002      	movs	r0, #2
 39a:	4b08      	ldr	r3, [pc, #32]	; (3bc <_init_chip+0x2c>)
 39c:	4798      	blx	r3

	_osc32kctrl_init_sources();
 39e:	4b08      	ldr	r3, [pc, #32]	; (3c0 <_init_chip+0x30>)
 3a0:	4798      	blx	r3
	_oscctrl_init_sources();
 3a2:	4b08      	ldr	r3, [pc, #32]	; (3c4 <_init_chip+0x34>)
 3a4:	4798      	blx	r3
	_mclk_init();
 3a6:	4b08      	ldr	r3, [pc, #32]	; (3c8 <_init_chip+0x38>)
 3a8:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_oscctrl_init_referenced_generators();
 3aa:	4b08      	ldr	r3, [pc, #32]	; (3cc <_init_chip+0x3c>)
 3ac:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
 3ae:	20ff      	movs	r0, #255	; 0xff
 3b0:	4b07      	ldr	r3, [pc, #28]	; (3d0 <_init_chip+0x40>)
 3b2:	4798      	blx	r3
#endif

#if (CONF_PORT_EVCTRL_PORT_0 | CONF_PORT_EVCTRL_PORT_1 | CONF_PORT_EVCTRL_PORT_2 | CONF_PORT_EVCTRL_PORT_3)
	_port_event_init();
#endif
}
 3b4:	bd10      	pop	{r4, pc}
 3b6:	46c0      	nop			; (mov r8, r8)
 3b8:	41004000 	.word	0x41004000
 3bc:	0000045f 	.word	0x0000045f
 3c0:	0000040d 	.word	0x0000040d
 3c4:	00000425 	.word	0x00000425
 3c8:	000003f9 	.word	0x000003f9
 3cc:	0000045d 	.word	0x0000045d
 3d0:	000003d5 	.word	0x000003d5

000003d4 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
 3d4:	07c3      	lsls	r3, r0, #31
 3d6:	d507      	bpl.n	3e8 <_gclk_init_generators_by_fref+0x14>
}

static inline void hri_gclk_write_GENCTRL_reg(const void *const hw, uint8_t index, hri_gclk_genctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENCTRL[index].reg = data;
 3d8:	4a04      	ldr	r2, [pc, #16]	; (3ec <_gclk_init_generators_by_fref+0x18>)
 3da:	4b05      	ldr	r3, [pc, #20]	; (3f0 <_gclk_init_generators_by_fref+0x1c>)
 3dc:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
 3de:	0019      	movs	r1, r3
 3e0:	4a04      	ldr	r2, [pc, #16]	; (3f4 <_gclk_init_generators_by_fref+0x20>)
 3e2:	684b      	ldr	r3, [r1, #4]
 3e4:	4213      	tst	r3, r2
 3e6:	d1fc      	bne.n	3e2 <_gclk_init_generators_by_fref+0xe>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SOURCE);
	}
#endif
}
 3e8:	4770      	bx	lr
 3ea:	46c0      	nop			; (mov r8, r8)
 3ec:	00010106 	.word	0x00010106
 3f0:	40001800 	.word	0x40001800
 3f4:	000007fd 	.word	0x000007fd

000003f8 <_mclk_init>:
}

static inline void hri_mclk_write_BUPDIV_reg(const void *const hw, hri_mclk_bupdiv_reg_t data)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->BUPDIV.reg = data;
 3f8:	4b03      	ldr	r3, [pc, #12]	; (408 <_mclk_init+0x10>)
 3fa:	2208      	movs	r2, #8
 3fc:	719a      	strb	r2, [r3, #6]
	((Mclk *)hw)->LPDIV.reg = data;
 3fe:	3a04      	subs	r2, #4
 400:	715a      	strb	r2, [r3, #5]
	((Mclk *)hw)->CPUDIV.reg = data;
 402:	3a03      	subs	r2, #3
 404:	711a      	strb	r2, [r3, #4]
{
	void *hw = (void *)MCLK;
	hri_mclk_write_BUPDIV_reg(hw, MCLK_BUPDIV_BUPDIV(CONF_MCLK_BUPDIV));
	hri_mclk_write_LPDIV_reg(hw, MCLK_LPDIV_LPDIV(CONF_MCLK_LPDIV));
	hri_mclk_write_CPUDIV_reg(hw, MCLK_CPUDIV_CPUDIV(CONF_MCLK_CPUDIV));
}
 406:	4770      	bx	lr
 408:	40000400 	.word	0x40000400

0000040c <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
 40c:	4b04      	ldr	r3, [pc, #16]	; (420 <_osc32kctrl_init_sources+0x14>)
 40e:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSC32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSC32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
 410:	21f8      	movs	r1, #248	; 0xf8
 412:	0149      	lsls	r1, r1, #5
 414:	400a      	ands	r2, r1
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
 416:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
 418:	2201      	movs	r2, #1
 41a:	611a      	str	r2, [r3, #16]
		;
#endif
#endif
	hri_osc32kctrl_write_RTCCTRL_reg(hw, OSC32KCTRL_RTCCTRL_RTCSEL(CONF_RTCCTRL));
	(void)calib;
}
 41c:	4770      	bx	lr
 41e:	46c0      	nop			; (mov r8, r8)
 420:	40001000 	.word	0x40001000

00000424 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_OSC16MCTRL_reg(const void *const hw, hri_oscctrl_osc16mctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->OSC16MCTRL.reg = data;
 424:	2282      	movs	r2, #130	; 0x82
 426:	4b0c      	ldr	r3, [pc, #48]	; (458 <_oscctrl_init_sources+0x34>)
 428:	751a      	strb	r2, [r3, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
 42a:	0018      	movs	r0, r3
 42c:	2138      	movs	r1, #56	; 0x38
 42e:	3a80      	subs	r2, #128	; 0x80
 430:	5c43      	ldrb	r3, [r0, r1]
 432:	4213      	tst	r3, r2
 434:	d1fc      	bne.n	430 <_oscctrl_init_sources+0xc>
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_OSC16MRDY) >> OSCCTRL_STATUS_OSC16MRDY_Pos;
 436:	4908      	ldr	r1, [pc, #32]	; (458 <_oscctrl_init_sources+0x34>)
#endif
#endif

#if CONF_OSC16M_CONFIG == 1
#if CONF_OSC16M_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_OSC16MRDY_bit(hw))
 438:	2210      	movs	r2, #16
 43a:	68cb      	ldr	r3, [r1, #12]
 43c:	421a      	tst	r2, r3
 43e:	d0fc      	beq.n	43a <_oscctrl_init_sources+0x16>
	((Oscctrl *)hw)->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ONDEMAND;
 440:	4a05      	ldr	r2, [pc, #20]	; (458 <_oscctrl_init_sources+0x34>)
 442:	7d13      	ldrb	r3, [r2, #20]
 444:	2180      	movs	r1, #128	; 0x80
 446:	430b      	orrs	r3, r1
 448:	7513      	strb	r3, [r2, #20]
	while (((Oscctrl *)hw)->DPLLSYNCBUSY.reg & reg) {
 44a:	0010      	movs	r0, r2
 44c:	3948      	subs	r1, #72	; 0x48
 44e:	220e      	movs	r2, #14
 450:	5c43      	ldrb	r3, [r0, r1]
 452:	4213      	tst	r3, r2
 454:	d1fc      	bne.n	450 <_oscctrl_init_sources+0x2c>
#if CONF_OSC16M_ONDEMAND == 1
	hri_oscctrl_set_OSC16MCTRL_ONDEMAND_bit(hw);
#endif
#endif
	(void)hw;
}
 456:	4770      	bx	lr
 458:	40000c00 	.word	0x40000c00

0000045c <_oscctrl_init_referenced_generators>:
#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
		;
#endif
	(void)hw, (void)tmp;
}
 45c:	4770      	bx	lr

0000045e <_set_performance_level>:
}

static inline hri_pm_plcfg_reg_t hri_pm_get_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Pm *)hw)->PLCFG.reg;
 45e:	2380      	movs	r3, #128	; 0x80
 460:	05db      	lsls	r3, r3, #23
 462:	789b      	ldrb	r3, [r3, #2]
/**
 * \brief Set performance level
 */
void _set_performance_level(const uint8_t level)
{
	if (hri_pm_get_PLCFG_PLSEL_bf(PM, PM_PLCFG_PLSEL_Msk) != level) {
 464:	2203      	movs	r2, #3
 466:	4013      	ands	r3, r2
 468:	4298      	cmp	r0, r3
 46a:	d00c      	beq.n	486 <_set_performance_level+0x28>
	((Pm *)hw)->INTFLAG.reg = mask;
 46c:	2280      	movs	r2, #128	; 0x80
 46e:	05d2      	lsls	r2, r2, #23
 470:	23ff      	movs	r3, #255	; 0xff
 472:	7193      	strb	r3, [r2, #6]

static inline void hri_pm_write_PLCFG_PLSEL_bf(const void *const hw, hri_pm_plcfg_reg_t data)
{
	uint8_t tmp;
	PM_CRITICAL_SECTION_ENTER();
	tmp = ((Pm *)hw)->PLCFG.reg;
 474:	7893      	ldrb	r3, [r2, #2]
	tmp &= ~PM_PLCFG_PLSEL_Msk;
 476:	2103      	movs	r1, #3
 478:	438b      	bics	r3, r1
	tmp |= PM_PLCFG_PLSEL(data);
 47a:	4008      	ands	r0, r1
 47c:	4318      	orrs	r0, r3
	((Pm *)hw)->PLCFG.reg = tmp;
 47e:	7090      	strb	r0, [r2, #2]
	return ((Pm *)hw)->INTFLAG.reg;
 480:	7993      	ldrb	r3, [r2, #6]
		hri_pm_clear_INTFLAG_reg(PM, 0xFF);
		hri_pm_write_PLCFG_PLSEL_bf(PM, level);
		while (!hri_pm_read_INTFLAG_reg(PM))
 482:	2b00      	cmp	r3, #0
 484:	d0fc      	beq.n	480 <_set_performance_level+0x22>
			;
	}
}
 486:	4770      	bx	lr

00000488 <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
 488:	4b02      	ldr	r3, [pc, #8]	; (494 <_delay_init+0xc>)
 48a:	4a03      	ldr	r2, [pc, #12]	; (498 <_delay_init+0x10>)
 48c:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
 48e:	2205      	movs	r2, #5
 490:	601a      	str	r2, [r3, #0]
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
	_system_time_init(hw);
}
 492:	4770      	bx	lr
 494:	e000e010 	.word	0xe000e010
 498:	00ffffff 	.word	0x00ffffff

0000049c <_delay_cycles>:
}
/**
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
 49c:	b570      	push	{r4, r5, r6, lr}
	(void)hw;
	uint8_t  n   = cycles >> 24;
 49e:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
 4a0:	1e5e      	subs	r6, r3, #1
 4a2:	b2f6      	uxtb	r6, r6
 4a4:	2b00      	cmp	r3, #0
 4a6:	d013      	beq.n	4d0 <_delay_cycles+0x34>
 4a8:	0034      	movs	r4, r6
		SysTick->LOAD = 0xFFFFFF;
 4aa:	4a0e      	ldr	r2, [pc, #56]	; (4e4 <_delay_cycles+0x48>)
 4ac:	4d0e      	ldr	r5, [pc, #56]	; (4e8 <_delay_cycles+0x4c>)
		SysTick->VAL  = 0xFFFFFF;
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 4ae:	2080      	movs	r0, #128	; 0x80
 4b0:	0240      	lsls	r0, r0, #9
		SysTick->LOAD = 0xFFFFFF;
 4b2:	6055      	str	r5, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
 4b4:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 4b6:	6813      	ldr	r3, [r2, #0]
 4b8:	4203      	tst	r3, r0
 4ba:	d0fc      	beq.n	4b6 <_delay_cycles+0x1a>
	while (n--) {
 4bc:	3c01      	subs	r4, #1
 4be:	b2e4      	uxtb	r4, r4
 4c0:	2cff      	cmp	r4, #255	; 0xff
 4c2:	d1f6      	bne.n	4b2 <_delay_cycles+0x16>
 4c4:	0633      	lsls	r3, r6, #24
 4c6:	1af6      	subs	r6, r6, r3
 4c8:	4b08      	ldr	r3, [pc, #32]	; (4ec <_delay_cycles+0x50>)
 4ca:	469c      	mov	ip, r3
 4cc:	4461      	add	r1, ip
 4ce:	1871      	adds	r1, r6, r1
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
 4d0:	4b04      	ldr	r3, [pc, #16]	; (4e4 <_delay_cycles+0x48>)
 4d2:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
 4d4:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
 4d6:	0019      	movs	r1, r3
 4d8:	2280      	movs	r2, #128	; 0x80
 4da:	0252      	lsls	r2, r2, #9
 4dc:	680b      	ldr	r3, [r1, #0]
 4de:	4213      	tst	r3, r2
 4e0:	d0fc      	beq.n	4dc <_delay_cycles+0x40>
		;
}
 4e2:	bd70      	pop	{r4, r5, r6, pc}
 4e4:	e000e010 	.word	0xe000e010
 4e8:	00ffffff 	.word	0x00ffffff
 4ec:	ff000001 	.word	0xff000001

000004f0 <main>:
#include <atmel_start.h>

int main(void)
{
 4f0:	b510      	push	{r4, lr}
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
 4f2:	4b01      	ldr	r3, [pc, #4]	; (4f8 <main+0x8>)
 4f4:	4798      	blx	r3
 4f6:	e7fe      	b.n	4f6 <main+0x6>
 4f8:	00000115 	.word	0x00000115

000004fc <__libc_init_array>:
 4fc:	b570      	push	{r4, r5, r6, lr}
 4fe:	2600      	movs	r6, #0
 500:	4d0c      	ldr	r5, [pc, #48]	; (534 <__libc_init_array+0x38>)
 502:	4c0d      	ldr	r4, [pc, #52]	; (538 <__libc_init_array+0x3c>)
 504:	1b64      	subs	r4, r4, r5
 506:	10a4      	asrs	r4, r4, #2
 508:	42a6      	cmp	r6, r4
 50a:	d109      	bne.n	520 <__libc_init_array+0x24>
 50c:	2600      	movs	r6, #0
 50e:	f000 f819 	bl	544 <_init>
 512:	4d0a      	ldr	r5, [pc, #40]	; (53c <__libc_init_array+0x40>)
 514:	4c0a      	ldr	r4, [pc, #40]	; (540 <__libc_init_array+0x44>)
 516:	1b64      	subs	r4, r4, r5
 518:	10a4      	asrs	r4, r4, #2
 51a:	42a6      	cmp	r6, r4
 51c:	d105      	bne.n	52a <__libc_init_array+0x2e>
 51e:	bd70      	pop	{r4, r5, r6, pc}
 520:	00b3      	lsls	r3, r6, #2
 522:	58eb      	ldr	r3, [r5, r3]
 524:	4798      	blx	r3
 526:	3601      	adds	r6, #1
 528:	e7ee      	b.n	508 <__libc_init_array+0xc>
 52a:	00b3      	lsls	r3, r6, #2
 52c:	58eb      	ldr	r3, [r5, r3]
 52e:	4798      	blx	r3
 530:	3601      	adds	r6, #1
 532:	e7f2      	b.n	51a <__libc_init_array+0x1e>
 534:	00000550 	.word	0x00000550
 538:	00000550 	.word	0x00000550
 53c:	00000550 	.word	0x00000550
 540:	00000554 	.word	0x00000554

00000544 <_init>:
 544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 546:	46c0      	nop			; (mov r8, r8)
 548:	bcf8      	pop	{r3, r4, r5, r6, r7}
 54a:	bc08      	pop	{r3}
 54c:	469e      	mov	lr, r3
 54e:	4770      	bx	lr

00000550 <__init_array_start>:
 550:	000000dd 	.word	0x000000dd

00000554 <_fini>:
 554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 556:	46c0      	nop			; (mov r8, r8)
 558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 55a:	bc08      	pop	{r3}
 55c:	469e      	mov	lr, r3
 55e:	4770      	bx	lr

00000560 <__fini_array_start>:
 560:	000000b5 	.word	0x000000b5
