library IEEE;
use IEEE.Std_Logic_1164.all;

entity circuitoA is
port(entrada: std_logic_vector(3 downto 0);
     saida:   std_logic);
end circuitoA;

architecture circ of circuitoA is
begin

saida <= '1' when entrada = "1010" else
			'1' when entrada = "1011" else 
			'1' when entrada = "1100" else 
			'1' when entrada = "1101" else
			'1' when entrada = "1110" else
			'1' when entrada = "1111" else
			'0';
end circ;