{
  "cells": [
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "%matplotlib inline"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {},
      "source": [
        "\n# Clock Domain Analysis\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "collapsed": false
      },
      "outputs": [],
      "source": [
        "import spydrnet as sdn\nimport spydrnet_tmr as sdn_tmr\n\nnetlist_filename = r\"reference_switch-baseline-pblock-20180511.edf\"\nprimitive_info_filename = r\"primitive_info_db.json\"\n\n# netlist = None\nprimitive_info = None\nleaf_cells = None\nknown_clock_ports = None\nclock_srcs = None\nclock_endpoints = None\n\ndef run():\n    parse_netlist()\n    parse_primitive_info()\n\n    find_all_leaf_cells()\n    report_leaf_count()\n\n    identify_known_clock_ports()\n\n    identify_clock_srcs()\n\n    identify_clock_endpoints()\n    report_clock_endpoints_count()\n\n    propagate_clocks()\n\n    #propagate_power_ground()\n\n    propagate_blackbox_drivers()\n\n    find_synchronizers()\n\n    find_immediate_registers()\n\n    find_selection()\n\n    save_selection('aggressive_nmr_selection_rev3.txt')\n\n    print(\"party_time\")\n\n\ndef parse_netlist():\n    global netlist\n    if 'netlist' not in globals() or netlist is None:\n        netlist = sdn.parse(netlist_filename)\n\n\ndef parse_primitive_info():\n    global primitive_info\n    primitive_info = sdn_tmr.load_primitive_info(netlist)\n\n\ndef find_all_leaf_cells():\n    global leaf_cells\n    leaf_cells = sdn_tmr.find_all_leaf_cells(netlist)\n\n\ndef report_leaf_count():\n    leaf_count = dict()\n    for leaf_cell in leaf_cells:\n        ref_name = leaf_cell.item.reference.name\n        if ref_name not in leaf_count:\n            leaf_count[ref_name] = 0\n        leaf_count[ref_name] += 1\n    print(\"REPORT: Leaf Count\")\n    for ref_name, count in leaf_count.items():\n        print(\"  {}: {}\".format(ref_name, count))\n\n\ndef identify_known_clock_ports():\n    global known_clock_ports\n    known_clock_ports = set()\n\n    for leaf_cell in leaf_cells:\n        ref = leaf_cell.item.reference\n        if ref in primitive_info['sequential_cells']:\n            ref_info = primitive_info['sequential_cells'][ref]\n            clk_pins = list(leaf_cell.get_hports(filter=lambda x: x.item in ref_info['clk_ports']))\n            known_clock_ports.update(clk_pins)\n\n\ndef identify_clock_srcs():\n    global clock_srcs\n\n    clock_wires = list(sdn.get_hwires(known_clock_ports, selection=\"ALL\"))\n    clock_pins = set(sdn.get_hpins(clock_wires, filter=lambda x: x.item.port.direction is sdn.OUT and\n                                                                 x.item.port.definition.is_leaf() and\n                                                                 x.item.port.definition.name not in {\"GND\", \"VCC\"}))\n    clock_srcs = clock_pins\n\n\ndef identify_clock_endpoints():\n    global clock_endpoints\n    clock_endpoints = dict()\n\n    for clock_src in clock_srcs:\n        clock_nets = list(clock_src.get_hwires(selection=\"ALL\"))\n        endpoints = set(sdn.get_hports(clock_nets, filter=lambda x: x.item.direction is sdn.IN and\n                                                                    x.item.definition.is_leaf()))\n        clock_endpoints[clock_src] = endpoints\n\n\ndef report_clock_endpoints_count():\n    print(\"REPORT: Clock endpoints count\")\n    for clock_src, endpoints in clock_endpoints.items():\n        print(\"  {}: {}\".format(clock_src.name, len(endpoints)))\n\n\ndef propagate_clocks():\n    global pin_clock_domains\n    pin_clock_domains = dict()\n\n    for clock_src, endpoints in clock_endpoints.items():\n        sync_drivers = list()\n        for endpoint in endpoints:\n            definition = endpoint.item.definition\n            if definition in primitive_info['sequential_cells']:\n                seq_cell_info = primitive_info['sequential_cells'][definition]\n                clk_port_info = seq_cell_info['clk_ports'][endpoint.item]\n                instance = endpoint.parent\n                sink_ports = list(instance.get_hports(filter=lambda x:x.item in clk_port_info['sync_ports'] and\n                                                                  x.item.direction is sdn.IN))\n                sink_pins = list(sdn.get_hpins(sink_ports))\n                for sink_pin in sink_pins:\n                    if sink_pin not in pin_clock_domains:\n                        pin_clock_domains[sink_pin] = [clock_src]\n                    elif clock_src not in pin_clock_domains[sink_pin]:\n                        pin_clock_domains[sink_pin].append(clock_src)\n                driver_ports = list(instance.get_hports(filter=lambda x:x.item in clk_port_info['sync_ports'] and\n                                                                  x.item.direction is sdn.OUT))\n                if len(driver_ports) > 0:\n                    sync_drivers += sdn.get_hpins(driver_ports)\n        propagate_clock_from_drivers(clock_src, sync_drivers)\n\n\ndef propagate_power_ground():\n    global pin_clock_domains\n    global power_ground_drivers\n\n    pwr_gnd_prims = primitive_info['power_ground_cells']\n    power_ground_cells = list(netlist.get_hinstances(recursive=True, filter=lambda x: x.item.reference in pwr_gnd_prims))\n    power_ground_drivers = set(sdn.get_hpins(power_ground_cells))\n\n    for power_ground_driver in power_ground_drivers:\n        power_ground_wires = list(sdn.get_hwires(power_ground_driver, selection=\"ALL\"))\n        power_ground_sinks = list(sdn.get_hpins(power_ground_wires,\n                                                filter=lambda x: x.item.port.definition.is_leaf() and\n                                                                 x.item.port.direction is sdn.IN))\n        for sink_pin in power_ground_sinks:\n            if sink_pin not in pin_clock_domains:\n                pin_clock_domains[sink_pin] = [power_ground_driver]\n            elif power_ground_driver not in pin_clock_domains[sink_pin]:\n                pin_clock_domains[sink_pin].append(power_ground_driver)\n\n\ndef propagate_blackbox_drivers():\n    global blackbox_drivers\n\n    known_cell_types = set()\n    known_cell_types.update(primitive_info['power_ground_cells'])\n    known_cell_types.update(primitive_info['combinational_cells'])\n    known_cell_types.update(primitive_info['sequential_cells'])\n\n    blackbox_drivers = set(netlist.get_hpins(recursive=True, filter=lambda x: x.item.port.definition.is_leaf() and\n                                                       x.item.port.direction is sdn.OUT and\n                                                       x.item.port.definition not in known_cell_types))\n\n    for blackbox_driver in blackbox_drivers:\n        propagate_clock_from_drivers(blackbox_driver, [blackbox_driver])\n\n\ndef propagate_clock_from_drivers(clock_src, drivers):\n    global pin_clock_domains\n\n    hop_count = 0\n    while len(drivers) > 0:\n        hop_count += 1\n        filtered_drivers = list()\n        for driver in drivers:\n            if driver not in pin_clock_domains:\n                pin_clock_domains[driver] = [clock_src]\n            elif clock_src not in pin_clock_domains[driver]:\n                pin_clock_domains[driver].append(clock_src)\n            else:\n                continue\n            filtered_drivers.append(driver)\n\n        drivers = set()\n\n        if len(filtered_drivers) > 0:\n            connected_wires = list(sdn.get_hwires(filtered_drivers, selection=\"ALL\"))\n            sink_pins = list(sdn.get_hpins(connected_wires, filter=lambda x: x.item.port.definition.is_leaf() and\n                                                                         x.item.port.direction is sdn.IN))\n            filtered_sync_pins = list()\n            for sink_pin in sink_pins:\n                if sink_pin not in pin_clock_domains:\n                    pin_clock_domains[sink_pin] = [clock_src]\n                elif clock_src not in pin_clock_domains[sink_pin]:\n                    pin_clock_domains[sink_pin].append(clock_src)\n                else:\n                    continue\n                filtered_sync_pins.append(sink_pin)\n\n            for filtered_sync_pin in filtered_sync_pins:\n                definition = filtered_sync_pin.item.port.definition\n                if definition in primitive_info['combinational_cells']:\n                    port = filtered_sync_pin.parent\n                    instance = port.parent\n                    drivers.update(instance.get_hpins(filter=lambda x: x.item.port.direction is sdn.OUT))\n                elif definition in primitive_info['sequential_cells']:\n                    seq_cell_info = primitive_info['sequential_cells'][definition]\n                    if 'async_ports' in seq_cell_info:\n                        async_ports = seq_cell_info['async_ports']\n                        if filtered_sync_pin.item.port in async_ports:\n                            port = filtered_sync_pin.parent\n                            instance = port.parent\n                            drivers.update(instance.get_hpins(filter=lambda x: x.item.port.direction is sdn.OUT and\n                                                                               x.item.port in async_ports))\n\n\ndef find_synchronizers():\n    global synchronizer_chains\n    multiple_clocks = list(x for x in pin_clock_domains if len(pin_clock_domains[x]) > 1)\n    multiple_clocks_seq = set(x.parent.parent for x in multiple_clocks if x.item.port.definition in\n                              primitive_info['sequential_cells'])\n    flip_flop_search = list(x for x in multiple_clocks_seq if x.item.reference.name.startswith('FD'))\n    synchronizer_head = dict()\n    synchronizer_tail = dict()\n    found = set()\n    while flip_flop_search:\n        flip_flop = flip_flop_search.pop()\n        if flip_flop in found:\n            continue\n        found.add(flip_flop)\n        output_pins = list(flip_flop.get_hpins(filter=lambda x: x.item.port.direction is sdn.OUT))\n        driven_wires = list(sdn.get_hwires(output_pins, selection=\"ALL\"))\n        input_pins = list(sdn.get_hpins(driven_wires, filter=lambda x: x.item.port.definition.is_leaf() and\n                                        x.item.port.direction is sdn.IN))\n        sync_nodes = list(sdn.get_hinstances(input_pins))\n        if len(sync_nodes) == 1 and all(x.item.reference.name.startswith('FD') for x in sync_nodes):\n            sync_node = sync_nodes[0]\n\n            flip_flop_clock_pin = next(flip_flop.get_hpins(\"C\"))\n            sync_node_clock_pin = next(sync_node.get_hpins(\"C\"))\n            flip_flop_clocks = pin_clock_domains[flip_flop_clock_pin]\n            sync_node_clocks = pin_clock_domains[sync_node_clock_pin]\n            if frozenset(flip_flop_clocks) != frozenset(sync_node_clocks):\n                continue\n\n            if sync_node in synchronizer_head:\n                chain = synchronizer_head.pop(sync_node)\n                chain.insert(0,flip_flop)\n                synchronizer_head[flip_flop] = chain\n            elif flip_flop in synchronizer_tail:\n                chain = synchronizer_tail.pop(flip_flop)\n                chain.append(sync_node)\n                synchronizer_tail[sync_node] = chain\n                flip_flop_search.append(sync_node)\n            else:\n                chain = [flip_flop, sync_node]\n                synchronizer_head[flip_flop] = chain\n                synchronizer_tail[sync_node] = chain\n                flip_flop_search.append(sync_node)\n    synchronizer_chains = list(synchronizer_head.values())\n\n\ndef find_immediate_registers():\n    global immediate_registers\n    currently_excluded = set()\n    for chain in synchronizer_chains:\n        currently_excluded.update(chain)\n\n    for leaf_cell in leaf_cells:\n        reference = leaf_cell.item.reference\n        if reference not in primitive_info['combinational_cells'] and \\\n            reference not in primitive_info['sequential_cells']:\n            currently_excluded.add(leaf_cell)\n\n    ports = list(sdn.get_hports(currently_excluded))\n    nets = list(sdn.get_hwires(ports, selection=\"ALL\"))\n    drivers = list(sdn.get_hpins(nets, filter=lambda x: x.item.port.definition.is_leaf() and\n                                   x.item.port.direction is sdn.OUT))\n    driver_instances = set(sdn.get_hinstances(drivers, filter=lambda x: x not in currently_excluded and\n                                                                            x.item.reference.name.startswith('FD')))\n    immediate_registers = driver_instances\n\n\ndef find_selection():\n    global selection\n    selection = set()\n\n    multiple_clock_domain_leaf_cells = set(x.parent.parent for x, y in pin_clock_domains.items() if len(y) > 1)\n    print(\"Multiple clock domain cells: \", len(multiple_clock_domain_leaf_cells))\n    synchronizers = set()\n    for chain in synchronizer_chains:\n        synchronizers.update(chain)\n    print(\"Synchronizers: \", len(synchronizers))\n\n    for leaf_cell in leaf_cells:\n        if leaf_cell not in synchronizers and leaf_cell not in multiple_clock_domain_leaf_cells:\n            reference = leaf_cell.item.reference\n            if reference in primitive_info['combinational_cells'] or reference in primitive_info['sequential_cells']:\n                selection.add(leaf_cell)\n\n    print(\"Leaf Cells in Selection: \", len(selection))\n\n\n\ndef find_selection_rev2():\n    global selection\n    selection = set()\n\n    synchronizers = set()\n    for chain in synchronizer_chains:\n        synchronizers.update(chain)\n\n    for leaf_cell in leaf_cells:\n        if leaf_cell not in synchronizers and leaf_cell not in immediate_registers:\n            reference = leaf_cell.item.reference\n            if reference in primitive_info['combinational_cells'] or reference in primitive_info['sequential_cells']:\n                selection.add(leaf_cell)\n\n\ndef save_selection(filename):\n    with open(filename, 'w') as fi:\n        for cell in selection:\n            fi.write(cell.name + '\\n')\n\n\nrun()"
      ]
    }
  ],
  "metadata": {
    "kernelspec": {
      "display_name": "Python 3",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.9.16"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}