{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 14:28:10 2018 " "Info: Processing started: Thu Jun 14 14:28:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qiangda -c qiangda " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off qiangda -c qiangda" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "qiangda.v 1 1 " "Warning: Using design file qiangda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 qiangda " "Info: Found entity 1: qiangda" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "qiangda " "Info: Elaborating entity \"qiangda\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VERI_IGNORE_INIT" "qiangda.v(18) " "Warning (10101): Verilog HDL unsupported feature warning at qiangda.v(18): Initial Construct is not supported and will be ignored" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 18 0 0 } }  } 0 10101 "Verilog HDL unsupported feature warning at %1!s!: Initial Construct is not supported and will be ignored" 0 0}
{ "Warning" "WVRFX_VERI_IGNORE_INIT" "qiangda.v(19) " "Warning (10101): Verilog HDL unsupported feature warning at qiangda.v(19): Initial Construct is not supported and will be ignored" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 19 0 0 } }  } 0 10101 "Verilog HDL unsupported feature warning at %1!s!: Initial Construct is not supported and will be ignored" 0 0}
{ "Warning" "WVRFX_VERI_IGNORE_INIT" "qiangda.v(20) " "Warning (10101): Verilog HDL unsupported feature warning at qiangda.v(20): Initial Construct is not supported and will be ignored" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 20 0 0 } }  } 0 10101 "Verilog HDL unsupported feature warning at %1!s!: Initial Construct is not supported and will be ignored" 0 0}
{ "Warning" "WVRFX_VERI_IGNORE_INIT" "qiangda.v(21) " "Warning (10101): Verilog HDL unsupported feature warning at qiangda.v(21): Initial Construct is not supported and will be ignored" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 21 0 0 } }  } 0 10101 "Verilog HDL unsupported feature warning at %1!s!: Initial Construct is not supported and will be ignored" 0 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "dat qiangda.v(162) " "Warning (10240): Verilog HDL Always Construct warning at qiangda.v(162): variable \"dat\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"dat\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 162 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"%1!s!\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LED_N\[3\] data_in GND " "Warning: Reduced register \"LED_N\[3\]\" with stuck data_in port to stuck value GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LED_N\[2\] data_in GND " "Warning: Reduced register \"LED_N\[2\]\" with stuck data_in port to stuck value GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LED_N\[1\] data_in GND " "Warning: Reduced register \"LED_N\[1\]\" with stuck data_in port to stuck value GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LED_N\[0\] data_in GND " "Warning: Reduced register \"LED_N\[0\]\" with stuck data_in port to stuck value GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data\[3\] data_in GND " "Warning: Reduced register \"data\[3\]\" with stuck data_in port to stuck value GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data1\[3\] data_in GND " "Warning: Reduced register \"data1\[3\]\" with stuck data_in port to stuck value GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 152 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[0\] " "Warning: Latch dat\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[1\]" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[1\] " "Warning: Latch dat\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[1\]" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[2\] " "Warning: Latch dat\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[0\]" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "dat\[3\] " "Warning: Latch dat\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt\[2\]" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 160 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 164 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } } { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 31 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "dout\[7\] GND " "Warning: Pin \"dout\[7\]\" stuck at GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 4 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan\[1\] GND " "Warning: Pin \"scan\[1\]\" stuck at GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "scan\[3\] GND " "Warning: Pin \"scan\[3\]\" stuck at GND" {  } { { "qiangda.v" "" { Text "E:/qiangda/qiangda.v" 5 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "107 " "Info: Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "81 " "Info: Implemented 81 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 14:28:10 2018 " "Info: Processing ended: Thu Jun 14 14:28:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
