#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: MSEDGEWIN10

# Sat Oct 14 16:18:37 2017

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"c:\igloo\work\test.v" (library work)
@I::"c:\igloo\work\crc7.v" (library work)
@I::"c:\igloo\work\sound.v" (library work)
@I::"c:\igloo\work\bigfifo.v" (library work)
@I::"c:\igloo\work\ram.v" (library work)
@I::"c:\igloo\work\sd.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\work\u8_sb\u8_sb.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8\u8.v" (library work)
Verilog syntax check successful!
Selecting top level module u8
@W: CG775 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Found Component CoreAHBLite in library COREAHBLITE_LIB
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":367:7:367:21|Synthesizing module CLKINT_PRESERVE in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":286:7:286:11|Synthesizing module BIBUF in library work.

@N: CG364 :"c:\igloo\work\crc7.v":47:7:47:11|Synthesizing module crc16 in library work.

@N: CG179 :"c:\igloo\work\crc7.v":72:20:72:22|Removing redundant assignment.
@N: CG364 :"c:\igloo\work\sd.v":1220:7:1220:13|Synthesizing module sd_data in library work.

@W: CL169 :"c:\igloo\work\sd.v":1296:0:1296:5|Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"c:\igloo\work\sd.v":1296:0:1296:5|Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"c:\igloo\work\sd.v":1296:0:1296:5|Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"c:\igloo\work\sd.v":1296:0:1296:5|All reachable assignments to db[7:0] assign 0, register removed by optimization
@N: CG364 :"c:\igloo\work\sound.v":38:7:38:19|Synthesizing module clock_divider in library work.

@N: CG364 :"c:\igloo\work\sound.v":495:7:495:12|Synthesizing module inctrl in library work.

@N: CG364 :"c:\igloo\work\sound.v":640:7:640:13|Synthesizing module pcm2dsd in library work.

@N: CG364 :"c:\igloo\work\sound.v":1214:7:1214:12|Synthesizing module dsd_tx in library work.

@N: CG364 :"c:\igloo\work\sound.v":1174:7:1174:12|Synthesizing module pcm_tx in library work.

@W: CG133 :"c:\igloo\work\sound.v":1187:11:1187:14|Object word is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"c:\igloo\work\sound.v":730:7:730:14|Synthesizing module dop_gear in library work.

@N: CG364 :"c:\igloo\work\sound.v":795:7:795:14|Synthesizing module spdif_tx in library work.

@N: CG179 :"c:\igloo\work\sound.v":905:29:905:40|Removing redundant assignment.
@W: CL169 :"c:\igloo\work\sound.v":859:0:859:5|Pruning unused register address_out. Make sure that there are no unused intermediate registers.
@W: CL190 :"c:\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":859:0:859:5|Pruning register bit 0 of channel_status_shift[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"c:\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = sync_logic_1s

@N: CG364 :"c:\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000011
   Generated name = sync_logic_3s

@N: CG364 :"c:\igloo\work\bigfifo.v":6:7:6:13|Synthesizing module bigfifo in library work.

@W: CL169 :"c:\igloo\work\bigfifo.v":110:0:110:5|Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\bigfifo.v":109:0:109:5|Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"c:\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\bigfifo.v":142:0:142:5|Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"c:\igloo\work\ram.v":15:7:15:20|Synthesizing module mem_controller in library work.

@W: CL169 :"c:\igloo\work\ram.v":115:0:115:5|Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\crc7.v":6:7:6:10|Synthesizing module crc7 in library work.

@N: CG179 :"c:\igloo\work\crc7.v":33:20:33:22|Removing redundant assignment.
@N: CG364 :"c:\igloo\work\sd.v":43:7:43:11|Synthesizing module sdtop in library work.

@W: CG360 :"c:\igloo\work\sd.v":100:23:100:31|Removing wire HADDR_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":101:24:101:33|Removing wire HWDATA_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":102:23:102:32|Removing wire HTRANS_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":103:17:103:26|Removing wire HWRITE_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":149:12:149:20|Removing wire read_data, as there is no assignment to it.
@W: CL169 :"c:\igloo\work\sd.v":430:0:430:5|Pruning unused register use_adc_mode. Make sure that there are no unused intermediate registers.
@W: CL190 :"c:\igloo\work\sd.v":430:0:430:5|Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sd.v":430:0:430:5|Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"c:\igloo\work\sd.v":430:0:430:5|Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"c:\igloo\work\test.v":236:7:236:20|Synthesizing module clock138master in library work.

@W: CL169 :"c:\igloo\work\test.v":266:0:266:5|Pruning unused register do_selftest. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\test.v":6:7:6:10|Synthesizing module test in library work.

@W: CG360 :"c:\igloo\work\test.v":10:36:10:39|Removing wire led4, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\test.v":10:42:10:45|Removing wire led5, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\test.v":10:48:10:51|Removing wire led6, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\test.v":10:54:10:57|Removing wire led7, as there is no assignment to it.
@W: CL169 :"c:\igloo\work\test.v":77:0:77:5|Pruning unused register mclk_d2. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":727:7:727:9|Synthesizing module CCC in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v":5:7:5:22|Synthesizing module u8_sb_CCC_0_FCCC in library work.

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0

@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0

@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z4

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z5

@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.

@N: CG364 :"C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":5:7:5:24|Synthesizing module u8_sb_FABOSC_0_OSC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":718:7:718:14|Synthesizing module SYSRESET in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_005 in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v":9:7:9:16|Synthesizing module u8_sb_HPMS in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb\u8_sb.v":9:7:9:11|Synthesizing module u8_sb in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8\u8.v":9:7:9:8|Synthesizing module u8 in library work.

@W: CL247 :"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v":51:14:51:31|Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused

@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@W: CL246 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@W: CL157 :"c:\igloo\work\test.v":10:36:10:39|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"c:\igloo\work\test.v":10:42:10:45|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"c:\igloo\work\test.v":10:48:10:51|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"c:\igloo\work\test.v":10:54:10:57|*Output led7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"c:\igloo\work\test.v":27:24:27:28|Input HRESP is unused.
@N: CL159 :"c:\igloo\work\test.v":28:11:28:18|Input pll_lock is unused.
@N: CL159 :"c:\igloo\work\test.v":240:6:240:9|Input mclk is unused.
@N: CL201 :"c:\igloo\work\sd.v":430:0:430:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@N: CL201 :"c:\igloo\work\sd.v":430:0:430:5|Trying to extract state machine for register bus_state.
Extracted state machine for register bus_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL156 :"c:\igloo\work\sd.v":149:12:149:20|*Input read_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"c:\igloo\work\sd.v":64:6:64:10|Input bck_i is unused.
@N: CL159 :"c:\igloo\work\sd.v":65:6:65:11|Input lrck_i is unused.
@N: CL159 :"c:\igloo\work\sd.v":66:6:66:11|Input data_i is unused.
@N: CL201 :"c:\igloo\work\ram.v":115:0:115:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"c:\igloo\work\ram.v":29:12:29:15|Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"c:\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"c:\igloo\work\bigfifo.v":142:0:142:5|Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"c:\igloo\work\bigfifo.v":142:0:142:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"c:\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":859:0:859:5|Pruning register bit 1 of channel_status_shift[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":859:0:859:5|Pruning register bit 2 of channel_status_shift[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":859:0:859:5|Pruning register bit 3 of channel_status_shift[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":859:0:859:5|Pruning register bit 4 of channel_status_shift[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"c:\igloo\work\sound.v":824:0:824:5|Trying to extract state machine for register dop_fill.
Extracted state machine for register dop_fill
State machine has 3 reachable states with original encodings of:
   00000000
   00000101
   11111010
@W: CL190 :"c:\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":859:0:859:5|Pruning register bit 5 of channel_status_shift[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"c:\igloo\work\sound.v":800:13:800:23|Input port bits 7 to 0 of source_left[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"c:\igloo\work\sound.v":801:13:801:24|Input port bits 7 to 0 of source_right[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"c:\igloo\work\sound.v":498:12:498:16|Input port bits 6 to 3 of ictrl[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"c:\igloo\work\sound.v":501:6:501:12|Input in_lrck is unused.
@N: CL159 :"c:\igloo\work\sound.v":503:6:503:12|Input in_data is unused.
@N: CL201 :"c:\igloo\work\sd.v":1296:0:1296:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@N: CL159 :"c:\igloo\work\sd.v":1242:7:1242:15|Input demo_mute is unused.

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 95MB peak: 104MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sat Oct 14 16:18:40 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 14 16:18:41 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Sat Oct 14 16:18:41 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 14 16:18:42 2017

###########################################################]
Pre-mapping Report

# Sat Oct 14 16:18:43 2017

Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\igloo\soc\z\designer\u8\synthesis.fdc
@L: C:\igloo\soc\z\synthesis\u8_scck.rpt 
Printing clock  summary report in "C:\igloo\soc\z\synthesis\u8_scck.rpt" file 
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":21:0:21:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":22:0:22:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":23:0:23:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *USPDIF_TX*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":24:0:24:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":25:0:25:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *UPCMTX*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":26:0:26:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to test_0.u200*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":27:0:27:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":28:0:28:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":29:0:29:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":30:0:30:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.sound_card_start*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":31:0:31:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.use_dsd*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":32:0:32:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { in_bck }] -to *DSD138*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":33:0:33:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { in_bck }] -to test_0.u100.uctrl*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":34:0:34:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":35:0:35:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { clock138_bck }] -to test_0.u200*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":36:0:36:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u200*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":37:0:37:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *UPCM*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":38:0:38:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":39:0:39:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *UDOP*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":40:0:40:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { dop_clock }] -to *USPDIF_TX*
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 127MB)

@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\igloo\work\test.v":10:36:10:39|Tristate driver led4 (in view: work.test(verilog)) on net led4 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\work\test.v":10:42:10:45|Tristate driver led5 (in view: work.test(verilog)) on net led5 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\work\test.v":10:48:10:51|Tristate driver led6 (in view: work.test(verilog)) on net led6 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\work\test.v":10:54:10:57|Tristate driver led7 (in view: work.test(verilog)) on net led7 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sd.v":430:0:430:5|Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sd.v":1296:0:1296:5|Removing sequential instance read_en (in view: work.sd_data(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\ram.v":115:0:115:5|Removing sequential instance data (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\ram.v":115:0:115:5|Removing sequential instance pcm[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=10  set on top level netlist u8

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 149MB peak: 151MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock        Clock                   Clock
Clock                                                         Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------
clock138_bck                                                  62.5 MHz      16.000        declared     default_clkgroup        0    
clock_divider|clk2_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_0     351  
clock_divider|clk4_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_1     351  
clock_divider|clk8_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_2     351  
clock_divider|clk16_inferred_clock                            100.0 MHz     10.000        inferred     Inferred_clkgroup_8     351  
dop_clock                                                     62.5 MHz      16.000        declared     default_clkgroup        0    
dsd_clk                                                       62.5 MHz      16.000        declared     default_clkgroup        0    
gl0                                                           62.5 MHz      16.000        declared     default_clkgroup        0    
in_bck                                                        62.5 MHz      16.000        declared     default_clkgroup        0    
mclk                                                          125.0 MHz     8.000         declared     default_clkgroup        703  
mclk4549                                                      62.5 MHz      16.000        declared     default_clkgroup        0    
sdclk_n                                                       62.5 MHz      16.000        declared     default_clkgroup        0    
sdtop|dsd_clkr_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_7     70   
spdif_clock                                                   62.5 MHz      16.000        declared     default_clkgroup        0    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_3     113  
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_4     15   
u8|clock138_bck                                               100.0 MHz     10.000        inferred     Inferred_clkgroup_5     18   
u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_6     363  
====================================================================================================================================

@W: MT530 :"c:\igloo\work\sound.v":59:0:59:5|Found inferred clock clock_divider|clk2_inferred_clock which controls 351 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk4. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":62:0:62:5|Found inferred clock clock_divider|clk4_inferred_clock which controls 351 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk8. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":65:0:65:5|Found inferred clock clock_divider|clk8_inferred_clock which controls 351 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk16. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\test.v":266:0:266:5|Found inferred clock u8|clock138_bck which controls 18 sequential elements including test_0.u200.i[14:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\crc7.v":63:3:63:8|Found inferred clock u8|sdclk which controls 363 sequential elements including test_0.u100.UD100.UCRC0.CRC[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":1227:0:1227:5|Found inferred clock sdtop|dsd_clkr_inferred_clock which controls 70 sequential elements including test_0.u100.UDSDTX.i[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":68:0:68:5|Found inferred clock clock_divider|clk16_inferred_clock which controls 351 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk32. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver led4_t (in view: work.u8(verilog)) on net led4 (in view: work.u8(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\igloo\soc\z\synthesis\u8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 151MB)

Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine dop_fill[2:0] (in view: work.spdif_tx(verilog))
original code -> new code
   00000000 -> 00
   00000101 -> 01
   11111010 -> 10
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
Encoding state machine bus_state[4:0] (in view: work.sdtop(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\igloo\soc\z\synthesis\u8_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 60MB peak: 152MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 14 16:18:45 2017

###########################################################]
Map & Optimize Report

# Sat Oct 14 16:18:45 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

@N: MO111 :"c:\igloo\work\test.v":10:54:10:57|Tristate driver led7 (in view: work.test(verilog)) on net led7 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\work\test.v":10:48:10:51|Tristate driver led6 (in view: work.test(verilog)) on net led6 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\work\test.v":10:42:10:45|Tristate driver led5 (in view: work.test(verilog)) on net led5 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\work\test.v":10:36:10:39|Tristate driver led4 (in view: work.test(verilog)) on net led4 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led4_t (in view: work.u8(verilog)) on net led4 (in view: work.u8(verilog)) has its enable tied to GND.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\igloo\work\sd.v":430:0:430:5|Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 153MB)

Encoding state machine bus_state[4:0] (in view: work.sdtop(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: MO230 :"c:\igloo\work\sd.v":430:0:430:5|Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  
@N: MO231 :"c:\igloo\work\sd.v":430:0:430:5|Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] 
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N: MO231 :"c:\igloo\work\sd.v":1296:0:1296:5|Found counter in view:work.sd_data(verilog) instance i[9:0] 
@N: MO231 :"c:\igloo\work\sound.v":564:0:564:5|Found counter in view:work.inctrl(verilog) instance cnt[5:0] 
@N: MO231 :"c:\igloo\work\sound.v":1227:0:1227:5|Found counter in view:work.dsd_tx(verilog) instance i[4:0] 
@N: MO231 :"c:\igloo\work\sound.v":1190:0:1190:5|Found counter in view:work.pcm_tx(verilog) instance i[5:0] 
Encoding state machine dop_fill[2:0] (in view: work.spdif_tx(verilog))
original code -> new code
   00000000 -> 00
   00000101 -> 01
   11111010 -> 10
@N: MO231 :"c:\igloo\work\sound.v":824:0:824:5|Found counter in view:work.spdif_tx(verilog) instance bit_counter[5:0] 
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\igloo\work\ram.v":115:0:115:5|Found counter in view:work.mem_controller(verilog) instance k[4:0] 
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"c:\igloo\work\bigfifo.v":142:0:142:5|Found counter in view:work.bigfifo(verilog) instance i[7:0] 
@N: MF179 :|Found 14 by 14 bit equality operator ('==') next_read_addr (in view: work.bigfifo(verilog))
@N: MO231 :"c:\igloo\work\test.v":266:0:266:5|Found counter in view:work.clock138master(verilog) instance i[14:0] 
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 153MB)

@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 161MB peak: 162MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 164MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 171MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 158MB peak: 171MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 161MB peak: 171MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 171MB)

@A: BN291 :"c:\igloo\work\test.v":266:0:266:5|Boundary register test_0.u200.data (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO106 :"c:\igloo\work\test.v":290:12:290:29|Found ROM .delname. (in view: work.u8(verilog)) with 64 words by 1 bit.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 161MB peak: 171MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 196MB peak: 199MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:08s		    -4.83ns		1721 /      1082
   2		0h:00m:08s		    -3.77ns		1650 /      1101
@N: FX271 :"c:\igloo\work\sd.v":1296:0:1296:5|Replicating instance test_0.u100.UD100.data_out_en_ret (in view: work.u8(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   3		0h:00m:09s		    -3.76ns		1653 /      1108
   4		0h:00m:09s		    -3.76ns		1654 /      1108
   5		0h:00m:09s		    -3.76ns		1654 /      1108


   6		0h:00m:10s		    -3.76ns		1654 /      1108
@N: MF322 |Retiming summary: 11 registers retimed to 33 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 11 registers retimed to 33

Original and Pipelined registers replaced by retiming :
		test_0.u100.UD100.data_out_en
		test_0.u100.cmden
		test_0.u100.i[0]
		test_0.u100.i[3]
		test_0.u100.i[4]
		test_0.u100.i[5]
		u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]

New registers created by retiming :
		test_0.u100.UD100.data_out_en_ret
		test_0.u100.UD100.data_out_en_ret_fast
		test_0.u100.cmden_ret
		test_0.u100.i_ret_1
		test_0.u100.i_ret_2
		test_0.u100.i_ret_3
		test_0.u100.i_ret_4
		test_0.u100.i_ret_5
		test_0.u100.i_ret_6
		test_0.u100.i_ret_7
		test_0.u100.i_ret_8
		test_0.u100.i_ret_9
		test_0.u100.i_ret_10
		test_0.u100.i_ret_11
		test_0.u100.i_ret_12
		test_0.u100.i_ret_13
		test_0.u100.uctrl.ufifo.read_addr_ret
		test_0.u100.uctrl.ufifo.read_addr_ret_1
		test_0.u100.uctrl.ufifo.read_addr_ret_2
		test_0.u100.uctrl.ufifo.read_addr_ret_3
		test_0.u100.uctrl.ufifo.read_addr_ret_4
		test_0.u100.uctrl.ufifo.read_addr_ret_5
		test_0.u100.uctrl.ufifo.read_addr_ret_6
		test_0.u100.uctrl.ufifo.read_addr_ret_7
		test_0.u100.uctrl.ufifo.read_addr_ret_8
		test_0.u100.uctrl.ufifo.read_addr_ret_9
		test_0.u100.uctrl.ufifo.read_addr_ret_10
		test_0.u100.uctrl.ufifo.read_addr_ret_11
		test_0.u100.uctrl.ufifo.read_addr_ret_12
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_2
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_3
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_4
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_5


		#####   END RETIMING REPORT  #####

@N: FP130 |Promoting Net test_0.u100.N_206 on CLKINT  I_388 
@N: FP130 |Promoting Net u8_sb_0_HPMS_READY on CLKINT  I_389 
@N: FP130 |Promoting Net test_0.u100.UDOP.reset_n_i_i on CLKINT  I_390 
@N: FP130 |Promoting Net test_0.u100.dop_clock on CLKINT  I_391 
@N: FP130 |Promoting Net test_0.u100.USPDIF_TX.reset_n_i_i on CLKINT  I_392 
@N: FP130 |Promoting Net test_0.u100.UPCMTX.reset_n_i_i on CLKINT  I_393 
@N: FP130 |Promoting Net test_0.u100.UDSDTX.reset_n_i_i on CLKINT  I_394 
@N: FP130 |Promoting Net test_0.u100.spdif_clock on CLKINT  I_395 
@N: FP130 |Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_396 
@N: FP130 |Promoting Net test_0.u200.reset_n_i_i on CLKINT  I_397 
@N: FP130 |Promoting Net clock138_bck_c on CLKINT  I_398 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 197MB peak: 199MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 197MB peak: 199MB)

@N: MT611 :|Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
5 non-gated/non-generated clock tree(s) driving 909 clock pin(s) of sequential element(s)
7 gated/generated clock tree(s) driving 200 clock pin(s) of sequential element(s)
0 instances converted, 200 sequential instances remain driven by gated/generated clocks

=================================================== Non-Gated/Non-Generated Clocks ====================================================
Clock Tree ID     Driving Element                         Drive Element Type              Fanout     Sample Instance                   
---------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0008       sdclk                                   port                            355        test_0.u100.i[1]                  
@K:CKID0009       clock138_bck                            port                            18         test_0.u200.i[14]                 
@K:CKID0010       mclk                                    clock definition on port        364        test_0.u100.uctrl.old_bck         
@K:CKID0011       test_0.u100.UDOP.dop_clock_1            clock definition on keepbuf     102        test_0.u100.UDOP.tmp_left[0]      
@K:CKID0012       test_0.u100.USPDIF_TX.spdif_clock_1     clock definition on keepbuf     70         test_0.u100.USPDIF_TX.data_biphase
=======================================================================================================================================
===================================================================================== Gated/Generated Clocks =====================================================================================
Clock Tree ID     Driving Element                           Drive Element Type     Fanout     Sample Instance                          Explanation                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       test_0.u100.dsd_clkr                      SLE                    70         test_0.u100.start_dsd_tx                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       u8_sb_0.CCC_0.CCC_INST                    CCC                    47         u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST      No gated clock conversion method for cell cell:work.MSS_005
@K:CKID0003       test_0.u100.DSD138.UIN100.UCK0.clk16      SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk32     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       test_0.u100.DSD138.UIN100.UCK0.clk8       SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk16     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       test_0.u100.DSD138.UIN100.UCK0.clk4       SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk8      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       test_0.u100.DSD138.UIN100.UCK0.clk2       SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk4      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       test_0.u100.DSD138.UIN100.UCK0.bcko_6     CFG3                   79         test_0.u100.DSD138.UIN100.cnt[5]         No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 162MB peak: 199MB)

Writing Analyst data base C:\igloo\soc\z\synthesis\synwork\u8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 192MB peak: 199MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\igloo\soc\z\synthesis\u8.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Cannot forward annotate set_clock_groups command because clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock cannot be found
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 193MB peak: 199MB)


Start final timing analysis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 190MB peak: 199MB)

@W: MT246 :"c:\igloo\soc\z\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock u8|clock138_bck with period 10.00ns. Please declare a user-defined clock on object "p:clock138_bck"
@N: MT615 |Found clock mclk with period 8.00ns 
@W: MT420 |Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on object "p:sdclk"
@W: MT420 |Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:u8_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock sdtop|dsd_clkr_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.dsd_clkr"
@N: MT615 |Found clock spdif_clock with period 16.00ns 
@N: MT615 |Found clock dop_clock with period 16.00ns 
@W: MT420 |Found inferred clock clock_divider|clk16_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk16"
@W: MT420 |Found inferred clock clock_divider|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk8"
@W: MT420 |Found inferred clock clock_divider|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk4"
@W: MT420 |Found inferred clock clock_divider|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk2"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 14 16:18:58 2017
#


Top view:               u8
Requested Frequency:    62.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\igloo\soc\z\designer\u8\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.259

                                            Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group              
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_divider|clk2_inferred_clock           100.0 MHz     282.5 MHz     10.000        3.540         6.460      inferred     Inferred_clkgroup_0
clock_divider|clk4_inferred_clock           100.0 MHz     570.5 MHz     10.000        1.753         8.247      inferred     Inferred_clkgroup_1
clock_divider|clk8_inferred_clock           100.0 MHz     570.5 MHz     10.000        1.753         8.247      inferred     Inferred_clkgroup_2
clock_divider|clk16_inferred_clock          100.0 MHz     737.9 MHz     10.000        1.355         8.645      inferred     Inferred_clkgroup_8
dop_clock                                   62.5 MHz      247.5 MHz     16.000        4.040         11.960     declared     default_clkgroup   
mclk                                        125.0 MHz     161.8 MHz     8.000         6.180         1.820      declared     default_clkgroup   
sdtop|dsd_clkr_inferred_clock               100.0 MHz     315.9 MHz     10.000        3.165         6.835      inferred     Inferred_clkgroup_7
spdif_clock                                 62.5 MHz      156.8 MHz     16.000        6.376         10.764     declared     default_clkgroup   
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     102.7 MHz     10.000        9.741         0.259      inferred     Inferred_clkgroup_3
u8|clock138_bck                             100.0 MHz     322.8 MHz     10.000        3.098         6.902      inferred     Inferred_clkgroup_5
u8|sdclk                                    100.0 MHz     125.8 MHz     10.000        7.947         2.053      inferred     Inferred_clkgroup_6
===============================================================================================================================================
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":8:0:8:0|Source for clock gl0 not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":9:0:9:0|Source for clock sdclk_n not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":10:0:10:0|Source for clock clock138_bck not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":13:0:13:0|Source for clock mclk4549 not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":14:0:14:0|Source for clock dsd_clk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":15:0:15:0|Source for clock in_bck not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mclk                                     mclk                                     |  8.000       1.820   |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     spdif_clock                              |  8.000       4.812   |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     dop_clock                                |  8.000       6.749   |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     clock_divider|clk2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     u8|sdclk                                 |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
mclk                                     sdtop|dsd_clkr_inferred_clock            |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
spdif_clock                              spdif_clock                              |  16.000      10.764  |  No paths    -      |  No paths    -      |  No paths    -    
dop_clock                                spdif_clock                              |  16.000      13.608  |  No paths    -      |  No paths    -      |  No paths    -    
dop_clock                                dop_clock                                |  16.000      11.960  |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk2_inferred_clock        |  10.000      6.460   |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk4_inferred_clock        |  10.000      8.247   |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        clock_divider|clk8_inferred_clock        |  10.000      8.247   |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      0.259   |  No paths    -      |  No paths    -      |  No paths    -    
u8|clock138_bck                          u8|clock138_bck                          |  10.000      6.902   |  No paths    -      |  No paths    -      |  No paths    -    
u8|sdclk                                 mclk                                     |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
u8|sdclk                                 u8|sdclk                                 |  No paths    -       |  10.000      2.053  |  5.000       3.158  |  No paths    -    
sdtop|dsd_clkr_inferred_clock            sdtop|dsd_clkr_inferred_clock            |  10.000      6.835   |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk16_inferred_clock       mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk16_inferred_clock       clock_divider|clk16_inferred_clock       |  10.000      8.645   |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clock_divider|clk2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                          Arrival          
Instance                             Reference                             Type     Pin     Net        Time        Slack
                                     Clock                                                                              
------------------------------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[0]              clock_divider|clk2_inferred_clock     SLE      Q       i[0]       0.108       6.460
test_0.u100.UPCMTX.i[1]              clock_divider|clk2_inferred_clock     SLE      Q       i[1]       0.108       6.597
test_0.u100.UPCMTX.i[2]              clock_divider|clk2_inferred_clock     SLE      Q       i[2]       0.108       6.643
test_0.u100.UPCMTX.i[4]              clock_divider|clk2_inferred_clock     SLE      Q       i[4]       0.108       6.720
test_0.u100.UPCMTX.i[5]              clock_divider|clk2_inferred_clock     SLE      Q       olrck2     0.108       7.211
test_0.u100.UPCMTX.i[3]              clock_divider|clk2_inferred_clock     SLE      Q       i[3]       0.108       7.301
test_0.u100.DSD138.UIN100.cnt[5]     clock_divider|clk2_inferred_clock     SLE      Q       cnt[5]     0.108       7.478
test_0.u100.DSD138.UIN100.cnt[0]     clock_divider|clk2_inferred_clock     SLE      Q       cnt[0]     0.108       7.506
test_0.u100.DSD138.UIN100.cnt[1]     clock_divider|clk2_inferred_clock     SLE      Q       cnt[1]     0.108       7.612
test_0.u100.DSD138.UIN100.cnt[2]     clock_divider|clk2_inferred_clock     SLE      Q       cnt[2]     0.108       7.626
========================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required          
Instance                      Reference                             Type     Pin     Net               Time         Slack
                              Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.t1[1]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[1]           9.745        6.460
test_0.u100.UPCMTX.t1[2]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[2]           9.745        6.460
test_0.u100.UPCMTX.t1[3]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[3]           9.745        6.460
test_0.u100.UPCMTX.t1[4]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[4]           9.745        6.460
test_0.u100.UPCMTX.t1[5]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[5]           9.745        6.460
test_0.u100.UPCMTX.t1[6]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[6]           9.745        6.460
test_0.u100.UPCMTX.t1[7]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[7]           9.745        6.460
test_0.u100.UPCMTX.t1[8]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[8]           9.745        6.460
test_0.u100.UPCMTX.t1[9]      clock_divider|clk2_inferred_clock     SLE      D       t1_4[9]           9.745        6.460
test_0.u100.UPCMTX.t1[10]     clock_divider|clk2_inferred_clock     SLE      D       t1_4_i_m2[10]     9.745        6.460
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.284
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.460

    Number of logic level(s):                3
    Starting point:                          test_0.u100.UPCMTX.i[0] / Q
    Ending point:                            test_0.u100.UPCMTX.t1[1] / D
    The start point is clocked by            clock_divider|clk2_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk2_inferred_clock [rising] on pin CLK

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                           Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
test_0.u100.UPCMTX.i[0]        SLE      Q        Out     0.108     0.108       -         
i[0]                           Net      -        -       0.733     -           3         
test_0.u100.UPCMTX.t19_3       CFG4     D        In      -         0.841       -         
test_0.u100.UPCMTX.t19_3       CFG4     Y        Out     0.288     1.129       -         
t19_3                          Net      -        -       0.630     -           2         
test_0.u100.UPCMTX.t19         CFG3     A        In      -         1.759       -         
test_0.u100.UPCMTX.t19         CFG3     Y        Out     0.087     1.846       -         
t19                            Net      -        -       1.179     -           63        
test_0.u100.UPCMTX.t1_4[1]     CFG3     A        In      -         3.025       -         
test_0.u100.UPCMTX.t1_4[1]     CFG3     Y        Out     0.100     3.126       -         
t1_4[1]                        Net      -        -       0.159     -           1         
test_0.u100.UPCMTX.t1[1]       SLE      D        In      -         3.284       -         
=========================================================================================
Total path delay (propagation time + setup) of 3.540 is 0.839(23.7%) logic and 2.701(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                          Arrival          
Instance                                Reference                             Type     Pin     Net        Time        Slack
                                        Clock                                                                              
---------------------------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk8     clock_divider|clk4_inferred_clock     SLE      Q       clk8_i     0.108       8.247
===========================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                            Required          
Instance                                Reference                             Type     Pin     Net          Time         Slack
                                        Clock                                                                                 
------------------------------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk8     clock_divider|clk4_inferred_clock     SLE      D       clk8_i_i     9.745        8.247
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.247

    Number of logic level(s):                1
    Starting point:                          test_0.u100.DSD138.UIN100.UCK0.clk8 / Q
    Ending point:                            test_0.u100.DSD138.UIN100.UCK0.clk8 / D
    The start point is clocked by            clock_divider|clk4_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk4_inferred_clock [rising] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                        Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk8         SLE      Q        Out     0.108     0.108       -         
clk8_i                                      Net      -        -       1.131     -           5         
test_0.u100.DSD138.UIN100.UCK0.clk8_RNO     CFG1     A        In      -         1.239       -         
test_0.u100.DSD138.UIN100.UCK0.clk8_RNO     CFG1     Y        Out     0.100     1.339       -         
clk8_i_i                                    Net      -        -       0.159     -           1         
test_0.u100.DSD138.UIN100.UCK0.clk8         SLE      D        In      -         1.498       -         
======================================================================================================
Total path delay (propagation time + setup) of 1.753 is 0.464(26.4%) logic and 1.289(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk8_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                           Arrival          
Instance                                 Reference                             Type     Pin     Net         Time        Slack
                                         Clock                                                                               
-----------------------------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk16     clock_divider|clk8_inferred_clock     SLE      Q       clk16_i     0.108       8.247
=============================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                             Required          
Instance                                 Reference                             Type     Pin     Net           Time         Slack
                                         Clock                                                                                  
--------------------------------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk16     clock_divider|clk8_inferred_clock     SLE      D       clk16_i_i     9.745        8.247
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.247

    Number of logic level(s):                1
    Starting point:                          test_0.u100.DSD138.UIN100.UCK0.clk16 / Q
    Ending point:                            test_0.u100.DSD138.UIN100.UCK0.clk16 / D
    The start point is clocked by            clock_divider|clk8_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk8_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk16         SLE      Q        Out     0.108     0.108       -         
clk16_i                                      Net      -        -       1.131     -           5         
test_0.u100.DSD138.UIN100.UCK0.clk16_RNO     CFG1     A        In      -         1.239       -         
test_0.u100.DSD138.UIN100.UCK0.clk16_RNO     CFG1     Y        Out     0.100     1.339       -         
clk16_i_i                                    Net      -        -       0.159     -           1         
test_0.u100.DSD138.UIN100.UCK0.clk16         SLE      D        In      -         1.498       -         
=======================================================================================================
Total path delay (propagation time + setup) of 1.753 is 0.464(26.4%) logic and 1.289(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk16_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                          Arrival          
Instance                                 Reference                              Type     Pin     Net       Time        Slack
                                         Clock                                                                              
----------------------------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk32     clock_divider|clk16_inferred_clock     SLE      Q       clk32     0.108       8.645
============================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                            Required          
Instance                                 Reference                              Type     Pin     Net         Time         Slack
                                         Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk32     clock_divider|clk16_inferred_clock     SLE      D       clk32_i     9.745        8.645
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.100
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.645

    Number of logic level(s):                1
    Starting point:                          test_0.u100.DSD138.UIN100.UCK0.clk32 / Q
    Ending point:                            test_0.u100.DSD138.UIN100.UCK0.clk32 / D
    The start point is clocked by            clock_divider|clk16_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk16_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
test_0.u100.DSD138.UIN100.UCK0.clk32         SLE      Q        Out     0.108     0.108       -         
clk32                                        Net      -        -       0.733     -           3         
test_0.u100.DSD138.UIN100.UCK0.clk32_RNO     CFG1     A        In      -         0.841       -         
test_0.u100.DSD138.UIN100.UCK0.clk32_RNO     CFG1     Y        Out     0.100     0.941       -         
clk32_i                                      Net      -        -       0.159     -           1         
test_0.u100.DSD138.UIN100.UCK0.clk32         SLE      D        In      -         1.100       -         
=======================================================================================================
Total path delay (propagation time + setup) of 1.355 is 0.464(34.2%) logic and 0.892(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: dop_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                        Arrival           
Instance                          Reference     Type     Pin     Net              Time        Slack 
                                  Clock                                                             
----------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]             dop_clock     SLE      Q       i[0]             0.108       11.960
test_0.u100.UDOP.i[1]             dop_clock     SLE      Q       i[1]             0.108       12.074
test_0.u100.UDOP.i[2]             dop_clock     SLE      Q       i[2]             0.108       12.164
test_0.u100.UDOP.i[3]             dop_clock     SLE      Q       i[3]             0.087       12.307
test_0.u100.UDOP.flag             dop_clock     SLE      Q       flag             0.108       12.852
test_0.u100.UDOP.state            dop_clock     SLE      Q       state            0.087       13.497
test_0.u100.UDOP.dop_right[0]     dop_clock     SLE      Q       dop_right[0]     0.108       13.608
test_0.u100.UDOP.dop_right[1]     dop_clock     SLE      Q       dop_right[1]     0.108       13.608
test_0.u100.UDOP.dop_right[2]     dop_clock     SLE      Q       dop_right[2]     0.108       13.608
test_0.u100.UDOP.dop_right[3]     dop_clock     SLE      Q       dop_right[3]     0.108       13.608
====================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                               Required           
Instance                         Reference     Type     Pin     Net                     Time         Slack 
                                 Clock                                                                     
-----------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.tmp_left[0]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[1]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[2]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[3]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[4]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[5]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[6]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[7]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[8]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
test_0.u100.UDOP.tmp_left[9]     dop_clock     SLE      EN      n_dop_left_0_sqmuxa     15.663       11.960
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.663

    - Propagation time:                      3.703
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.960

    Number of logic level(s):                2
    Starting point:                          test_0.u100.UDOP.i[0] / Q
    Ending point:                            test_0.u100.UDOP.tmp_left[0] / EN
    The start point is clocked by            dop_clock [rising] on pin CLK
    The end   point is clocked by            dop_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                    SLE      Q        Out     0.108     0.108       -         
i[0]                                     Net      -        -       0.814     -           5         
test_0.u100.UDOP.n_flag6                 CFG4     D        In      -         0.923       -         
test_0.u100.UDOP.n_flag6                 CFG4     Y        Out     0.288     1.210       -         
n_flag6                                  Net      -        -       1.067     -           35        
test_0.u100.UDOP.n_dop_left_0_sqmuxa     CFG2     A        In      -         2.278       -         
test_0.u100.UDOP.n_dop_left_0_sqmuxa     CFG2     Y        Out     0.087     2.365       -         
n_dop_left_0_sqmuxa                      Net      -        -       1.338     -           64        
test_0.u100.UDOP.tmp_left[0]             SLE      EN       In      -         3.703       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.040 is 0.821(20.3%) logic and 3.220(79.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mclk
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                    Arrival          
Instance                             Reference     Type     Pin     Net          Time        Slack
                                     Clock                                                        
--------------------------------------------------------------------------------------------------
test_0.u100.uctrl.ufifo.i[4]         mclk          SLE      Q       i[4]         0.108       1.820
test_0.u100.uctrl.ufifo.i[5]         mclk          SLE      Q       i[5]         0.108       1.898
test_0.u100.uctrl.ufifo.i[1]         mclk          SLE      Q       i[1]         0.108       2.002
test_0.u100.uctrl.ufifo.i[2]         mclk          SLE      Q       i[2]         0.108       2.079
test_0.u100.uctrl.ufifo.i[3]         mclk          SLE      Q       i[3]         0.108       2.104
test_0.u100.uctrl.ufifo.state[2]     mclk          SLE      Q       state[2]     0.108       2.257
test_0.u100.uctrl.ufifo.j[3]         mclk          SLE      Q       j[3]         0.108       2.791
test_0.u100.uctrl.ufifo.i[6]         mclk          SLE      Q       i[6]         0.087       2.824
test_0.u100.uctrl.ufifo.i[7]         mclk          SLE      Q       i[7]         0.108       2.868
test_0.u100.uctrl.ufifo.i[0]         mclk          SLE      Q       i[0]         0.108       2.903
==================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                   Required          
Instance                         Reference     Type     Pin     Net         Time         Slack
                                 Clock                                                        
----------------------------------------------------------------------------------------------
test_0.u100.uctrl.ufifo.i[0]     mclk          SLE      D       i_lm[0]     7.745        1.820
test_0.u100.uctrl.ufifo.i[1]     mclk          SLE      D       i_lm[1]     7.745        1.820
test_0.u100.uctrl.ufifo.i[2]     mclk          SLE      D       i_lm[2]     7.745        1.820
test_0.u100.uctrl.ufifo.i[4]     mclk          SLE      D       i_lm[4]     7.745        1.820
test_0.u100.uctrl.ufifo.i[5]     mclk          SLE      D       i_lm[5]     7.745        1.820
test_0.u100.uctrl.ufifo.i[0]     mclk          SLE      EN      ie          7.662        2.002
test_0.u100.uctrl.ufifo.i[1]     mclk          SLE      EN      ie          7.662        2.002
test_0.u100.uctrl.ufifo.i[2]     mclk          SLE      EN      ie          7.662        2.002
test_0.u100.uctrl.ufifo.i[3]     mclk          SLE      EN      ie          7.662        2.002
test_0.u100.uctrl.ufifo.i[4]     mclk          SLE      EN      ie          7.662        2.002
==============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.745

    - Propagation time:                      5.924
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.820

    Number of logic level(s):                6
    Starting point:                          test_0.u100.uctrl.ufifo.i[4] / Q
    Ending point:                            test_0.u100.uctrl.ufifo.i[0] / D
    The start point is clocked by            mclk [rising] on pin CLK
    The end   point is clocked by            mclk [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.ufifo.i[4]                          SLE      Q        Out     0.108     0.108       -         
i[4]                                                  Net      -        -       0.873     -           7         
test_0.u100.uctrl.ufifo.n_d04_i_a3                    CFG4     D        In      -         0.981       -         
test_0.u100.uctrl.ufifo.n_d04_i_a3                    CFG4     Y        Out     0.288     1.269       -         
N_3484                                                Net      -        -       0.630     -           2         
test_0.u100.uctrl.ufifo.n_d04_i_3                     CFG4     C        In      -         1.899       -         
test_0.u100.uctrl.ufifo.n_d04_i_3                     CFG4     Y        Out     0.210     2.109       -         
n_d04_i_3                                             Net      -        -       0.715     -           4         
test_0.u100.uctrl.ufifo.un1_n_HWRITE_0_sqmuxa_7_0     CFG4     D        In      -         2.824       -         
test_0.u100.uctrl.ufifo.un1_n_HWRITE_0_sqmuxa_7_0     CFG4     Y        Out     0.288     3.111       -         
un1_n_HWRITE_0_sqmuxa_7_0                             Net      -        -       0.556     -           1         
test_0.u100.uctrl.ufifo.un1_n_HWRITE_0_sqmuxa_7_1     CFG4     D        In      -         3.667       -         
test_0.u100.uctrl.ufifo.un1_n_HWRITE_0_sqmuxa_7_1     CFG4     Y        Out     0.288     3.955       -         
un1_n_HWRITE_0_sqmuxa_7_1                             Net      -        -       0.556     -           1         
test_0.u100.uctrl.ufifo.un1_n_HWRITE_0_sqmuxa_7       CFG4     D        In      -         4.510       -         
test_0.u100.uctrl.ufifo.un1_n_HWRITE_0_sqmuxa_7       CFG4     Y        Out     0.288     4.798       -         
un1_n_HWRITE_0_sqmuxa_7                               Net      -        -       0.745     -           5         
test_0.u100.uctrl.ufifo.i_lm_0[0]                     CFG4     C        In      -         5.543       -         
test_0.u100.uctrl.ufifo.i_lm_0[0]                     CFG4     Y        Out     0.223     5.766       -         
i_lm[0]                                               Net      -        -       0.159     -           1         
test_0.u100.uctrl.ufifo.i[0]                          SLE      D        In      -         5.924       -         
================================================================================================================
Total path delay (propagation time + setup) of 6.180 is 1.947(31.5%) logic and 4.233(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|dsd_clkr_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                     Arrival          
Instance                     Reference                         Type     Pin     Net       Time        Slack
                             Clock                                                                         
-----------------------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.i[0]      sdtop|dsd_clkr_inferred_clock     SLE      Q       i[0]      0.108       6.835
test_0.u100.UDSDTX.i[1]      sdtop|dsd_clkr_inferred_clock     SLE      Q       i[1]      0.108       6.965
test_0.u100.UDSDTX.i[2]      sdtop|dsd_clkr_inferred_clock     SLE      Q       i[2]      0.108       7.085
test_0.u100.UDSDTX.i[3]      sdtop|dsd_clkr_inferred_clock     SLE      Q       i[3]      0.108       7.192
test_0.u100.UDSDTX.i[4]      sdtop|dsd_clkr_inferred_clock     SLE      Q       i[4]      0.108       7.928
test_0.u100.UDSDTX.t1[0]     sdtop|dsd_clkr_inferred_clock     SLE      Q       t1[0]     0.087       8.749
test_0.u100.UDSDTX.t1[1]     sdtop|dsd_clkr_inferred_clock     SLE      Q       t1[1]     0.087       8.749
test_0.u100.UDSDTX.t1[2]     sdtop|dsd_clkr_inferred_clock     SLE      Q       t1[2]     0.087       8.749
test_0.u100.UDSDTX.t1[3]     sdtop|dsd_clkr_inferred_clock     SLE      Q       t1[3]     0.087       8.749
test_0.u100.UDSDTX.t1[4]     sdtop|dsd_clkr_inferred_clock     SLE      Q       t1[4]     0.087       8.749
===========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                        Required          
Instance                      Reference                         Type     Pin     Net          Time         Slack
                              Clock                                                                             
----------------------------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.t1[1]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[1]      9.745        6.835
test_0.u100.UDSDTX.t1[2]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[2]      9.745        6.835
test_0.u100.UDSDTX.t1[3]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[3]      9.745        6.835
test_0.u100.UDSDTX.t1[4]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[4]      9.745        6.835
test_0.u100.UDSDTX.t1[5]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[5]      9.745        6.835
test_0.u100.UDSDTX.t1[6]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[6]      9.745        6.835
test_0.u100.UDSDTX.t1[7]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[7]      9.745        6.835
test_0.u100.UDSDTX.t1[8]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[8]      9.745        6.835
test_0.u100.UDSDTX.t1[9]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[9]      9.745        6.835
test_0.u100.UDSDTX.t1[10]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[10]     9.745        6.835
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.835

    Number of logic level(s):                2
    Starting point:                          test_0.u100.UDSDTX.i[0] / Q
    Ending point:                            test_0.u100.UDSDTX.t1[1] / D
    The start point is clocked by            sdtop|dsd_clkr_inferred_clock [rising] on pin CLK
    The end   point is clocked by            sdtop|dsd_clkr_inferred_clock [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.i[0]         SLE      Q        Out     0.108     0.108       -         
i[0]                            Net      -        -       0.814     -           5         
test_0.u100.UDSDTX.t19_0_o4     CFG4     D        In      -         0.923       -         
test_0.u100.UDSDTX.t19_0_o4     CFG4     Y        Out     0.317     1.240       -         
N_3879                          Net      -        -       1.185     -           65        
test_0.u100.UDSDTX.t1_4[1]      CFG4     D        In      -         2.425       -         
test_0.u100.UDSDTX.t1_4[1]      CFG4     Y        Out     0.326     2.752       -         
t1_4[1]                         Net      -        -       0.159     -           1         
test_0.u100.UDSDTX.t1[1]        SLE      D        In      -         2.910       -         
==========================================================================================
Total path delay (propagation time + setup) of 3.165 is 1.007(31.8%) logic and 2.158(68.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spdif_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                              Arrival           
Instance                                   Reference       Type     Pin     Net                  Time        Slack 
                                           Clock                                                                   
-------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]       spdif_clock     SLE      Q       bit_counter[0]       0.087       10.764
test_0.u100.USPDIF_TX.bit_counter[1]       spdif_clock     SLE      Q       bit_counter[1]       0.087       10.839
test_0.u100.USPDIF_TX.bit_counter[2]       spdif_clock     SLE      Q       bit_counter[2]       0.087       10.972
test_0.u100.USPDIF_TX.frame_counter[0]     spdif_clock     SLE      Q       frame_counter[0]     0.087       11.281
test_0.u100.USPDIF_TX.frame_counter[4]     spdif_clock     SLE      Q       frame_counter[4]     0.087       11.479
test_0.u100.USPDIF_TX.frame_counter[2]     spdif_clock     SLE      Q       frame_counter[2]     0.087       11.518
test_0.u100.USPDIF_TX.frame_counter[5]     spdif_clock     SLE      Q       frame_counter[5]     0.087       11.547
test_0.u100.USPDIF_TX.frame_counter[6]     spdif_clock     SLE      Q       frame_counter[6]     0.087       11.586
test_0.u100.USPDIF_TX.frame_counter[3]     spdif_clock     SLE      Q       frame_counter[3]     0.087       11.605
test_0.u100.USPDIF_TX.frame_counter[8]     spdif_clock     SLE      Q       frame_counter[8]     0.087       11.673
===================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                          Required           
Instance                                           Reference       Type     Pin     Net                              Time         Slack 
                                                   Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.data_out_buffer[6]           spdif_clock     SLE      D       data_out_buffer_14[6]            15.745       10.764
test_0.u100.USPDIF_TX.data_out_buffer[0]           spdif_clock     SLE      D       data_out_buffer_14[0]            15.745       10.833
test_0.u100.USPDIF_TX.data_out_buffer[2]           spdif_clock     SLE      D       data_out_buffer_14_0_iv_i[2]     15.745       10.905
test_0.u100.USPDIF_TX.data_out_buffer[4]           spdif_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     15.745       10.906
test_0.u100.USPDIF_TX.channel_status_shift[6]      spdif_clock     SLE      EN      un1_frame_counter15_i            15.663       11.075
test_0.u100.USPDIF_TX.channel_status_shift[7]      spdif_clock     SLE      EN      un1_frame_counter15_i            15.663       11.075
test_0.u100.USPDIF_TX.channel_status_shift[8]      spdif_clock     SLE      EN      un1_frame_counter15_i            15.663       11.075
test_0.u100.USPDIF_TX.channel_status_shift[9]      spdif_clock     SLE      EN      un1_frame_counter15_i            15.663       11.075
test_0.u100.USPDIF_TX.channel_status_shift[10]     spdif_clock     SLE      EN      un1_frame_counter15_i            15.663       11.075
test_0.u100.USPDIF_TX.channel_status_shift[11]     spdif_clock     SLE      EN      un1_frame_counter15_i            15.663       11.075
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.745

    - Propagation time:                      4.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.764

    Number of logic level(s):                5
    Starting point:                          test_0.u100.USPDIF_TX.bit_counter[0] / Q
    Ending point:                            test_0.u100.USPDIF_TX.data_out_buffer[6] / D
    The start point is clocked by            spdif_clock [rising] on pin CLK
    The end   point is clocked by            spdif_clock [rising] on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                    SLE      Q        Out     0.087     0.087       -         
bit_counter[0]                                          Net      -        -       0.814     -           5         
test_0.u100.USPDIF_TX.data_out_buffer65_i_a2            CFG3     C        In      -         0.902       -         
test_0.u100.USPDIF_TX.data_out_buffer65_i_a2            CFG3     Y        Out     0.203     1.105       -         
N_115_i                                                 Net      -        -       0.912     -           15        
test_0.u100.USPDIF_TX.data_out_buffer_2_sqmuxa_0_a2     CFG4     D        In      -         2.017       -         
test_0.u100.USPDIF_TX.data_out_buffer_2_sqmuxa_0_a2     CFG4     Y        Out     0.271     2.288       -         
data_out_buffer_2_sqmuxa                                Net      -        -       0.715     -           4         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_1[6]      CFG4     D        In      -         3.003       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_1[6]      CFG4     Y        Out     0.271     3.275       -         
data_out_buffer_14_0_iv_1[6]                            Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[6]      CFG4     D        In      -         3.830       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[6]      CFG4     Y        Out     0.271     4.102       -         
data_out_buffer_14_0_iv_2[6]                            Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv[6]        CFG4     B        In      -         4.657       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv[6]        CFG4     Y        Out     0.165     4.822       -         
data_out_buffer_14[6]                                   Net      -        -       0.159     -           1         
test_0.u100.USPDIF_TX.data_out_buffer[6]                SLE      D        In      -         4.980       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.236 is 1.525(29.1%) logic and 3.711(70.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                            Starting                                                                                                        Arrival          
Instance                                                                                    Reference                                   Type        Pin                Net                                  Time        Slack
                                                                                            Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                             u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                     0.108       0.259
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                                    u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHTRANS                            0.108       0.571
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_5     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  N_123_i_reto                         0.108       0.705
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     5.347       0.740
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_4     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  N_189                                0.087       0.883
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_3     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  VCC_0_reto                           0.108       1.027
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_2     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  d_masterRegAddrSel_reto              0.108       1.180
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]        u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[0]              0.108       1.652
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[3]        u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[3]              0.108       1.766
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]                                 u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[16]                         0.108       2.618
=============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                            Starting                                                                                                           Required          
Instance                                                                                    Reference                                   Type        Pin                Net                                     Time         Slack
                                                                                            Clock                                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_WRITE        CoreAHBLite_0_AHBmslave16_HWRITE        5.137        0.259
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     5.168        0.491
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_3     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  VCC_0                                   9.745        0.740
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_ADDR[30]     CoreAHBLite_0_AHBmslave16_HADDR[30]     5.432        0.755
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_ADDR[29]     CoreAHBLite_0_AHBmslave16_HADDR[29]     5.472        0.795
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[3]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[4]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[5]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
=================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            4.863
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.137

    - Propagation time:                      4.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.259

    Number of logic level(s):                3
    Starting point:                          u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_WRITE
    The start point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                     Pin             Pin               Arrival     No. of    
Name                                                                                   Type        Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                        SLE         Q               Out     0.108     0.108       -         
masterRegAddrSel                                                                       Net         -               -       1.095     -           21        
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        A               In      -         1.204       -         
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        Y               Out     0.100     1.304       -         
m0s16AddrSel                                                                           Net         -               -       0.888     -           13        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_0     CFG4        D               In      -         2.192       -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_0     CFG4        Y               Out     0.288     2.480       -         
masterAddrInProg[0]                                                                    Net         -               -       0.993     -           23        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HWRITE                                  CFG4        D               In      -         3.473       -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HWRITE                                  CFG4        Y               Out     0.288     3.761       -         
CoreAHBLite_0_AHBmslave16_HWRITE                                                       Net         -               -       1.117     -           1         
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                    MSS_005     F_FM0_WRITE     In      -         4.878       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 9.741 is 5.647(58.0%) logic and 4.094(42.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|clock138_bck
====================================



Starting Points with Worst Slack
********************************

                      Starting                                       Arrival          
Instance              Reference           Type     Pin     Net       Time        Slack
                      Clock                                                           
--------------------------------------------------------------------------------------
test_0.u200.i[11]     u8|clock138_bck     SLE      Q       i[11]     0.087       6.902
test_0.u200.i[10]     u8|clock138_bck     SLE      Q       i[10]     0.108       6.946
test_0.u200.i[7]      u8|clock138_bck     SLE      Q       i[7]      0.108       7.010
test_0.u200.i[8]      u8|clock138_bck     SLE      Q       i[8]      0.087       7.061
test_0.u200.i[0]      u8|clock138_bck     SLE      Q       i[0]      0.108       7.359
test_0.u200.i[9]      u8|clock138_bck     SLE      Q       i[9]      0.108       7.447
test_0.u200.i[1]      u8|clock138_bck     SLE      Q       i[1]      0.108       7.465
test_0.u200.i[2]      u8|clock138_bck     SLE      Q       i[2]      0.108       7.481
test_0.u200.i[3]      u8|clock138_bck     SLE      Q       i[3]      0.108       7.498
test_0.u200.i[4]      u8|clock138_bck     SLE      Q       i[4]      0.108       7.514
======================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                         Required          
Instance                        Reference           Type     Pin     Net         Time         Slack
                                Clock                                                              
---------------------------------------------------------------------------------------------------
test_0.u200.key_pmux_0_dreg     u8|clock138_bck     SLE      D       i4_mux      9.745        6.902
test_0.u200.i[14]               u8|clock138_bck     SLE      D       i_s[14]     9.745        7.359
test_0.u200.i[13]               u8|clock138_bck     SLE      D       i_s[13]     9.745        7.376
test_0.u200.i[12]               u8|clock138_bck     SLE      D       i_s[12]     9.745        7.392
test_0.u200.i[11]               u8|clock138_bck     SLE      D       i_s[11]     9.745        7.408
test_0.u200.i[10]               u8|clock138_bck     SLE      D       i_s[10]     9.745        7.425
test_0.u200.i[7]                u8|clock138_bck     SLE      D       i_s[7]      9.745        7.433
test_0.u200.i[9]                u8|clock138_bck     SLE      D       i_s[9]      9.745        7.441
test_0.u200.i[8]                u8|clock138_bck     SLE      D       i_s[8]      9.745        7.457
test_0.u200.i[6]                u8|clock138_bck     SLE      D       i_s[6]      9.745        7.490
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.843
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.902

    Number of logic level(s):                3
    Starting point:                          test_0.u200.i[11] / Q
    Ending point:                            test_0.u200.key_pmux_0_dreg / D
    The start point is clocked by            u8|clock138_bck [rising] on pin CLK
    The end   point is clocked by            u8|clock138_bck [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u200.i[11]                        SLE      Q        Out     0.087     0.087       -         
i[11]                                    Net      -        -       0.733     -           3         
test_0.u200.key_pmux_0_0_0_.m10_am_1     CFG4     D        In      -         0.821       -         
test_0.u200.key_pmux_0_0_0_.m10_am_1     CFG4     Y        Out     0.326     1.147       -         
m10_am_1                                 Net      -        -       0.556     -           1         
test_0.u200.key_pmux_0_0_0_.m10_am       CFG3     C        In      -         1.702       -         
test_0.u200.key_pmux_0_0_0_.m10_am       CFG3     Y        Out     0.223     1.925       -         
m10_am                                   Net      -        -       0.556     -           1         
test_0.u200.key_pmux_0_0_0_.m10_ns       CFG3     C        In      -         2.481       -         
test_0.u200.key_pmux_0_0_0_.m10_ns       CFG3     Y        Out     0.203     2.684       -         
i4_mux                                   Net      -        -       0.159     -           1         
test_0.u200.key_pmux_0_dreg              SLE      D        In      -         2.843       -         
===================================================================================================
Total path delay (propagation time + setup) of 3.098 is 1.095(35.4%) logic and 2.003(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|sdclk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                              Arrival          
Instance                 Reference     Type     Pin     Net                    Time        Slack
                         Clock                                                                  
------------------------------------------------------------------------------------------------
test_0.u100.i_ret_10     u8|sdclk      SLE      Q       N_602_m_reto           0.108       2.053
test_0.u100.i_ret_11     u8|sdclk      SLE      Q       N_3678_reto_0          0.108       2.115
test_0.u100.i_ret_12     u8|sdclk      SLE      Q       i_s_reto[3]            0.108       2.176
test_0.u100.arg[12]      u8|sdclk      SLE      Q       arg[12]                0.108       2.229
test_0.u100.i_ret_13     u8|sdclk      SLE      Q       un12_n_i_m_reto[3]     0.108       2.253
test_0.u100.arg[9]       u8|sdclk      SLE      Q       arg[9]                 0.108       2.375
test_0.u100.arg[10]      u8|sdclk      SLE      Q       arg[10]                0.108       2.375
test_0.u100.arg[23]      u8|sdclk      SLE      Q       arg[23]                0.108       2.412
test_0.u100.arg[11]      u8|sdclk      SLE      Q       arg[11]                0.108       2.432
test_0.u100.arg[25]      u8|sdclk      SLE      Q       arg[25]                0.108       2.507
================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                   Required          
Instance                     Reference     Type     Pin     Net                         Time         Slack
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
test_0.u100.response[12]     u8|sdclk      SLE      D       n_response_1_0_iv_i[12]     9.745        2.053
test_0.u100.i[7]             u8|sdclk      SLE      D       i_lm[7]                     9.745        2.103
test_0.u100.i[6]             u8|sdclk      SLE      D       i_lm[6]                     9.745        2.119
test_0.u100.i[2]             u8|sdclk      SLE      D       i_lm[2]                     9.745        2.146
test_0.u100.response[1]      u8|sdclk      SLE      D       n_response_1[1]             9.745        2.229
test_0.u100.i[1]             u8|sdclk      SLE      D       i_lm[1]                     9.745        2.288
test_0.u100.i_ret_5          u8|sdclk      SLE      D       i_s[5]                      9.745        2.459
test_0.u100.i_ret_2          u8|sdclk      SLE      D       i_s[0]                      9.745        2.471
test_0.u100.i_ret_12         u8|sdclk      SLE      D       i_s[3]                      9.745        2.471
test_0.u100.i_ret_8          u8|sdclk      SLE      D       i_s[4]                      9.745        2.475
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.692
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.053

    Number of logic level(s):                7
    Starting point:                          test_0.u100.i_ret_10 / Q
    Ending point:                            test_0.u100.response[12] / D
    The start point is clocked by            u8|sdclk [falling] on pin CLK
    The end   point is clocked by            u8|sdclk [falling] on pin CLK

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                        Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.u100.i_ret_10                        SLE      Q        Out     0.108     0.108       -         
N_602_m_reto                                Net      -        -       0.674     -           2         
test_0.u100.i_lm_0[3]                       CFG4     D        In      -         0.783       -         
test_0.u100.i_lm_0[3]                       CFG4     Y        Out     0.288     1.070       -         
i[3]                                        Net      -        -       0.875     -           12        
test_0.u100.state_ns_i_0_a2_0[11]           CFG3     B        In      -         1.945       -         
test_0.u100.state_ns_i_0_a2_0[11]           CFG3     Y        Out     0.148     2.094       -         
state_ns_i_0_a2_0[11]                       Net      -        -       0.556     -           1         
test_0.u100.state_ns_i_0_2[11]              CFG4     D        In      -         2.650       -         
test_0.u100.state_ns_i_0_2[11]              CFG4     Y        Out     0.271     2.921       -         
N_2166_2                                    Net      -        -       0.830     -           9         
test_0.u100.n_bit_0_sqmuxa                  CFG2     A        In      -         3.751       -         
test_0.u100.n_bit_0_sqmuxa                  CFG2     Y        Out     0.077     3.828       -         
N_845                                       Net      -        -       1.303     -           54        
test_0.u100.n_response_1_0_iv_0_a2_7[9]     CFG4     D        In      -         5.131       -         
test_0.u100.n_response_1_0_iv_0_a2_7[9]     CFG4     Y        Out     0.326     5.458       -         
N_491                                       Net      -        -       0.993     -           23        
test_0.u100.n_response_1_0_iv_0_2[12]       CFG4     C        In      -         6.451       -         
test_0.u100.n_response_1_0_iv_0_2[12]       CFG4     Y        Out     0.210     6.660       -         
n_response_1_0_iv_0_2[12]                   Net      -        -       0.556     -           1         
test_0.u100.response_RNO[12]                CFG4     D        In      -         7.216       -         
test_0.u100.response_RNO[12]                CFG4     Y        Out     0.317     7.533       -         
n_response_1_0_iv_i[12]                     Net      -        -       0.159     -           1         
test_0.u100.response[12]                    SLE      D        In      -         7.692       -         
======================================================================================================
Total path delay (propagation time + setup) of 7.947 is 2.002(25.2%) logic and 5.945(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":19:0:19:0|Timing constraint (to [get_ports { led* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":21:0:21:0|Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":22:0:22:0|Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":23:0:23:0|Timing constraint (from [get_clocks { mclk4549 }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":24:0:24:0|Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":25:0:25:0|Timing constraint (from [get_clocks { mclk4549 }] to *UPCMTX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":26:0:26:0|Timing constraint (from [get_clocks { sdclk_n }] to test_0.u200*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":27:0:27:0|Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":28:0:28:0|Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":29:0:29:0|Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":32:0:32:0|Timing constraint (from [get_clocks { in_bck }] to *DSD138*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":33:0:33:0|Timing constraint (from [get_clocks { in_bck }] to test_0.u100.uctrl*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":34:0:34:0|Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":35:0:35:0|Timing constraint (from [get_clocks { clock138_bck }] to test_0.u200*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":36:0:36:0|Timing constraint (from [get_clocks { mclk }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":37:0:37:0|Timing constraint (from [get_clocks { sdclk_n }] to *UPCM*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":38:0:38:0|Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":39:0:39:0|Timing constraint (from [get_clocks { mclk4549 }] to *UDOP*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":40:0:40:0|Timing constraint (from [get_clocks { dop_clock }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 190MB peak: 199MB)


Finished timing report (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 190MB peak: 199MB)

---------------------------------------
Resource Usage Report for u8 

Mapping to part: m2gl005vf256std
Cell usage:
CCC             1 use
CLKINT          12 uses
CLKINT_PRESERVE  6 uses
MSS_005         1 use
SYSRESET        1 use
CFG1           27 uses
CFG2           392 uses
CFG3           371 uses
CFG4           680 uses

Carry cells:
ARI1            127 uses - used for arithmetic functions
ARI1            58 uses - used for Wide-Mux implementation
Total ARI1      185 uses


Sequential Cells: 
SLE            1108 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 27
I/O primitives: 26
BIBUF          8 uses
INBUF          4 uses
OUTBUF         10 uses
TRIBUFF        4 uses


Global Clock Buffers: 12 of 8 (150%)


Total LUTs:    1655

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1108 + 0 + 0 + 0 = 1108;
Total number of LUTs after P&R:  1655 + 0 + 0 + 0 = 1655;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 36MB peak: 199MB)

Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Sat Oct 14 16:18:58 2017

###########################################################]
