// Seed: 2369528236
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4 = (id_4), id_5;
  assign id_5 = -1 ^ 1'b0 ? id_5 : -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd43
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_1
  );
  inout wire id_4;
  inout wire _id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  wire id_9;
  wire [1 : (  -1  )] id_10;
  struct packed {
    logic [1 : id_3]  id_11;
    logic [id_3 : -1] id_12;
  } id_13;
  always @(posedge id_3) begin : LABEL_0
    id_2 += 1;
  end
endmodule
