$date
	Sun Oct 14 19:34:59 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_nBitAdder $end
$var wire 3 ! w_RESULT [2:0] $end
$var reg 2 " r_ADD_1 [1:0] $end
$var reg 2 # r_ADD_2 [1:0] $end
$scope module n_bit_adder_inst $end
$var wire 2 $ i_add_term1 [1:0] $end
$var wire 2 % i_add_term2 [1:0] $end
$var wire 2 & w_SUM [1:0] $end
$var wire 3 ' w_CARRY [2:0] $end
$var wire 3 ( o_result [2:0] $end
$scope begin genblk1[0] $end
$scope module fa $end
$var wire 1 ) Carry $end
$var wire 1 * X $end
$var wire 1 + Y $end
$var wire 1 , Z $end
$var wire 1 - Sum $end
$var wire 1 . S1 $end
$var wire 1 / C2 $end
$var wire 1 0 C1 $end
$scope module ha1 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 0 C $end
$var wire 1 . S $end
$upscope $end
$scope module ha2 $end
$var wire 1 . A $end
$var wire 1 , B $end
$var wire 1 / C $end
$var wire 1 - S $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module fa $end
$var wire 1 1 Carry $end
$var wire 1 2 X $end
$var wire 1 3 Y $end
$var wire 1 4 Z $end
$var wire 1 5 Sum $end
$var wire 1 6 S1 $end
$var wire 1 7 C2 $end
$var wire 1 8 C1 $end
$scope module ha1 $end
$var wire 1 2 A $end
$var wire 1 3 B $end
$var wire 1 8 C $end
$var wire 1 6 S $end
$upscope $end
$scope module ha2 $end
$var wire 1 6 A $end
$var wire 1 4 B $end
$var wire 1 7 C $end
$var wire 1 5 S $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 !
b1 (
b1 &
1-
1.
1+
b1 #
b1 %
#20
b11 !
b11 (
b11 &
15
16
12
b10 "
b10 $
#30
11
05
17
14
b100 !
b100 (
b0 &
0-
b110 '
1)
0.
10
13
1*
02
b11 #
b11 %
b1 "
b1 $
#40
b110 !
b110 (
b10 &
15
07
06
18
12
b11 "
b11 $
#50
