/*
 * Generated by mrmac-reggen 2022-05-03
 * ./reggen-pdf2txt.py /home/edgari/mac/doc/xilinx/mrmac/mcdma-regs.txt
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:

 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

REG32(MM2S_CCR, 0x0)
	FIELD(MM2S_CCR, RS, 0, 1)
REG32(MM2S_CSR, 0x4)
	FIELD(MM2S_CSR, HALTED, 0, 1)
REG32(MM2S_CHEN, 0x8)
REG32(MM2S_CHSER, 0xc)
REG32(MM2S_ERR, 0x10)
REG32(MM2S_CH_SCHD_TYPE, 0x14)
REG32(MM2S_WRR_REG1, 0x18)
REG32(MM2S_WRR_REG2, 0x1c)
REG32(MM2S_CHANNELS_SERVICED, 0x20)
REG32(MM2S_ARCACHE_ARUSER, 0x24)
REG32(MM2S_INTR_STATUS, 0x28)
REG32(MM2S_CH1CR, 0x40)
	FIELD(MM2S_CH1CR, IRQ_DELAY, 24, 8)
	FIELD(MM2S_CH1CR, IRQ_THRESHOLD, 16, 8)
	FIELD(MM2S_CH1CR, ERR_IRQEN, 7, 1)
	FIELD(MM2S_CH1CR, DLY_IRQEN, 6, 1)
	FIELD(MM2S_CH1CR, IOC_IRQEN, 5, 1)
	FIELD(MM2S_CH1CR, RS, 0, 1)
REG32(MM2S_CH1SR, 0x44)
	FIELD(MM2S_CH1SR, IRQ_DELAY, 24, 8)
	FIELD(MM2S_CH1SR, IRQ_THRESHOLD, 16, 8)
	FIELD(MM2S_CH1SR, ERR_IRQ, 7, 1)
	FIELD(MM2S_CH1SR, DLY_IRQ, 6, 1)
	FIELD(MM2S_CH1SR, IOC_IRQ, 5, 1)
	FIELD(MM2S_CH1SR, IDLE, 0, 1)
REG32(MM2S_CH1CURDESC_LSB, 0x48)
REG32(MM2S_CH1CURDESC_MSB, 0x4c)
REG32(MM2S_CH1TAILDESC_LSB, 0x50)
REG32(MM2S_CH1TAILDESC_MSB, 0x54)
REG32(MM2S_CH1PKTCOUNT_STAT, 0x58)
REG32(MM2S_CH2CR, 0x80)
REG32(MM2S_CH2SR, 0x84)
REG32(MM2S_CH2CURDESC_LSB, 0x88)
REG32(MM2S_CH2CURDESC_MSB, 0x8c)
REG32(MM2S_CH2TAILDESC_LSB, 0x90)
REG32(MM2S_CH2TAILDESC_MSB, 0x94)
REG32(MM2S_CH2PKTCOUNT_STAT, 0x98)
REG32(MM2S_CH3CR, 0xc0)
REG32(MM2S_CH3SR, 0xc4)
REG32(MM2S_CH3CURDESC_LSB, 0xc8)
REG32(MM2S_CH3CURDESC_MSB, 0xcc)
REG32(MM2S_CH3TAILDESC_LSB, 0xd0)
REG32(MM2S_CH3TAILDESC_MSB, 0xd4)
REG32(MM2S_CH3PKTCOUNT_STAT, 0xd8)
REG32(MM2S_CH4CR, 0x100)
REG32(MM2S_CH4SR, 0x104)
REG32(MM2S_CH4CURDESC_LSB, 0x108)
REG32(MM2S_CH4CURDESC_MSB, 0x10c)
REG32(MM2S_CH4TAILDESC_LSB, 0x110)
REG32(MM2S_CH4TAILDESC_MSB, 0x114)
REG32(MM2S_CH4PKTCOUNT_STAT, 0x118)
REG32(MM2S_CH5CR, 0x140)
REG32(MM2S_CH5SR, 0x144)
REG32(MM2S_CH5CURDESC_LSB, 0x148)
REG32(MM2S_CH5CURDESC_MSB, 0x14c)
REG32(MM2S_CH5TAILDESC_LSB, 0x150)
REG32(MM2S_CH5TAILDESC_MSB, 0x154)
REG32(MM2S_CH5PKTCOUNT_STAT, 0x158)
REG32(MM2S_CH6CR, 0x180)
REG32(MM2S_CH6SR, 0x184)
REG32(MM2S_CH6CURDESC_LSB, 0x188)
REG32(MM2S_CH6CURDESC_MSB, 0x18c)
REG32(MM2S_CH6TAILDESC_LSB, 0x190)
REG32(MM2S_CH6TAILDESC_MSB, 0x194)
REG32(MM2S_CH6PKTCOUNT_STAT, 0x198)
REG32(MM2S_CH7CR, 0x1c0)
REG32(MM2S_CH7SR, 0x1c4)
REG32(MM2S_CH7CURDESC_LSB, 0x1c8)
REG32(MM2S_CH7CURDESC_MSB, 0x1cc)
REG32(MM2S_CH7TAILDESC_LSB, 0x1d0)
REG32(MM2S_CH7TAILDESC_MSB, 0x1d4)
REG32(MM2S_CH7PKTCOUNT_STAT, 0x1d8)
REG32(MM2S_CH8CR, 0x200)
REG32(MM2S_CH8SR, 0x204)
REG32(MM2S_CH8CURDESC_LSB, 0x208)
REG32(MM2S_CH8CURDESC_MSB, 0x20c)
REG32(MM2S_CH8TAILDESC_LSB, 0x210)
REG32(MM2S_CH8TAILDESC_MSB, 0x214)
REG32(MM2S_CH8PKTCOUNT_STAT, 0x218)
REG32(MM2S_CH9CR, 0x240)
REG32(MM2S_CH9SR, 0x244)
REG32(MM2S_CH9CURDESC_LSB, 0x248)
REG32(MM2S_CH9CURDESC_MSB, 0x24c)
REG32(MM2S_CH9TAILDESC_LSB, 0x250)
REG32(MM2S_CH9TAILDESC_MSB, 0x254)
REG32(MM2S_CH9PKTCOUNT_STAT, 0x258)
REG32(MM2S_CH10CR, 0x280)
REG32(MM2S_CH10SR, 0x284)
REG32(MM2S_CH10CURDESC_LSB, 0x288)
REG32(MM2S_CH10CURDESC_MSB, 0x28c)
REG32(MM2S_CH10TAILDESC_LSB, 0x290)
REG32(MM2S_CH10TAILDESC_MSB, 0x294)
REG32(MM2S_CH10PKTCOUNT_STAT, 0x298)
REG32(MM2S_CH11CR, 0x2c0)
REG32(MM2S_CH11SR, 0x2c4)
REG32(MM2S_CH11CURDESC_LSB, 0x2c8)
REG32(MM2S_CH11CURDESC_MSB, 0x2cc)
REG32(MM2S_CH11TAILDESC_LSB, 0x2d0)
REG32(MM2S_CH11TAILDESC_MSB, 0x2d4)
REG32(MM2S_CH11PKTCOUNT_STAT, 0x2d8)
REG32(MM2S_CH12CR, 0x300)
REG32(MM2S_CH12SR, 0x304)
REG32(MM2S_CH12CURDESC_LSB, 0x308)
REG32(MM2S_CH12CURDESC_MSB, 0x30c)
REG32(MM2S_CH12TAILDESC_LSB, 0x310)
REG32(MM2S_CH12TAILDESC_MSB, 0x314)
REG32(MM2S_CH12PKTCOUNT_STAT, 0x318)
REG32(MM2S_CH13CR, 0x340)
REG32(MM2S_CH13SR, 0x344)
REG32(MM2S_CH13CURDESC_LSB, 0x348)
REG32(MM2S_CH13CURDESC_MSB, 0x34c)
REG32(MM2S_CH13TAILDESC_LSB, 0x350)
REG32(MM2S_CH13TAILDESC_MSB, 0x354)
REG32(MM2S_CH13PKTCOUNT_STAT, 0x358)
REG32(MM2S_CH14CR, 0x380)
REG32(MM2S_CH14SR, 0x384)
REG32(MM2S_CH14CURDESC_LSB, 0x388)
REG32(MM2S_CH14CURDESC_MSB, 0x38c)
REG32(MM2S_CH14TAILDESC_LSB, 0x390)
REG32(MM2S_CH14TAILDESC_MSB, 0x394)
REG32(MM2S_CH14PKTCOUNT_STAT, 0x398)
REG32(MM2S_CH15CR, 0x3c0)
REG32(MM2S_CH15SR, 0x3c4)
REG32(MM2S_CH15CURDESC_LSB, 0x3c8)
REG32(MM2S_CH15CURDESC_MSB, 0x3cc)
REG32(MM2S_CH15TAILDESC_LSB, 0x3d0)
REG32(MM2S_CH15TAILDESC_MSB, 0x3d4)
REG32(MM2S_CH15PKTCOUNT_STAT, 0x3d8)
REG32(MM2S_CH16CR, 0x400)
REG32(MM2S_CH16SR, 0x404)
REG32(MM2S_CH16CURDESC_LSB, 0x408)
REG32(MM2S_CH16CURDESC_MSB, 0x40c)
REG32(MM2S_CH16TAILDESC_LSB, 0x410)
REG32(MM2S_CH16TAILDESC_MSB, 0x414)
REG32(MM2S_CH16PKTCOUNT_STAT, 0x418)
REG32(MM2S_Channel_Observer_1, 0x440)
REG32(MM2S_Channel_Observer_2, 0x444)
REG32(MM2S_Channel_Observer_3, 0x448)
REG32(MM2S_Channel_Observer_4, 0x44c)
REG32(MM2S_Channel_Observer_5, 0x450)
REG32(MM2S_Channel_Observer_6, 0x454)

REG32(S2MM_CCR, 0x500)
	FIELD(S2MM_CCR, RS, 0, 1)
REG32(S2MM_CSR, 0x504)
	FIELD(S2MM_CSR, HALTED, 0, 1)
REG32(S2MM_CHEN, 0x508)
REG32(S2MM_CHSER, 0x50c)
REG32(S2MM_ERR, 0x510)
REG32(S2MM_PKTDROP, 0x514)
REG32(S2MM__CHANNELS_SERVICED, 0x518)
REG32(S2MM_AWCACHE_AWUSER, 0x51c)
REG32(S2MM_INTR_STATUS, 0x520)
REG32(S2MM_CH1CR, 0x540)
	FIELD(S2MM_CH1CR, IRQ_DELAY, 24, 8)
	FIELD(S2MM_CH1CR, IRQ_THRESHOLD, 16, 8)
	FIELD(S2MM_CH1CR, ERR_IRQEN, 7, 1)
	FIELD(S2MM_CH1CR, DLY_IRQEN, 6, 1)
	FIELD(S2MM_CH1CR, IOC_IRQEN, 5, 1)
	FIELD(S2MM_CH1CR, RS, 0, 1)
REG32(S2MM_CH1SR, 0x544)
	FIELD(S2MM_CH1SR, IRQ_DELAY, 24, 8)
	FIELD(S2MM_CH1SR, IRQ_THRESHOLD, 16, 8)
	FIELD(S2MM_CH1SR, ERR_IRQ, 7, 1)
	FIELD(S2MM_CH1SR, DLY_IRQ, 6, 1)
	FIELD(S2MM_CH1SR, IOC_IRQ, 5, 1)
	FIELD(S2MM_CH1SR, BD_SHORTFALL, 1, 1)
	FIELD(S2MM_CH1SR, IDLE, 1, 1)
REG32(S2MM_CH1CURDESC_LSB, 0x548)
REG32(S2MM_CH1CURDESC_MSB, 0x54c)
REG32(S2MM_CH1TAILDESC_LSB, 0x550)
REG32(S2MM_CH1TAILDESC_MSB, 0x554)
REG32(S2MM_CH1PKTDROP_STAT, 0x558)
REG32(S2MM_CH1PKTCOUNT_STAT, 0x55c)
REG32(S2MM_CH2CR, 0x580)
REG32(S2MM_CH2SR, 0x584)
REG32(S2MM_CH2CURDESC_LSB, 0x588)
REG32(S2MM_CH2CURDESC_MSB, 0x58c)
REG32(S2MM_CH2TAILDESC_LSB, 0x590)
REG32(S2MM_CH2TAILDESC_MSB, 0x594)
REG32(S2MM_CH2PKTDROP_STAT, 0x598)
REG32(S2MM_CH2PKTCOUNT_STAT, 0x59c)
REG32(S2MM_CH3CR, 0x5c0)
REG32(S2MM_CH3SR, 0x5c4)
REG32(S2MM_CH3CURDESC_LSB, 0x5c8)
REG32(S2MM_CH3CURDESC_MSB, 0x5cc)
REG32(S2MM_CH3TAILDESC_LSB, 0x5d0)
REG32(S2MM_CH3TAILDESC_MSB, 0x5d4)
REG32(S2MM_CH3PKTDROP_STAT, 0x5d8)
REG32(S2MM_CH3PKTCOUNT_STAT, 0x5dc)
REG32(S2MM_CH4CR, 0x600)
REG32(S2MM_CH4SR, 0x604)
REG32(S2MM_CH4CURDESC_LSB, 0x608)
REG32(S2MM_CH4CURDESC_MSB, 0x60c)
REG32(S2MM_CH4TAILDESC_LSB, 0x610)
REG32(S2MM_CH4TAILDESC_MSB, 0x614)
REG32(S2MM_CH4PKTDROP_STAT, 0x618)
REG32(S2MM_CH4PKTCOUNT_STAT, 0x61c)
REG32(S2MM_CH5CR, 0x640)
REG32(S2MM_CH5SR, 0x644)
REG32(S2MM_CH5CURDESC_LSB, 0x648)
REG32(S2MM_CH5CURDESC_MSB, 0x64c)
REG32(S2MM_CH5TAILDESC_LSB, 0x650)
REG32(S2MM_CH5TAILDESC_MSB, 0x654)
REG32(S2MM_CH5PKTDROP_STAT, 0x658)
REG32(S2MM_CH5PKTCOUNT_STAT, 0x65c)
REG32(S2MM_CH6CR, 0x680)
REG32(S2MM_CH6SR, 0x684)
REG32(S2MM_CH6CURDESC_LSB, 0x688)
REG32(S2MM_CH6CURDESC_MSB, 0x68c)
REG32(S2MM_CH6TAILDESC_LSB, 0x690)
REG32(S2MM_CH6TAILDESC_MSB, 0x694)
REG32(S2MM_CH6PKTDROP_STAT, 0x698)
REG32(S2MM_CH6PKTCOUNT_STAT, 0x69c)
REG32(S2MM_CH7CR, 0x6c0)
REG32(S2MM_CH7SR, 0x6c4)
REG32(S2MM_CH7CURDESC_LSB, 0x6c8)
REG32(S2MM_CH7CURDESC_MSB, 0x6cc)
REG32(S2MM_CH7TAILDESC_LSB, 0x6d0)
REG32(S2MM_CH7TAILDESC_MSB, 0x6d4)
REG32(S2MM_CH7PKTDROP_STAT, 0x6d8)
REG32(S2MM_CH7PKTCOUNT_STAT, 0x6dc)
REG32(S2MM_CH8CR, 0x700)
REG32(S2MM_CH8SR, 0x704)
REG32(S2MM_CH8CURDESC_LSB, 0x708)
REG32(S2MM_CH8CURDESC_MSB, 0x70c)
REG32(S2MM_CH8TAILDESC_LSB, 0x710)
REG32(S2MM_CH8TAILDESC_MSB, 0x714)
REG32(S2MM_CH8PKTDROP_STAT, 0x718)
REG32(S2MM_CH8PKTCOUNT_STAT, 0x71c)
REG32(S2MM_CH9CR, 0x740)
REG32(S2MM_CH9SR, 0x744)
REG32(S2MM_CH9CURDESC_LSB, 0x748)
REG32(S2MM_CH9CURDESC_MSB, 0x74c)
REG32(S2MM_CH9TAILDESC_LSB, 0x750)
REG32(S2MM_CH9TAILDESC_MSB, 0x754)
REG32(S2MM_CH9PKTDROP_STAT, 0x758)
REG32(S2MM_CH9PKTCOUNT_STAT, 0x75c)
REG32(S2MM_CH10CR, 0x780)
REG32(S2MM_CH10SR, 0x784)
REG32(S2MM_CH10CURDESC_LSB, 0x788)
REG32(S2MM_CH10CURDESC_MSB, 0x78c)
REG32(S2MM_CH10TAILDESC_LSB, 0x790)
REG32(S2MM_CH10TAILDESC_MSB, 0x794)
REG32(S2MM_CH10PKTDROP_STAT, 0x798)
REG32(S2MM_CH10PKTCOUNT_STAT, 0x79c)
REG32(S2MM_CH11CR, 0x7c0)
REG32(S2MM_CH11SR, 0x7c4)
REG32(S2MM_CH11CURDESC_LSB, 0x7c8)
REG32(S2MM_CH11CURDESC_MSB, 0x7cc)
REG32(S2MM_CH11TAILDESC_LSB, 0x7d0)
REG32(S2MM_CH11TAILDESC_MSB, 0x7d4)
REG32(S2MM_CH11PKTDROP_STAT, 0x7d8)
REG32(S2MM_CH11PKTCOUNT_STAT, 0x7dc)
REG32(S2MM_CH12CR, 0x800)
REG32(S2MM_CH12SR, 0x804)
REG32(S2MM_CH12CURDESC_LSB, 0x808)
REG32(S2MM_CH12CURDESC_MSB, 0x80c)
REG32(S2MM_CH12TAILDESC_LSB, 0x810)
REG32(S2MM_CH12TAILDESC_MSB, 0x814)
REG32(S2MM_CH12PKTDROP_STAT, 0x818)
REG32(S2MM_CH12PKTCOUNT_STAT, 0x81c)
REG32(S2MM_CH13CR, 0x840)
REG32(S2MM_CH13SR, 0x844)
REG32(S2MM_CH13CURDESC_LSB, 0x848)
REG32(S2MM_CH13CURDESC_MSB, 0x84c)
REG32(S2MM_CH13TAILDESC_LSB, 0x850)
REG32(S2MM_CH13TAILDESC_MSB, 0x854)
REG32(S2MM_CH13PKTDROP_STAT, 0x858)
REG32(S2MM_CH13PKTCOUNT_STAT, 0x85c)
REG32(S2MM_CH14CR, 0x880)
REG32(S2MM_CH14SR, 0x884)
REG32(S2MM_CH14CURDESC_LSB, 0x888)
REG32(S2MM_CH14CURDESC_MSB, 0x88c)
REG32(S2MM_CH14TAILDESC_LSB, 0x890)
REG32(S2MM_CH14TAILDESC_MSB, 0x894)
REG32(S2MM_CH14PKTDROP_STAT, 0x898)
REG32(S2MM_CH14PKTCOUNT_STAT, 0x89c)
REG32(S2MM_CH15CR, 0x8c0)
REG32(S2MM_CH15SR, 0x8c4)
REG32(S2MM_CH15CURDESC_LSB, 0x8c8)
REG32(S2MM_CH15CURDESC_MSB, 0x8cc)
REG32(S2MM_CH15TAILDESC_LSB, 0x8d0)
REG32(S2MM_CH15TAILDESC_MSB, 0x8d4)
REG32(S2MM_CH15PKTDROP_STAT, 0x8d8)
REG32(S2MM_CH15PKTCOUNT_STAT, 0x8dc)
REG32(S2MM_CH16CR, 0x900)
REG32(S2MM_CH16SR, 0x904)
REG32(S2MM_CH16CURDESC_LSB, 0x908)
REG32(S2MM_CH16CURDESC_MSB, 0x90c)
REG32(S2MM_CH16TAILDESC_LSB, 0x910)
REG32(S2MM_CH16TAILDESC_MSB, 0x914)
REG32(S2MM_CH16PKTDROP_STAT, 0x918)
REG32(S2MM_CH16PKTCOUNT_STAT, 0x91c)
REG32(S2MM_Channel_Observer_1, 0x940)
REG32(S2MM_Channel_Observer_2, 0x944)
REG32(S2MM_Channel_Observer_3, 0x948)
REG32(S2MM_Channel_Observer_4, 0x94c)
REG32(S2MM_Channel_Observer_5, 0x950)
REG32(S2MM_Channel_Observer_6, 0x954)
REG32(SG_CACHE_USER, 0x4b0)

static const regapi_info<uint32_t> mcdma_reginfo[] = {
	{ .name = "MM2S_CCR", .ro = 0x4, .addr = A_MM2S_CCR },
	{ .name = "MM2S_CSR", .addr = A_MM2S_CSR },
	{ .name = "MM2S_CHEN", .addr = A_MM2S_CHEN },
	{ .name = "MM2S_CHSER", .addr = A_MM2S_CHSER },
	{ .name = "MM2S_ERR", .addr = A_MM2S_ERR },
	{ .name = "MM2S_CH_SCHD_TYPE", .addr = A_MM2S_CH_SCHD_TYPE },
	{ .name = "MM2S_WRR_REG1", .addr = A_MM2S_WRR_REG1 },
	{ .name = "MM2S_WRR_REG2", .addr = A_MM2S_WRR_REG2 },
	{ .name = "MM2S_CHANNELS_SERVICED", .addr = A_MM2S_CHANNELS_SERVICED },
	{ .name = "MM2S_ARCACHE_ARUSER", .addr = A_MM2S_ARCACHE_ARUSER },
	{ .name = "MM2S_INTR_STATUS", .ro = 0xFFFFFFFF, .addr = A_MM2S_INTR_STATUS },
	{ .name = "MM2S_CH1CR", .addr = A_MM2S_CH1CR },
	{ .name = "MM2S_CH1SR", .ro = 0xFFFF0001, .w1c = 0xe8, .reset = 0x1, .addr = A_MM2S_CH1SR },
	{ .name = "MM2S_CH1CURDESC_LSB", .addr = A_MM2S_CH1CURDESC_LSB },
	{ .name = "MM2S_CH1CURDESC_MSB", .addr = A_MM2S_CH1CURDESC_MSB },
	{ .name = "MM2S_CH1TAILDESC_LSB", .addr = A_MM2S_CH1TAILDESC_LSB },
	{ .name = "MM2S_CH1TAILDESC_MSB", .addr = A_MM2S_CH1TAILDESC_MSB },
	{ .name = "MM2S_CH1PKTCOUNT_STAT", .addr = A_MM2S_CH1PKTCOUNT_STAT },
	{ .name = "MM2S_CH2CR", .addr = A_MM2S_CH2CR },
	{ .name = "MM2S_CH2SR", .addr = A_MM2S_CH2SR },
	{ .name = "MM2S_CH2CURDESC_LSB", .addr = A_MM2S_CH2CURDESC_LSB },
	{ .name = "MM2S_CH2CURDESC_MSB", .addr = A_MM2S_CH2CURDESC_MSB },
	{ .name = "MM2S_CH2TAILDESC_LSB", .addr = A_MM2S_CH2TAILDESC_LSB },
	{ .name = "MM2S_CH2TAILDESC_MSB", .addr = A_MM2S_CH2TAILDESC_MSB },
	{ .name = "MM2S_CH2PKTCOUNT_STAT", .addr = A_MM2S_CH2PKTCOUNT_STAT },
	{ .name = "MM2S_CH3CR", .addr = A_MM2S_CH3CR },
	{ .name = "MM2S_CH3SR", .addr = A_MM2S_CH3SR },
	{ .name = "MM2S_CH3CURDESC_LSB", .addr = A_MM2S_CH3CURDESC_LSB },
	{ .name = "MM2S_CH3CURDESC_MSB", .addr = A_MM2S_CH3CURDESC_MSB },
	{ .name = "MM2S_CH3TAILDESC_LSB", .addr = A_MM2S_CH3TAILDESC_LSB },
	{ .name = "MM2S_CH3TAILDESC_MSB", .addr = A_MM2S_CH3TAILDESC_MSB },
	{ .name = "MM2S_CH3PKTCOUNT_STAT", .addr = A_MM2S_CH3PKTCOUNT_STAT },
	{ .name = "MM2S_CH4CR", .addr = A_MM2S_CH4CR },
	{ .name = "MM2S_CH4SR", .addr = A_MM2S_CH4SR },
	{ .name = "MM2S_CH4CURDESC_LSB", .addr = A_MM2S_CH4CURDESC_LSB },
	{ .name = "MM2S_CH4CURDESC_MSB", .addr = A_MM2S_CH4CURDESC_MSB },
	{ .name = "MM2S_CH4TAILDESC_LSB", .addr = A_MM2S_CH4TAILDESC_LSB },
	{ .name = "MM2S_CH4TAILDESC_MSB", .addr = A_MM2S_CH4TAILDESC_MSB },
	{ .name = "MM2S_CH4PKTCOUNT_STAT", .addr = A_MM2S_CH4PKTCOUNT_STAT },
	{ .name = "MM2S_CH5CR", .addr = A_MM2S_CH5CR },
	{ .name = "MM2S_CH5SR", .addr = A_MM2S_CH5SR },
	{ .name = "MM2S_CH5CURDESC_LSB", .addr = A_MM2S_CH5CURDESC_LSB },
	{ .name = "MM2S_CH5CURDESC_MSB", .addr = A_MM2S_CH5CURDESC_MSB },
	{ .name = "MM2S_CH5TAILDESC_LSB", .addr = A_MM2S_CH5TAILDESC_LSB },
	{ .name = "MM2S_CH5TAILDESC_MSB", .addr = A_MM2S_CH5TAILDESC_MSB },
	{ .name = "MM2S_CH5PKTCOUNT_STAT", .addr = A_MM2S_CH5PKTCOUNT_STAT },
	{ .name = "MM2S_CH6CR", .addr = A_MM2S_CH6CR },
	{ .name = "MM2S_CH6SR", .addr = A_MM2S_CH6SR },
	{ .name = "MM2S_CH6CURDESC_LSB", .addr = A_MM2S_CH6CURDESC_LSB },
	{ .name = "MM2S_CH6CURDESC_MSB", .addr = A_MM2S_CH6CURDESC_MSB },
	{ .name = "MM2S_CH6TAILDESC_LSB", .addr = A_MM2S_CH6TAILDESC_LSB },
	{ .name = "MM2S_CH6TAILDESC_MSB", .addr = A_MM2S_CH6TAILDESC_MSB },
	{ .name = "MM2S_CH6PKTCOUNT_STAT", .addr = A_MM2S_CH6PKTCOUNT_STAT },
	{ .name = "MM2S_CH7CR", .addr = A_MM2S_CH7CR },
	{ .name = "MM2S_CH7SR", .addr = A_MM2S_CH7SR },
	{ .name = "MM2S_CH7CURDESC_LSB", .addr = A_MM2S_CH7CURDESC_LSB },
	{ .name = "MM2S_CH7CURDESC_MSB", .addr = A_MM2S_CH7CURDESC_MSB },
	{ .name = "MM2S_CH7TAILDESC_LSB", .addr = A_MM2S_CH7TAILDESC_LSB },
	{ .name = "MM2S_CH7TAILDESC_MSB", .addr = A_MM2S_CH7TAILDESC_MSB },
	{ .name = "MM2S_CH7PKTCOUNT_STAT", .addr = A_MM2S_CH7PKTCOUNT_STAT },
	{ .name = "MM2S_CH8CR", .addr = A_MM2S_CH8CR },
	{ .name = "MM2S_CH8SR", .addr = A_MM2S_CH8SR },
	{ .name = "MM2S_CH8CURDESC_LSB", .addr = A_MM2S_CH8CURDESC_LSB },
	{ .name = "MM2S_CH8CURDESC_MSB", .addr = A_MM2S_CH8CURDESC_MSB },
	{ .name = "MM2S_CH8TAILDESC_LSB", .addr = A_MM2S_CH8TAILDESC_LSB },
	{ .name = "MM2S_CH8TAILDESC_MSB", .addr = A_MM2S_CH8TAILDESC_MSB },
	{ .name = "MM2S_CH8PKTCOUNT_STAT", .addr = A_MM2S_CH8PKTCOUNT_STAT },
	{ .name = "MM2S_CH9CR", .addr = A_MM2S_CH9CR },
	{ .name = "MM2S_CH9SR", .addr = A_MM2S_CH9SR },
	{ .name = "MM2S_CH9CURDESC_LSB", .addr = A_MM2S_CH9CURDESC_LSB },
	{ .name = "MM2S_CH9CURDESC_MSB", .addr = A_MM2S_CH9CURDESC_MSB },
	{ .name = "MM2S_CH9TAILDESC_LSB", .addr = A_MM2S_CH9TAILDESC_LSB },
	{ .name = "MM2S_CH9TAILDESC_MSB", .addr = A_MM2S_CH9TAILDESC_MSB },
	{ .name = "MM2S_CH9PKTCOUNT_STAT", .addr = A_MM2S_CH9PKTCOUNT_STAT },
	{ .name = "MM2S_CH10CR", .addr = A_MM2S_CH10CR },
	{ .name = "MM2S_CH10SR", .addr = A_MM2S_CH10SR },
	{ .name = "MM2S_CH10CURDESC_LSB", .addr = A_MM2S_CH10CURDESC_LSB },
	{ .name = "MM2S_CH10CURDESC_MSB", .addr = A_MM2S_CH10CURDESC_MSB },
	{ .name = "MM2S_CH10TAILDESC_LSB", .addr = A_MM2S_CH10TAILDESC_LSB },
	{ .name = "MM2S_CH10TAILDESC_MSB", .addr = A_MM2S_CH10TAILDESC_MSB },
	{ .name = "MM2S_CH10PKTCOUNT_STAT", .addr = A_MM2S_CH10PKTCOUNT_STAT },
	{ .name = "MM2S_CH11CR", .addr = A_MM2S_CH11CR },
	{ .name = "MM2S_CH11SR", .addr = A_MM2S_CH11SR },
	{ .name = "MM2S_CH11CURDESC_LSB", .addr = A_MM2S_CH11CURDESC_LSB },
	{ .name = "MM2S_CH11CURDESC_MSB", .addr = A_MM2S_CH11CURDESC_MSB },
	{ .name = "MM2S_CH11TAILDESC_LSB", .addr = A_MM2S_CH11TAILDESC_LSB },
	{ .name = "MM2S_CH11TAILDESC_MSB", .addr = A_MM2S_CH11TAILDESC_MSB },
	{ .name = "MM2S_CH11PKTCOUNT_STAT", .addr = A_MM2S_CH11PKTCOUNT_STAT },
	{ .name = "MM2S_CH12CR", .addr = A_MM2S_CH12CR },
	{ .name = "MM2S_CH12SR", .addr = A_MM2S_CH12SR },
	{ .name = "MM2S_CH12CURDESC_LSB", .addr = A_MM2S_CH12CURDESC_LSB },
	{ .name = "MM2S_CH12CURDESC_MSB", .addr = A_MM2S_CH12CURDESC_MSB },
	{ .name = "MM2S_CH12TAILDESC_LSB", .addr = A_MM2S_CH12TAILDESC_LSB },
	{ .name = "MM2S_CH12TAILDESC_MSB", .addr = A_MM2S_CH12TAILDESC_MSB },
	{ .name = "MM2S_CH12PKTCOUNT_STAT", .addr = A_MM2S_CH12PKTCOUNT_STAT },
	{ .name = "MM2S_CH13CR", .addr = A_MM2S_CH13CR },
	{ .name = "MM2S_CH13SR", .addr = A_MM2S_CH13SR },
	{ .name = "MM2S_CH13CURDESC_LSB", .addr = A_MM2S_CH13CURDESC_LSB },
	{ .name = "MM2S_CH13CURDESC_MSB", .addr = A_MM2S_CH13CURDESC_MSB },
	{ .name = "MM2S_CH13TAILDESC_LSB", .addr = A_MM2S_CH13TAILDESC_LSB },
	{ .name = "MM2S_CH13TAILDESC_MSB", .addr = A_MM2S_CH13TAILDESC_MSB },
	{ .name = "MM2S_CH13PKTCOUNT_STAT", .addr = A_MM2S_CH13PKTCOUNT_STAT },
	{ .name = "MM2S_CH14CR", .addr = A_MM2S_CH14CR },
	{ .name = "MM2S_CH14SR", .addr = A_MM2S_CH14SR },
	{ .name = "MM2S_CH14CURDESC_LSB", .addr = A_MM2S_CH14CURDESC_LSB },
	{ .name = "MM2S_CH14CURDESC_MSB", .addr = A_MM2S_CH14CURDESC_MSB },
	{ .name = "MM2S_CH14TAILDESC_LSB", .addr = A_MM2S_CH14TAILDESC_LSB },
	{ .name = "MM2S_CH14TAILDESC_MSB", .addr = A_MM2S_CH14TAILDESC_MSB },
	{ .name = "MM2S_CH14PKTCOUNT_STAT", .addr = A_MM2S_CH14PKTCOUNT_STAT },
	{ .name = "MM2S_CH15CR", .addr = A_MM2S_CH15CR },
	{ .name = "MM2S_CH15SR", .addr = A_MM2S_CH15SR },
	{ .name = "MM2S_CH15CURDESC_LSB", .addr = A_MM2S_CH15CURDESC_LSB },
	{ .name = "MM2S_CH15CURDESC_MSB", .addr = A_MM2S_CH15CURDESC_MSB },
	{ .name = "MM2S_CH15TAILDESC_LSB", .addr = A_MM2S_CH15TAILDESC_LSB },
	{ .name = "MM2S_CH15TAILDESC_MSB", .addr = A_MM2S_CH15TAILDESC_MSB },
	{ .name = "MM2S_CH15PKTCOUNT_STAT", .addr = A_MM2S_CH15PKTCOUNT_STAT },
	{ .name = "MM2S_CH16CR", .addr = A_MM2S_CH16CR },
	{ .name = "MM2S_CH16SR", .addr = A_MM2S_CH16SR },
	{ .name = "MM2S_CH16CURDESC_LSB", .addr = A_MM2S_CH16CURDESC_LSB },
	{ .name = "MM2S_CH16CURDESC_MSB", .addr = A_MM2S_CH16CURDESC_MSB },
	{ .name = "MM2S_CH16TAILDESC_LSB", .addr = A_MM2S_CH16TAILDESC_LSB },
	{ .name = "MM2S_CH16TAILDESC_MSB", .addr = A_MM2S_CH16TAILDESC_MSB },
	{ .name = "MM2S_CH16PKTCOUNT_STAT", .addr = A_MM2S_CH16PKTCOUNT_STAT },
	{ .name = "MM2S_Channel_Observer_1", .addr = A_MM2S_Channel_Observer_1 },
	{ .name = "MM2S_Channel_Observer_2", .addr = A_MM2S_Channel_Observer_2 },
	{ .name = "MM2S_Channel_Observer_3", .addr = A_MM2S_Channel_Observer_3 },
	{ .name = "MM2S_Channel_Observer_4", .addr = A_MM2S_Channel_Observer_4 },
	{ .name = "MM2S_Channel_Observer_5", .addr = A_MM2S_Channel_Observer_5 },
	{ .name = "MM2S_Channel_Observer_6", .addr = A_MM2S_Channel_Observer_6 },
	{ .name = "S2MM_CCR", .addr = A_S2MM_CCR },
	{ .name = "S2MM_CSR", .addr = A_S2MM_CSR },
	{ .name = "S2MM_CHEN", .addr = A_S2MM_CHEN },
	{ .name = "S2MM_CHSER", .addr = A_S2MM_CHSER },
	{ .name = "S2MM_ERR", .addr = A_S2MM_ERR },
	{ .name = "S2MM_PKTDROP", .addr = A_S2MM_PKTDROP },
	{ .name = "S2MM__CHANNELS_SERVICED", .addr = A_S2MM__CHANNELS_SERVICED },
	{ .name = "S2MM_AWCACHE_AWUSER", .addr = A_S2MM_AWCACHE_AWUSER },
	{ .name = "S2MM_INTR_STATUS", .addr = A_S2MM_INTR_STATUS },
	{ .name = "S2MM_CH1CR", .addr = A_S2MM_CH1CR },
	{ .name = "S2MM_CH1SR", .ro = 0xFFFF0001, .w1c = 0xe8, .reset = 0x1, .addr = A_S2MM_CH1SR },

	{ .name = "S2MM_CH1CURDESC_LSB", .addr = A_S2MM_CH1CURDESC_LSB },
	{ .name = "S2MM_CH1CURDESC_MSB", .addr = A_S2MM_CH1CURDESC_MSB },
	{ .name = "S2MM_CH1TAILDESC_LSB", .addr = A_S2MM_CH1TAILDESC_LSB },
	{ .name = "S2MM_CH1TAILDESC_MSB", .addr = A_S2MM_CH1TAILDESC_MSB },
	{ .name = "S2MM_CH1PKTDROP_STAT", .addr = A_S2MM_CH1PKTDROP_STAT },
	{ .name = "S2MM_CH1PKTCOUNT_STAT", .addr = A_S2MM_CH1PKTCOUNT_STAT },
	{ .name = "S2MM_CH2CR", .addr = A_S2MM_CH2CR },
	{ .name = "S2MM_CH2SR", .addr = A_S2MM_CH2SR },
	{ .name = "S2MM_CH2CURDESC_LSB", .addr = A_S2MM_CH2CURDESC_LSB },
	{ .name = "S2MM_CH2CURDESC_MSB", .addr = A_S2MM_CH2CURDESC_MSB },
	{ .name = "S2MM_CH2TAILDESC_LSB", .addr = A_S2MM_CH2TAILDESC_LSB },
	{ .name = "S2MM_CH2TAILDESC_MSB", .addr = A_S2MM_CH2TAILDESC_MSB },
	{ .name = "S2MM_CH2PKTDROP_STAT", .addr = A_S2MM_CH2PKTDROP_STAT },
	{ .name = "S2MM_CH2PKTCOUNT_STAT", .addr = A_S2MM_CH2PKTCOUNT_STAT },
	{ .name = "S2MM_CH3CR", .addr = A_S2MM_CH3CR },
	{ .name = "S2MM_CH3SR", .addr = A_S2MM_CH3SR },
	{ .name = "S2MM_CH3CURDESC_LSB", .addr = A_S2MM_CH3CURDESC_LSB },
	{ .name = "S2MM_CH3CURDESC_MSB", .addr = A_S2MM_CH3CURDESC_MSB },
	{ .name = "S2MM_CH3TAILDESC_LSB", .addr = A_S2MM_CH3TAILDESC_LSB },
	{ .name = "S2MM_CH3TAILDESC_MSB", .addr = A_S2MM_CH3TAILDESC_MSB },
	{ .name = "S2MM_CH3PKTDROP_STAT", .addr = A_S2MM_CH3PKTDROP_STAT },
	{ .name = "S2MM_CH3PKTCOUNT_STAT", .addr = A_S2MM_CH3PKTCOUNT_STAT },
	{ .name = "S2MM_CH4CR", .addr = A_S2MM_CH4CR },
	{ .name = "S2MM_CH4SR", .addr = A_S2MM_CH4SR },
	{ .name = "S2MM_CH4CURDESC_LSB", .addr = A_S2MM_CH4CURDESC_LSB },
	{ .name = "S2MM_CH4CURDESC_MSB", .addr = A_S2MM_CH4CURDESC_MSB },
	{ .name = "S2MM_CH4TAILDESC_LSB", .addr = A_S2MM_CH4TAILDESC_LSB },
	{ .name = "S2MM_CH4TAILDESC_MSB", .addr = A_S2MM_CH4TAILDESC_MSB },
	{ .name = "S2MM_CH4PKTDROP_STAT", .addr = A_S2MM_CH4PKTDROP_STAT },
	{ .name = "S2MM_CH4PKTCOUNT_STAT", .addr = A_S2MM_CH4PKTCOUNT_STAT },
	{ .name = "S2MM_CH5CR", .addr = A_S2MM_CH5CR },
	{ .name = "S2MM_CH5SR", .addr = A_S2MM_CH5SR },
	{ .name = "S2MM_CH5CURDESC_LSB", .addr = A_S2MM_CH5CURDESC_LSB },
	{ .name = "S2MM_CH5CURDESC_MSB", .addr = A_S2MM_CH5CURDESC_MSB },
	{ .name = "S2MM_CH5TAILDESC_LSB", .addr = A_S2MM_CH5TAILDESC_LSB },
	{ .name = "S2MM_CH5TAILDESC_MSB", .addr = A_S2MM_CH5TAILDESC_MSB },
	{ .name = "S2MM_CH5PKTDROP_STAT", .addr = A_S2MM_CH5PKTDROP_STAT },
	{ .name = "S2MM_CH5PKTCOUNT_STAT", .addr = A_S2MM_CH5PKTCOUNT_STAT },
	{ .name = "S2MM_CH6CR", .addr = A_S2MM_CH6CR },
	{ .name = "S2MM_CH6SR", .addr = A_S2MM_CH6SR },
	{ .name = "S2MM_CH6CURDESC_LSB", .addr = A_S2MM_CH6CURDESC_LSB },
	{ .name = "S2MM_CH6CURDESC_MSB", .addr = A_S2MM_CH6CURDESC_MSB },
	{ .name = "S2MM_CH6TAILDESC_LSB", .addr = A_S2MM_CH6TAILDESC_LSB },
	{ .name = "S2MM_CH6TAILDESC_MSB", .addr = A_S2MM_CH6TAILDESC_MSB },
	{ .name = "S2MM_CH6PKTDROP_STAT", .addr = A_S2MM_CH6PKTDROP_STAT },
	{ .name = "S2MM_CH6PKTCOUNT_STAT", .addr = A_S2MM_CH6PKTCOUNT_STAT },
	{ .name = "S2MM_CH7CR", .addr = A_S2MM_CH7CR },
	{ .name = "S2MM_CH7SR", .addr = A_S2MM_CH7SR },
	{ .name = "S2MM_CH7CURDESC_LSB", .addr = A_S2MM_CH7CURDESC_LSB },
	{ .name = "S2MM_CH7CURDESC_MSB", .addr = A_S2MM_CH7CURDESC_MSB },
	{ .name = "S2MM_CH7TAILDESC_LSB", .addr = A_S2MM_CH7TAILDESC_LSB },
	{ .name = "S2MM_CH7TAILDESC_MSB", .addr = A_S2MM_CH7TAILDESC_MSB },
	{ .name = "S2MM_CH7PKTDROP_STAT", .addr = A_S2MM_CH7PKTDROP_STAT },
	{ .name = "S2MM_CH7PKTCOUNT_STAT", .addr = A_S2MM_CH7PKTCOUNT_STAT },
	{ .name = "S2MM_CH8CR", .addr = A_S2MM_CH8CR },
	{ .name = "S2MM_CH8SR", .addr = A_S2MM_CH8SR },
	{ .name = "S2MM_CH8CURDESC_LSB", .addr = A_S2MM_CH8CURDESC_LSB },
	{ .name = "S2MM_CH8CURDESC_MSB", .addr = A_S2MM_CH8CURDESC_MSB },
	{ .name = "S2MM_CH8TAILDESC_LSB", .addr = A_S2MM_CH8TAILDESC_LSB },
	{ .name = "S2MM_CH8TAILDESC_MSB", .addr = A_S2MM_CH8TAILDESC_MSB },
	{ .name = "S2MM_CH8PKTDROP_STAT", .addr = A_S2MM_CH8PKTDROP_STAT },
	{ .name = "S2MM_CH8PKTCOUNT_STAT", .addr = A_S2MM_CH8PKTCOUNT_STAT },
	{ .name = "S2MM_CH9CR", .addr = A_S2MM_CH9CR },
	{ .name = "S2MM_CH9SR", .addr = A_S2MM_CH9SR },
	{ .name = "S2MM_CH9CURDESC_LSB", .addr = A_S2MM_CH9CURDESC_LSB },
	{ .name = "S2MM_CH9CURDESC_MSB", .addr = A_S2MM_CH9CURDESC_MSB },
	{ .name = "S2MM_CH9TAILDESC_LSB", .addr = A_S2MM_CH9TAILDESC_LSB },
	{ .name = "S2MM_CH9TAILDESC_MSB", .addr = A_S2MM_CH9TAILDESC_MSB },
	{ .name = "S2MM_CH9PKTDROP_STAT", .addr = A_S2MM_CH9PKTDROP_STAT },
	{ .name = "S2MM_CH9PKTCOUNT_STAT", .addr = A_S2MM_CH9PKTCOUNT_STAT },
	{ .name = "S2MM_CH10CR", .addr = A_S2MM_CH10CR },
	{ .name = "S2MM_CH10SR", .addr = A_S2MM_CH10SR },
	{ .name = "S2MM_CH10CURDESC_LSB", .addr = A_S2MM_CH10CURDESC_LSB },
	{ .name = "S2MM_CH10CURDESC_MSB", .addr = A_S2MM_CH10CURDESC_MSB },
	{ .name = "S2MM_CH10TAILDESC_LSB", .addr = A_S2MM_CH10TAILDESC_LSB },
	{ .name = "S2MM_CH10TAILDESC_MSB", .addr = A_S2MM_CH10TAILDESC_MSB },
	{ .name = "S2MM_CH10PKTDROP_STAT", .addr = A_S2MM_CH10PKTDROP_STAT },
	{ .name = "S2MM_CH10PKTCOUNT_STAT", .addr = A_S2MM_CH10PKTCOUNT_STAT },
	{ .name = "S2MM_CH11CR", .addr = A_S2MM_CH11CR },
	{ .name = "S2MM_CH11SR", .addr = A_S2MM_CH11SR },
	{ .name = "S2MM_CH11CURDESC_LSB", .addr = A_S2MM_CH11CURDESC_LSB },
	{ .name = "S2MM_CH11CURDESC_MSB", .addr = A_S2MM_CH11CURDESC_MSB },
	{ .name = "S2MM_CH11TAILDESC_LSB", .addr = A_S2MM_CH11TAILDESC_LSB },
	{ .name = "S2MM_CH11TAILDESC_MSB", .addr = A_S2MM_CH11TAILDESC_MSB },
	{ .name = "S2MM_CH11PKTDROP_STAT", .addr = A_S2MM_CH11PKTDROP_STAT },
	{ .name = "S2MM_CH11PKTCOUNT_STAT", .addr = A_S2MM_CH11PKTCOUNT_STAT },
	{ .name = "S2MM_CH12CR", .addr = A_S2MM_CH12CR },
	{ .name = "S2MM_CH12SR", .addr = A_S2MM_CH12SR },
	{ .name = "S2MM_CH12CURDESC_LSB", .addr = A_S2MM_CH12CURDESC_LSB },
	{ .name = "S2MM_CH12CURDESC_MSB", .addr = A_S2MM_CH12CURDESC_MSB },
	{ .name = "S2MM_CH12TAILDESC_LSB", .addr = A_S2MM_CH12TAILDESC_LSB },
	{ .name = "S2MM_CH12TAILDESC_MSB", .addr = A_S2MM_CH12TAILDESC_MSB },
	{ .name = "S2MM_CH12PKTDROP_STAT", .addr = A_S2MM_CH12PKTDROP_STAT },
	{ .name = "S2MM_CH12PKTCOUNT_STAT", .addr = A_S2MM_CH12PKTCOUNT_STAT },
	{ .name = "S2MM_CH13CR", .addr = A_S2MM_CH13CR },
	{ .name = "S2MM_CH13SR", .addr = A_S2MM_CH13SR },
	{ .name = "S2MM_CH13CURDESC_LSB", .addr = A_S2MM_CH13CURDESC_LSB },
	{ .name = "S2MM_CH13CURDESC_MSB", .addr = A_S2MM_CH13CURDESC_MSB },
	{ .name = "S2MM_CH13TAILDESC_LSB", .addr = A_S2MM_CH13TAILDESC_LSB },
	{ .name = "S2MM_CH13TAILDESC_MSB", .addr = A_S2MM_CH13TAILDESC_MSB },
	{ .name = "S2MM_CH13PKTDROP_STAT", .addr = A_S2MM_CH13PKTDROP_STAT },
	{ .name = "S2MM_CH13PKTCOUNT_STAT", .addr = A_S2MM_CH13PKTCOUNT_STAT },
	{ .name = "S2MM_CH14CR", .addr = A_S2MM_CH14CR },
	{ .name = "S2MM_CH14SR", .addr = A_S2MM_CH14SR },
	{ .name = "S2MM_CH14CURDESC_LSB", .addr = A_S2MM_CH14CURDESC_LSB },
	{ .name = "S2MM_CH14CURDESC_MSB", .addr = A_S2MM_CH14CURDESC_MSB },
	{ .name = "S2MM_CH14TAILDESC_LSB", .addr = A_S2MM_CH14TAILDESC_LSB },
	{ .name = "S2MM_CH14TAILDESC_MSB", .addr = A_S2MM_CH14TAILDESC_MSB },
	{ .name = "S2MM_CH14PKTDROP_STAT", .addr = A_S2MM_CH14PKTDROP_STAT },
	{ .name = "S2MM_CH14PKTCOUNT_STAT", .addr = A_S2MM_CH14PKTCOUNT_STAT },
	{ .name = "S2MM_CH15CR", .addr = A_S2MM_CH15CR },
	{ .name = "S2MM_CH15SR", .addr = A_S2MM_CH15SR },
	{ .name = "S2MM_CH15CURDESC_LSB", .addr = A_S2MM_CH15CURDESC_LSB },
	{ .name = "S2MM_CH15CURDESC_MSB", .addr = A_S2MM_CH15CURDESC_MSB },
	{ .name = "S2MM_CH15TAILDESC_LSB", .addr = A_S2MM_CH15TAILDESC_LSB },
	{ .name = "S2MM_CH15TAILDESC_MSB", .addr = A_S2MM_CH15TAILDESC_MSB },
	{ .name = "S2MM_CH15PKTDROP_STAT", .addr = A_S2MM_CH15PKTDROP_STAT },
	{ .name = "S2MM_CH15PKTCOUNT_STAT", .addr = A_S2MM_CH15PKTCOUNT_STAT },
	{ .name = "S2MM_CH16CR", .addr = A_S2MM_CH16CR },
	{ .name = "S2MM_CH16SR", .addr = A_S2MM_CH16SR },
	{ .name = "S2MM_CH16CURDESC_LSB", .addr = A_S2MM_CH16CURDESC_LSB },
	{ .name = "S2MM_CH16CURDESC_MSB", .addr = A_S2MM_CH16CURDESC_MSB },
	{ .name = "S2MM_CH16TAILDESC_LSB", .addr = A_S2MM_CH16TAILDESC_LSB },
	{ .name = "S2MM_CH16TAILDESC_MSB", .addr = A_S2MM_CH16TAILDESC_MSB },
	{ .name = "S2MM_CH16PKTDROP_STAT", .addr = A_S2MM_CH16PKTDROP_STAT },
	{ .name = "S2MM_CH16PKTCOUNT_STAT", .addr = A_S2MM_CH16PKTCOUNT_STAT },
	{ .name = "S2MM_Channel_Observer_1", .addr = A_S2MM_Channel_Observer_1 },
	{ .name = "S2MM_Channel_Observer_2", .addr = A_S2MM_Channel_Observer_2 },
	{ .name = "S2MM_Channel_Observer_3", .addr = A_S2MM_Channel_Observer_3 },
	{ .name = "S2MM_Channel_Observer_4", .addr = A_S2MM_Channel_Observer_4 },
	{ .name = "S2MM_Channel_Observer_5", .addr = A_S2MM_Channel_Observer_5 },
	{ .name = "S2MM_Channel_Observer_6", .addr = A_S2MM_Channel_Observer_6 },
	{ .name = "SG_CACHE_USER", .addr = A_SG_CACHE_USER },
	{}
};
