
<lsccip:busInterfaces xmlns:lsccip="http://www.latticesemi.com/XMLSchema/Radiant/ip">
    <lsccip:busInterface>
        <lsccip:name>APB_S0</lsccip:name>
        <lsccip:displayName>APB_S0</lsccip:displayName>
        <lsccip:description></lsccip:description>
        <lsccip:busType vendor="amba.com" library="AMBA3" name="APB" version="r1p0"/>
        <lsccip:abstractionTypes>
            <lsccip:abstractionType>
                <lsccip:abstractionRef vendor="amba.com" library="AMBA3" name="APB_rtl" version="r1p0"/>
                <lsccip:portMaps>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PADDR</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PADDR</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PENABLE</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PENABLE</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PRDATA</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PRDATA</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PREADY</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PREADY</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PSELx</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PSEL</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PSLVERR</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PSLVERR</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PWDATA</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PWDATA</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                    <lsccip:portMap>
                        <lsccip:logicalPort>
                            <lsccip:name>PWRITE</lsccip:name>
                        </lsccip:logicalPort>
                        <lsccip:physicalPort>
                            <lsccip:name>PWRITE</lsccip:name>
                        </lsccip:physicalPort>
                    </lsccip:portMap>
                </lsccip:portMaps>
            </lsccip:abstractionType>
        </lsccip:abstractionTypes>
        <lsccip:slave>
            <lsccip:memoryMapRef memoryMapRef="NewMemmap1"/>
        </lsccip:slave>
    </lsccip:busInterface>
</lsccip:busInterfaces>