// Seed: 1810310797
module module_0 (
    input  tri   id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wor   id_3
);
  assign module_1.type_1 = 0;
  assign id_1 = !id_2 == id_3;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1,
    id_3
);
  id_4 :
  assert property (@(posedge {-1{id_4}} or id_3) id_0) id_1 <= -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    input  tri   id_0,
    input  wand  id_1,
    output wor   id_2,
    output uwire id_3,
    input  wor   id_4,
    output uwire id_5,
    input  wire  id_6,
    output wand  id_7,
    output wire  id_8,
    input  tri0  id_9,
    input  wand  id_10,
    output wand  id_11,
    input  tri   id_12,
    output wand  id_13,
    output wand  id_14,
    output wire  id_15
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_10,
      id_10
  );
endmodule
