/**
 * \file IfxCss_bf.h
 * \brief
 * \copyright Copyright (c) 2021 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CSS/V0.1.2.1.13
 * Specification: latest @ 2021-07-15 instance sheet @ MC_A3G_TC49x : V9.1.6.1.0 
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Css_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Css_Registers
 * 
 */
#ifndef IFXCSS_BF_H
#define IFXCSS_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Css_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CSS_ID_Bits.MOD_REV */
#define IFX_CSS_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CSS_ID_Bits.MOD_REV */
#define IFX_CSS_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CSS_ID_Bits.MOD_REV */
#define IFX_CSS_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CSS_ID_Bits.MOD_TYPE */
#define IFX_CSS_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_CSS_ID_Bits.MOD_TYPE */
#define IFX_CSS_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_CSS_ID_Bits.MOD_TYPE */
#define IFX_CSS_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_CSS_ID_Bits.MOD_NUM */
#define IFX_CSS_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CSS_ID_Bits.MOD_NUM */
#define IFX_CSS_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CSS_ID_Bits.MOD_NUM */
#define IFX_CSS_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.CHAVAIL */
#define IFX_CSS_FEATSTAT_CHAVAIL_LEN (5u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.CHAVAIL */
#define IFX_CSS_FEATSTAT_CHAVAIL_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.CHAVAIL */
#define IFX_CSS_FEATSTAT_CHAVAIL_OFF (0u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.KEYIVSIZE */
#define IFX_CSS_FEATSTAT_KEYIVSIZE_LEN (5u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.KEYIVSIZE */
#define IFX_CSS_FEATSTAT_KEYIVSIZE_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.KEYIVSIZE */
#define IFX_CSS_FEATSTAT_KEYIVSIZE_OFF (8u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.PRIVSIZE */
#define IFX_CSS_FEATSTAT_PRIVSIZE_LEN (3u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.PRIVSIZE */
#define IFX_CSS_FEATSTAT_PRIVSIZE_MSK (0x7u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.PRIVSIZE */
#define IFX_CSS_FEATSTAT_PRIVSIZE_OFF (15u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.AES */
#define IFX_CSS_FEATSTAT_AES_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.AES */
#define IFX_CSS_FEATSTAT_AES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.AES */
#define IFX_CSS_FEATSTAT_AES_OFF (22u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.MD5 */
#define IFX_CSS_FEATSTAT_MD5_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.MD5 */
#define IFX_CSS_FEATSTAT_MD5_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.MD5 */
#define IFX_CSS_FEATSTAT_MD5_OFF (23u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.SHA1 */
#define IFX_CSS_FEATSTAT_SHA1_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.SHA1 */
#define IFX_CSS_FEATSTAT_SHA1_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.SHA1 */
#define IFX_CSS_FEATSTAT_SHA1_OFF (24u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.SHA2 */
#define IFX_CSS_FEATSTAT_SHA2_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.SHA2 */
#define IFX_CSS_FEATSTAT_SHA2_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.SHA2 */
#define IFX_CSS_FEATSTAT_SHA2_OFF (25u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.SHA3 */
#define IFX_CSS_FEATSTAT_SHA3_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.SHA3 */
#define IFX_CSS_FEATSTAT_SHA3_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.SHA3 */
#define IFX_CSS_FEATSTAT_SHA3_OFF (26u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.CHAPOLY */
#define IFX_CSS_FEATSTAT_CHAPOLY_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.CHAPOLY */
#define IFX_CSS_FEATSTAT_CHAPOLY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.CHAPOLY */
#define IFX_CSS_FEATSTAT_CHAPOLY_OFF (27u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.SM3 */
#define IFX_CSS_FEATSTAT_SM3_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.SM3 */
#define IFX_CSS_FEATSTAT_SM3_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.SM3 */
#define IFX_CSS_FEATSTAT_SM3_OFF (28u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.SM4 */
#define IFX_CSS_FEATSTAT_SM4_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.SM4 */
#define IFX_CSS_FEATSTAT_SM4_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.SM4 */
#define IFX_CSS_FEATSTAT_SM4_OFF (29u)

/** \brief Length for Ifx_CSS_FEATSTAT_Bits.SIPHASH */
#define IFX_CSS_FEATSTAT_SIPHASH_LEN (1u)

/** \brief Mask for Ifx_CSS_FEATSTAT_Bits.SIPHASH */
#define IFX_CSS_FEATSTAT_SIPHASH_MSK (0x1u)

/** \brief Offset for Ifx_CSS_FEATSTAT_Bits.SIPHASH */
#define IFX_CSS_FEATSTAT_SIPHASH_OFF (30u)

/** \brief Length for Ifx_CSS_PROT_Bits.STATE */
#define IFX_CSS_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CSS_PROT_Bits.STATE */
#define IFX_CSS_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CSS_PROT_Bits.STATE */
#define IFX_CSS_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CSS_PROT_Bits.SWEN */
#define IFX_CSS_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CSS_PROT_Bits.SWEN */
#define IFX_CSS_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PROT_Bits.SWEN */
#define IFX_CSS_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CSS_PROT_Bits.VM */
#define IFX_CSS_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CSS_PROT_Bits.VM */
#define IFX_CSS_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CSS_PROT_Bits.VM */
#define IFX_CSS_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CSS_PROT_Bits.VMEN */
#define IFX_CSS_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CSS_PROT_Bits.VMEN */
#define IFX_CSS_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PROT_Bits.VMEN */
#define IFX_CSS_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CSS_PROT_Bits.PRS */
#define IFX_CSS_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CSS_PROT_Bits.PRS */
#define IFX_CSS_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CSS_PROT_Bits.PRS */
#define IFX_CSS_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CSS_PROT_Bits.PRSEN */
#define IFX_CSS_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CSS_PROT_Bits.PRSEN */
#define IFX_CSS_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PROT_Bits.PRSEN */
#define IFX_CSS_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CSS_PROT_Bits.TAGID */
#define IFX_CSS_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CSS_PROT_Bits.TAGID */
#define IFX_CSS_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CSS_PROT_Bits.TAGID */
#define IFX_CSS_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CSS_PROT_Bits.ODEF */
#define IFX_CSS_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CSS_PROT_Bits.ODEF */
#define IFX_CSS_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PROT_Bits.ODEF */
#define IFX_CSS_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CSS_PROT_Bits.OWEN */
#define IFX_CSS_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CSS_PROT_Bits.OWEN */
#define IFX_CSS_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PROT_Bits.OWEN */
#define IFX_CSS_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN12 */
#define IFX_CSS_ACCEN_WRA_CS_EN12_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN12 */
#define IFX_CSS_ACCEN_WRA_CS_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN12 */
#define IFX_CSS_ACCEN_WRA_CS_EN12_OFF (12u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN13 */
#define IFX_CSS_ACCEN_WRA_CS_EN13_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN13 */
#define IFX_CSS_ACCEN_WRA_CS_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN13 */
#define IFX_CSS_ACCEN_WRA_CS_EN13_OFF (13u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN16 */
#define IFX_CSS_ACCEN_WRA_CS_EN16_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN16 */
#define IFX_CSS_ACCEN_WRA_CS_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN16 */
#define IFX_CSS_ACCEN_WRA_CS_EN16_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN17 */
#define IFX_CSS_ACCEN_WRA_CS_EN17_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN17 */
#define IFX_CSS_ACCEN_WRA_CS_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN17 */
#define IFX_CSS_ACCEN_WRA_CS_EN17_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN18 */
#define IFX_CSS_ACCEN_WRA_CS_EN18_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN18 */
#define IFX_CSS_ACCEN_WRA_CS_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN18 */
#define IFX_CSS_ACCEN_WRA_CS_EN18_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN19 */
#define IFX_CSS_ACCEN_WRA_CS_EN19_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN19 */
#define IFX_CSS_ACCEN_WRA_CS_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN19 */
#define IFX_CSS_ACCEN_WRA_CS_EN19_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN20 */
#define IFX_CSS_ACCEN_WRA_CS_EN20_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN20 */
#define IFX_CSS_ACCEN_WRA_CS_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN20 */
#define IFX_CSS_ACCEN_WRA_CS_EN20_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN21 */
#define IFX_CSS_ACCEN_WRA_CS_EN21_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN21 */
#define IFX_CSS_ACCEN_WRA_CS_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN21 */
#define IFX_CSS_ACCEN_WRA_CS_EN21_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN22 */
#define IFX_CSS_ACCEN_WRA_CS_EN22_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN22 */
#define IFX_CSS_ACCEN_WRA_CS_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN22 */
#define IFX_CSS_ACCEN_WRA_CS_EN22_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN23 */
#define IFX_CSS_ACCEN_WRA_CS_EN23_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN23 */
#define IFX_CSS_ACCEN_WRA_CS_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN23 */
#define IFX_CSS_ACCEN_WRA_CS_EN23_OFF (23u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_CS_Bits.EN28 */
#define IFX_CSS_ACCEN_WRA_CS_EN28_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_CS_Bits.EN28 */
#define IFX_CSS_ACCEN_WRA_CS_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_CS_Bits.EN28 */
#define IFX_CSS_ACCEN_WRA_CS_EN28_OFF (28u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN32 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN32_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN32 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN32 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN32_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN33 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN33_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN33 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN33 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN33_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN34 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN34_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN34 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN34 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN34_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN35 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN35_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN35 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN35 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN35_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN36 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN36_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN36 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN36 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN36_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN37 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN37_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN37 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN37 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN37_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN38 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN38_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN38 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN38 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN38_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN39 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN39_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN39 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_CS_Bits.EN39 */
#define IFX_CSS_ACCEN_WRB_SRI_CS_EN39_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_CS_Bits.EN12 */
#define IFX_CSS_ACCEN_RDA_CS_EN12_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_CS_Bits.EN12 */
#define IFX_CSS_ACCEN_RDA_CS_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_CS_Bits.EN12 */
#define IFX_CSS_ACCEN_RDA_CS_EN12_OFF (12u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_CS_Bits.EN13 */
#define IFX_CSS_ACCEN_RDA_CS_EN13_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_CS_Bits.EN13 */
#define IFX_CSS_ACCEN_RDA_CS_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_CS_Bits.EN13 */
#define IFX_CSS_ACCEN_RDA_CS_EN13_OFF (13u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_CS_Bits.EN28 */
#define IFX_CSS_ACCEN_RDA_CS_EN28_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_CS_Bits.EN28 */
#define IFX_CSS_ACCEN_RDA_CS_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_CS_Bits.EN28 */
#define IFX_CSS_ACCEN_RDA_CS_EN28_OFF (28u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD00 */
#define IFX_CSS_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD00 */
#define IFX_CSS_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD00 */
#define IFX_CSS_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD01 */
#define IFX_CSS_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD01 */
#define IFX_CSS_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD01 */
#define IFX_CSS_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD02 */
#define IFX_CSS_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD02 */
#define IFX_CSS_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD02 */
#define IFX_CSS_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD03 */
#define IFX_CSS_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD03 */
#define IFX_CSS_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD03 */
#define IFX_CSS_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD04 */
#define IFX_CSS_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD04 */
#define IFX_CSS_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD04 */
#define IFX_CSS_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD05 */
#define IFX_CSS_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD05 */
#define IFX_CSS_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD05 */
#define IFX_CSS_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD06 */
#define IFX_CSS_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD06 */
#define IFX_CSS_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD06 */
#define IFX_CSS_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.RD07 */
#define IFX_CSS_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.RD07 */
#define IFX_CSS_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.RD07 */
#define IFX_CSS_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR00 */
#define IFX_CSS_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR00 */
#define IFX_CSS_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR00 */
#define IFX_CSS_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR01 */
#define IFX_CSS_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR01 */
#define IFX_CSS_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR01 */
#define IFX_CSS_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR02 */
#define IFX_CSS_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR02 */
#define IFX_CSS_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR02 */
#define IFX_CSS_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR03 */
#define IFX_CSS_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR03 */
#define IFX_CSS_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR03 */
#define IFX_CSS_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR04 */
#define IFX_CSS_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR04 */
#define IFX_CSS_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR04 */
#define IFX_CSS_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR05 */
#define IFX_CSS_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR05 */
#define IFX_CSS_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR05 */
#define IFX_CSS_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR06 */
#define IFX_CSS_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR06 */
#define IFX_CSS_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR06 */
#define IFX_CSS_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_VM_Bits.WR07 */
#define IFX_CSS_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_VM_Bits.WR07 */
#define IFX_CSS_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_VM_Bits.WR07 */
#define IFX_CSS_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD00 */
#define IFX_CSS_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD00 */
#define IFX_CSS_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD00 */
#define IFX_CSS_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD01 */
#define IFX_CSS_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD01 */
#define IFX_CSS_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD01 */
#define IFX_CSS_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD02 */
#define IFX_CSS_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD02 */
#define IFX_CSS_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD02 */
#define IFX_CSS_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD03 */
#define IFX_CSS_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD03 */
#define IFX_CSS_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD03 */
#define IFX_CSS_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD04 */
#define IFX_CSS_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD04 */
#define IFX_CSS_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD04 */
#define IFX_CSS_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD05 */
#define IFX_CSS_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD05 */
#define IFX_CSS_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD05 */
#define IFX_CSS_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD06 */
#define IFX_CSS_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD06 */
#define IFX_CSS_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD06 */
#define IFX_CSS_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.RD07 */
#define IFX_CSS_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.RD07 */
#define IFX_CSS_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.RD07 */
#define IFX_CSS_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR00 */
#define IFX_CSS_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR00 */
#define IFX_CSS_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR00 */
#define IFX_CSS_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR01 */
#define IFX_CSS_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR01 */
#define IFX_CSS_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR01 */
#define IFX_CSS_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR02 */
#define IFX_CSS_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR02 */
#define IFX_CSS_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR02 */
#define IFX_CSS_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR03 */
#define IFX_CSS_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR03 */
#define IFX_CSS_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR03 */
#define IFX_CSS_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR04 */
#define IFX_CSS_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR04 */
#define IFX_CSS_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR04 */
#define IFX_CSS_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR05 */
#define IFX_CSS_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR05 */
#define IFX_CSS_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR05 */
#define IFX_CSS_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR06 */
#define IFX_CSS_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR06 */
#define IFX_CSS_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR06 */
#define IFX_CSS_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_PRS_Bits.WR07 */
#define IFX_CSS_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_PRS_Bits.WR07 */
#define IFX_CSS_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_PRS_Bits.WR07 */
#define IFX_CSS_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.ILLEN */
#define IFX_CSS_KEY_WRSTAT_ILLEN_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.ILLEN */
#define IFX_CSS_KEY_WRSTAT_ILLEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.ILLEN */
#define IFX_CSS_KEY_WRSTAT_ILLEN_OFF (0u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.NOKEY */
#define IFX_CSS_KEY_WRSTAT_NOKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.NOKEY */
#define IFX_CSS_KEY_WRSTAT_NOKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.NOKEY */
#define IFX_CSS_KEY_WRSTAT_NOKEY_OFF (1u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.ILLOC */
#define IFX_CSS_KEY_WRSTAT_ILLOC_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.ILLOC */
#define IFX_CSS_KEY_WRSTAT_ILLOC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.ILLOC */
#define IFX_CSS_KEY_WRSTAT_ILLOC_OFF (2u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.WRP */
#define IFX_CSS_KEY_WRSTAT_WRP_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.WRP */
#define IFX_CSS_KEY_WRSTAT_WRP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.WRP */
#define IFX_CSS_KEY_WRSTAT_WRP_OFF (3u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.ILXOR */
#define IFX_CSS_KEY_WRSTAT_ILXOR_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.ILXOR */
#define IFX_CSS_KEY_WRSTAT_ILXOR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.ILXOR */
#define IFX_CSS_KEY_WRSTAT_ILXOR_OFF (4u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.ILADDR */
#define IFX_CSS_KEY_WRSTAT_ILADDR_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.ILADDR */
#define IFX_CSS_KEY_WRSTAT_ILADDR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.ILADDR */
#define IFX_CSS_KEY_WRSTAT_ILADDR_OFF (5u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.NOUPD */
#define IFX_CSS_KEY_WRSTAT_NOUPD_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.NOUPD */
#define IFX_CSS_KEY_WRSTAT_NOUPD_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.NOUPD */
#define IFX_CSS_KEY_WRSTAT_NOUPD_OFF (7u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.OCC */
#define IFX_CSS_KEY_WRSTAT_OCC_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.OCC */
#define IFX_CSS_KEY_WRSTAT_OCC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.OCC */
#define IFX_CSS_KEY_WRSTAT_OCC_OFF (8u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.NOCMD */
#define IFX_CSS_KEY_WRSTAT_NOCMD_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.NOCMD */
#define IFX_CSS_KEY_WRSTAT_NOCMD_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.NOCMD */
#define IFX_CSS_KEY_WRSTAT_NOCMD_OFF (9u)

/** \brief Length for Ifx_CSS_KEY_WRSTAT_Bits.BUSY */
#define IFX_CSS_KEY_WRSTAT_BUSY_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRSTAT_Bits.BUSY */
#define IFX_CSS_KEY_WRSTAT_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRSTAT_Bits.BUSY */
#define IFX_CSS_KEY_WRSTAT_BUSY_OFF (31u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.ADDR */
#define IFX_CSS_KEY_WRCMD_ADDR_LEN (9u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.ADDR */
#define IFX_CSS_KEY_WRCMD_ADDR_MSK (0x1ffu)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.ADDR */
#define IFX_CSS_KEY_WRCMD_ADDR_OFF (0u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.SECBTRES */
#define IFX_CSS_KEY_WRCMD_SECBTRES_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.SECBTRES */
#define IFX_CSS_KEY_WRCMD_SECBTRES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.SECBTRES */
#define IFX_CSS_KEY_WRCMD_SECBTRES_OFF (12u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.MACSIZE */
#define IFX_CSS_KEY_WRCMD_MACSIZE_LEN (6u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.MACSIZE */
#define IFX_CSS_KEY_WRCMD_MACSIZE_MSK (0x3fu)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.MACSIZE */
#define IFX_CSS_KEY_WRCMD_MACSIZE_OFF (13u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.VER */
#define IFX_CSS_KEY_WRCMD_VER_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.VER */
#define IFX_CSS_KEY_WRCMD_VER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.VER */
#define IFX_CSS_KEY_WRCMD_VER_OFF (19u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.GEN */
#define IFX_CSS_KEY_WRCMD_GEN_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.GEN */
#define IFX_CSS_KEY_WRCMD_GEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.GEN */
#define IFX_CSS_KEY_WRCMD_GEN_OFF (20u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.CIPH */
#define IFX_CSS_KEY_WRCMD_CIPH_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.CIPH */
#define IFX_CSS_KEY_WRCMD_CIPH_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.CIPH */
#define IFX_CSS_KEY_WRCMD_CIPH_OFF (21u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.DBG */
#define IFX_CSS_KEY_WRCMD_DBG_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.DBG */
#define IFX_CSS_KEY_WRCMD_DBG_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.DBG */
#define IFX_CSS_KEY_WRCMD_DBG_OFF (22u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.WRP */
#define IFX_CSS_KEY_WRCMD_WRP_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.WRP */
#define IFX_CSS_KEY_WRCMD_WRP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.WRP */
#define IFX_CSS_KEY_WRCMD_WRP_OFF (23u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.KEYSIZE */
#define IFX_CSS_KEY_WRCMD_KEYSIZE_LEN (2u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.KEYSIZE */
#define IFX_CSS_KEY_WRCMD_KEYSIZE_MSK (0x3u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.KEYSIZE */
#define IFX_CSS_KEY_WRCMD_KEYSIZE_OFF (26u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.FROMOUT */
#define IFX_CSS_KEY_WRCMD_FROMOUT_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.FROMOUT */
#define IFX_CSS_KEY_WRCMD_FROMOUT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.FROMOUT */
#define IFX_CSS_KEY_WRCMD_FROMOUT_OFF (28u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.XORKEY */
#define IFX_CSS_KEY_WRCMD_XORKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.XORKEY */
#define IFX_CSS_KEY_WRCMD_XORKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.XORKEY */
#define IFX_CSS_KEY_WRCMD_XORKEY_OFF (29u)

/** \brief Length for Ifx_CSS_KEY_WRCMD_Bits.WR */
#define IFX_CSS_KEY_WRCMD_WR_LEN (1u)

/** \brief Mask for Ifx_CSS_KEY_WRCMD_Bits.WR */
#define IFX_CSS_KEY_WRCMD_WR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_KEY_WRCMD_Bits.WR */
#define IFX_CSS_KEY_WRCMD_WR_OFF (31u)

/** \brief Length for Ifx_CSS_KEY_VALUE_Bits.KEY */
#define IFX_CSS_KEY_VALUE_KEY_LEN (32u)

/** \brief Mask for Ifx_CSS_KEY_VALUE_Bits.KEY */
#define IFX_CSS_KEY_VALUE_KEY_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_KEY_VALUE_Bits.KEY */
#define IFX_CSS_KEY_VALUE_KEY_OFF (0u)

/** \brief Length for Ifx_CSS_SECCFG_Bits.EXTSECLCK */
#define IFX_CSS_SECCFG_EXTSECLCK_LEN (1u)

/** \brief Mask for Ifx_CSS_SECCFG_Bits.EXTSECLCK */
#define IFX_CSS_SECCFG_EXTSECLCK_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SECCFG_Bits.EXTSECLCK */
#define IFX_CSS_SECCFG_EXTSECLCK_OFF (0u)

/** \brief Length for Ifx_CSS_SECCFG_Bits.SECLCK */
#define IFX_CSS_SECCFG_SECLCK_LEN (2u)

/** \brief Mask for Ifx_CSS_SECCFG_Bits.SECLCK */
#define IFX_CSS_SECCFG_SECLCK_MSK (0x3u)

/** \brief Offset for Ifx_CSS_SECCFG_Bits.SECLCK */
#define IFX_CSS_SECCFG_SECLCK_OFF (1u)

/** \brief Length for Ifx_CSS_SECCFG_Bits.SECBTFL */
#define IFX_CSS_SECCFG_SECBTFL_LEN (1u)

/** \brief Mask for Ifx_CSS_SECCFG_Bits.SECBTFL */
#define IFX_CSS_SECCFG_SECBTFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SECCFG_Bits.SECBTFL */
#define IFX_CSS_SECCFG_SECBTFL_OFF (3u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH0 */
#define IFX_CSS_PRIOCFG_HPCH0_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH0 */
#define IFX_CSS_PRIOCFG_HPCH0_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH0 */
#define IFX_CSS_PRIOCFG_HPCH0_OFF (0u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH1 */
#define IFX_CSS_PRIOCFG_HPCH1_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH1 */
#define IFX_CSS_PRIOCFG_HPCH1_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH1 */
#define IFX_CSS_PRIOCFG_HPCH1_OFF (1u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH2 */
#define IFX_CSS_PRIOCFG_HPCH2_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH2 */
#define IFX_CSS_PRIOCFG_HPCH2_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH2 */
#define IFX_CSS_PRIOCFG_HPCH2_OFF (2u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH3 */
#define IFX_CSS_PRIOCFG_HPCH3_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH3 */
#define IFX_CSS_PRIOCFG_HPCH3_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH3 */
#define IFX_CSS_PRIOCFG_HPCH3_OFF (3u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH4 */
#define IFX_CSS_PRIOCFG_HPCH4_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH4 */
#define IFX_CSS_PRIOCFG_HPCH4_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH4 */
#define IFX_CSS_PRIOCFG_HPCH4_OFF (4u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH5 */
#define IFX_CSS_PRIOCFG_HPCH5_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH5 */
#define IFX_CSS_PRIOCFG_HPCH5_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH5 */
#define IFX_CSS_PRIOCFG_HPCH5_OFF (5u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH6 */
#define IFX_CSS_PRIOCFG_HPCH6_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH6 */
#define IFX_CSS_PRIOCFG_HPCH6_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH6 */
#define IFX_CSS_PRIOCFG_HPCH6_OFF (6u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH7 */
#define IFX_CSS_PRIOCFG_HPCH7_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH7 */
#define IFX_CSS_PRIOCFG_HPCH7_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH7 */
#define IFX_CSS_PRIOCFG_HPCH7_OFF (7u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH8 */
#define IFX_CSS_PRIOCFG_HPCH8_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH8 */
#define IFX_CSS_PRIOCFG_HPCH8_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH8 */
#define IFX_CSS_PRIOCFG_HPCH8_OFF (8u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH9 */
#define IFX_CSS_PRIOCFG_HPCH9_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH9 */
#define IFX_CSS_PRIOCFG_HPCH9_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH9 */
#define IFX_CSS_PRIOCFG_HPCH9_OFF (9u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH10 */
#define IFX_CSS_PRIOCFG_HPCH10_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH10 */
#define IFX_CSS_PRIOCFG_HPCH10_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH10 */
#define IFX_CSS_PRIOCFG_HPCH10_OFF (10u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH11 */
#define IFX_CSS_PRIOCFG_HPCH11_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH11 */
#define IFX_CSS_PRIOCFG_HPCH11_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH11 */
#define IFX_CSS_PRIOCFG_HPCH11_OFF (11u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH12 */
#define IFX_CSS_PRIOCFG_HPCH12_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH12 */
#define IFX_CSS_PRIOCFG_HPCH12_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH12 */
#define IFX_CSS_PRIOCFG_HPCH12_OFF (12u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH13 */
#define IFX_CSS_PRIOCFG_HPCH13_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH13 */
#define IFX_CSS_PRIOCFG_HPCH13_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH13 */
#define IFX_CSS_PRIOCFG_HPCH13_OFF (13u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH14 */
#define IFX_CSS_PRIOCFG_HPCH14_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH14 */
#define IFX_CSS_PRIOCFG_HPCH14_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH14 */
#define IFX_CSS_PRIOCFG_HPCH14_OFF (14u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH15 */
#define IFX_CSS_PRIOCFG_HPCH15_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH15 */
#define IFX_CSS_PRIOCFG_HPCH15_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH15 */
#define IFX_CSS_PRIOCFG_HPCH15_OFF (15u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH16 */
#define IFX_CSS_PRIOCFG_HPCH16_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH16 */
#define IFX_CSS_PRIOCFG_HPCH16_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH16 */
#define IFX_CSS_PRIOCFG_HPCH16_OFF (16u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH17 */
#define IFX_CSS_PRIOCFG_HPCH17_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH17 */
#define IFX_CSS_PRIOCFG_HPCH17_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH17 */
#define IFX_CSS_PRIOCFG_HPCH17_OFF (17u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH18 */
#define IFX_CSS_PRIOCFG_HPCH18_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH18 */
#define IFX_CSS_PRIOCFG_HPCH18_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH18 */
#define IFX_CSS_PRIOCFG_HPCH18_OFF (18u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH19 */
#define IFX_CSS_PRIOCFG_HPCH19_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH19 */
#define IFX_CSS_PRIOCFG_HPCH19_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH19 */
#define IFX_CSS_PRIOCFG_HPCH19_OFF (19u)

/** \brief Length for Ifx_CSS_PRIOCFG_Bits.HPCH20 */
#define IFX_CSS_PRIOCFG_HPCH20_LEN (1u)

/** \brief Mask for Ifx_CSS_PRIOCFG_Bits.HPCH20 */
#define IFX_CSS_PRIOCFG_HPCH20_MSK (0x1u)

/** \brief Offset for Ifx_CSS_PRIOCFG_Bits.HPCH20 */
#define IFX_CSS_PRIOCFG_HPCH20_OFF (20u)

/** \brief Length for Ifx_CSS_DBGCFG_Bits.TRACEEN */
#define IFX_CSS_DBGCFG_TRACEEN_LEN (1u)

/** \brief Mask for Ifx_CSS_DBGCFG_Bits.TRACEEN */
#define IFX_CSS_DBGCFG_TRACEEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_DBGCFG_Bits.TRACEEN */
#define IFX_CSS_DBGCFG_TRACEEN_OFF (0u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH0 */
#define IFX_CSS_AUTHFAIL_CH0_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH0 */
#define IFX_CSS_AUTHFAIL_CH0_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH0 */
#define IFX_CSS_AUTHFAIL_CH0_OFF (0u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH1 */
#define IFX_CSS_AUTHFAIL_CH1_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH1 */
#define IFX_CSS_AUTHFAIL_CH1_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH1 */
#define IFX_CSS_AUTHFAIL_CH1_OFF (1u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH2 */
#define IFX_CSS_AUTHFAIL_CH2_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH2 */
#define IFX_CSS_AUTHFAIL_CH2_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH2 */
#define IFX_CSS_AUTHFAIL_CH2_OFF (2u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH3 */
#define IFX_CSS_AUTHFAIL_CH3_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH3 */
#define IFX_CSS_AUTHFAIL_CH3_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH3 */
#define IFX_CSS_AUTHFAIL_CH3_OFF (3u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH4 */
#define IFX_CSS_AUTHFAIL_CH4_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH4 */
#define IFX_CSS_AUTHFAIL_CH4_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH4 */
#define IFX_CSS_AUTHFAIL_CH4_OFF (4u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH5 */
#define IFX_CSS_AUTHFAIL_CH5_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH5 */
#define IFX_CSS_AUTHFAIL_CH5_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH5 */
#define IFX_CSS_AUTHFAIL_CH5_OFF (5u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH6 */
#define IFX_CSS_AUTHFAIL_CH6_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH6 */
#define IFX_CSS_AUTHFAIL_CH6_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH6 */
#define IFX_CSS_AUTHFAIL_CH6_OFF (6u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH7 */
#define IFX_CSS_AUTHFAIL_CH7_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH7 */
#define IFX_CSS_AUTHFAIL_CH7_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH7 */
#define IFX_CSS_AUTHFAIL_CH7_OFF (7u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH8 */
#define IFX_CSS_AUTHFAIL_CH8_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH8 */
#define IFX_CSS_AUTHFAIL_CH8_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH8 */
#define IFX_CSS_AUTHFAIL_CH8_OFF (8u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH9 */
#define IFX_CSS_AUTHFAIL_CH9_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH9 */
#define IFX_CSS_AUTHFAIL_CH9_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH9 */
#define IFX_CSS_AUTHFAIL_CH9_OFF (9u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH10 */
#define IFX_CSS_AUTHFAIL_CH10_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH10 */
#define IFX_CSS_AUTHFAIL_CH10_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH10 */
#define IFX_CSS_AUTHFAIL_CH10_OFF (10u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH11 */
#define IFX_CSS_AUTHFAIL_CH11_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH11 */
#define IFX_CSS_AUTHFAIL_CH11_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH11 */
#define IFX_CSS_AUTHFAIL_CH11_OFF (11u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH12 */
#define IFX_CSS_AUTHFAIL_CH12_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH12 */
#define IFX_CSS_AUTHFAIL_CH12_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH12 */
#define IFX_CSS_AUTHFAIL_CH12_OFF (12u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH13 */
#define IFX_CSS_AUTHFAIL_CH13_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH13 */
#define IFX_CSS_AUTHFAIL_CH13_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH13 */
#define IFX_CSS_AUTHFAIL_CH13_OFF (13u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH14 */
#define IFX_CSS_AUTHFAIL_CH14_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH14 */
#define IFX_CSS_AUTHFAIL_CH14_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH14 */
#define IFX_CSS_AUTHFAIL_CH14_OFF (14u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH15 */
#define IFX_CSS_AUTHFAIL_CH15_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH15 */
#define IFX_CSS_AUTHFAIL_CH15_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH15 */
#define IFX_CSS_AUTHFAIL_CH15_OFF (15u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH16 */
#define IFX_CSS_AUTHFAIL_CH16_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH16 */
#define IFX_CSS_AUTHFAIL_CH16_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH16 */
#define IFX_CSS_AUTHFAIL_CH16_OFF (16u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH17 */
#define IFX_CSS_AUTHFAIL_CH17_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH17 */
#define IFX_CSS_AUTHFAIL_CH17_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH17 */
#define IFX_CSS_AUTHFAIL_CH17_OFF (17u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH18 */
#define IFX_CSS_AUTHFAIL_CH18_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH18 */
#define IFX_CSS_AUTHFAIL_CH18_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH18 */
#define IFX_CSS_AUTHFAIL_CH18_OFF (18u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH19 */
#define IFX_CSS_AUTHFAIL_CH19_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH19 */
#define IFX_CSS_AUTHFAIL_CH19_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH19 */
#define IFX_CSS_AUTHFAIL_CH19_OFF (19u)

/** \brief Length for Ifx_CSS_AUTHFAIL_Bits.CH20 */
#define IFX_CSS_AUTHFAIL_CH20_LEN (1u)

/** \brief Mask for Ifx_CSS_AUTHFAIL_Bits.CH20 */
#define IFX_CSS_AUTHFAIL_CH20_MSK (0x1u)

/** \brief Offset for Ifx_CSS_AUTHFAIL_Bits.CH20 */
#define IFX_CSS_AUTHFAIL_CH20_OFF (20u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.MACBYTES */
#define IFX_CSS_SWMAC_STAT_MACBYTES_LEN (7u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.MACBYTES */
#define IFX_CSS_SWMAC_STAT_MACBYTES_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.MACBYTES */
#define IFX_CSS_SWMAC_STAT_MACBYTES_OFF (0u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.OPVAL */
#define IFX_CSS_SWMAC_STAT_OPVAL_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.OPVAL */
#define IFX_CSS_SWMAC_STAT_OPVAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.OPVAL */
#define IFX_CSS_SWMAC_STAT_OPVAL_OFF (8u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.SWVAL */
#define IFX_CSS_SWMAC_STAT_SWVAL_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.SWVAL */
#define IFX_CSS_SWMAC_STAT_SWVAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.SWVAL */
#define IFX_CSS_SWMAC_STAT_SWVAL_OFF (9u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.CHVAL */
#define IFX_CSS_SWMAC_STAT_CHVAL_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.CHVAL */
#define IFX_CSS_SWMAC_STAT_CHVAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.CHVAL */
#define IFX_CSS_SWMAC_STAT_CHVAL_OFF (10u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.CMPPEND */
#define IFX_CSS_SWMAC_STAT_CMPPEND_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.CMPPEND */
#define IFX_CSS_SWMAC_STAT_CMPPEND_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.CMPPEND */
#define IFX_CSS_SWMAC_STAT_CMPPEND_OFF (11u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.IGNACC */
#define IFX_CSS_SWMAC_STAT_IGNACC_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.IGNACC */
#define IFX_CSS_SWMAC_STAT_IGNACC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.IGNACC */
#define IFX_CSS_SWMAC_STAT_IGNACC_OFF (29u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.ILVER */
#define IFX_CSS_SWMAC_STAT_ILVER_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.ILVER */
#define IFX_CSS_SWMAC_STAT_ILVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.ILVER */
#define IFX_CSS_SWMAC_STAT_ILVER_OFF (30u)

/** \brief Length for Ifx_CSS_SWMAC_STAT_Bits.DONE */
#define IFX_CSS_SWMAC_STAT_DONE_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STAT_Bits.DONE */
#define IFX_CSS_SWMAC_STAT_DONE_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STAT_Bits.DONE */
#define IFX_CSS_SWMAC_STAT_DONE_OFF (31u)

/** \brief Length for Ifx_CSS_SWMAC_STATCLR_Bits.IGNACC */
#define IFX_CSS_SWMAC_STATCLR_IGNACC_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STATCLR_Bits.IGNACC */
#define IFX_CSS_SWMAC_STATCLR_IGNACC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STATCLR_Bits.IGNACC */
#define IFX_CSS_SWMAC_STATCLR_IGNACC_OFF (29u)

/** \brief Length for Ifx_CSS_SWMAC_STATCLR_Bits.ILVER */
#define IFX_CSS_SWMAC_STATCLR_ILVER_LEN (1u)

/** \brief Mask for Ifx_CSS_SWMAC_STATCLR_Bits.ILVER */
#define IFX_CSS_SWMAC_STATCLR_ILVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_SWMAC_STATCLR_Bits.ILVER */
#define IFX_CSS_SWMAC_STATCLR_ILVER_OFF (30u)

/** \brief Length for Ifx_CSS_SWMAC_CTRL_Bits.CHAN */
#define IFX_CSS_SWMAC_CTRL_CHAN_LEN (5u)

/** \brief Mask for Ifx_CSS_SWMAC_CTRL_Bits.CHAN */
#define IFX_CSS_SWMAC_CTRL_CHAN_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_SWMAC_CTRL_Bits.CHAN */
#define IFX_CSS_SWMAC_CTRL_CHAN_OFF (0u)

/** \brief Length for Ifx_CSS_SWMAC_CTRL_Bits.MACSIZE */
#define IFX_CSS_SWMAC_CTRL_MACSIZE_LEN (6u)

/** \brief Mask for Ifx_CSS_SWMAC_CTRL_Bits.MACSIZE */
#define IFX_CSS_SWMAC_CTRL_MACSIZE_MSK (0x3fu)

/** \brief Offset for Ifx_CSS_SWMAC_CTRL_Bits.MACSIZE */
#define IFX_CSS_SWMAC_CTRL_MACSIZE_OFF (13u)

/** \brief Length for Ifx_CSS_SWMAC_VALUE_Bits.MAC */
#define IFX_CSS_SWMAC_VALUE_MAC_LEN (32u)

/** \brief Mask for Ifx_CSS_SWMAC_VALUE_Bits.MAC */
#define IFX_CSS_SWMAC_VALUE_MAC_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_SWMAC_VALUE_Bits.MAC */
#define IFX_CSS_SWMAC_VALUE_MAC_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN00 */
#define IFX_CSS_ACCEN_WRA_N0_EN00_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN00 */
#define IFX_CSS_ACCEN_WRA_N0_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN00 */
#define IFX_CSS_ACCEN_WRA_N0_EN00_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN01 */
#define IFX_CSS_ACCEN_WRA_N0_EN01_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN01 */
#define IFX_CSS_ACCEN_WRA_N0_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN01 */
#define IFX_CSS_ACCEN_WRA_N0_EN01_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN02 */
#define IFX_CSS_ACCEN_WRA_N0_EN02_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN02 */
#define IFX_CSS_ACCEN_WRA_N0_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN02 */
#define IFX_CSS_ACCEN_WRA_N0_EN02_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN03 */
#define IFX_CSS_ACCEN_WRA_N0_EN03_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN03 */
#define IFX_CSS_ACCEN_WRA_N0_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN03 */
#define IFX_CSS_ACCEN_WRA_N0_EN03_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN04 */
#define IFX_CSS_ACCEN_WRA_N0_EN04_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN04 */
#define IFX_CSS_ACCEN_WRA_N0_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN04 */
#define IFX_CSS_ACCEN_WRA_N0_EN04_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN05 */
#define IFX_CSS_ACCEN_WRA_N0_EN05_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN05 */
#define IFX_CSS_ACCEN_WRA_N0_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN05 */
#define IFX_CSS_ACCEN_WRA_N0_EN05_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN06 */
#define IFX_CSS_ACCEN_WRA_N0_EN06_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN06 */
#define IFX_CSS_ACCEN_WRA_N0_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN06 */
#define IFX_CSS_ACCEN_WRA_N0_EN06_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN07 */
#define IFX_CSS_ACCEN_WRA_N0_EN07_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN07 */
#define IFX_CSS_ACCEN_WRA_N0_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN07 */
#define IFX_CSS_ACCEN_WRA_N0_EN07_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN08 */
#define IFX_CSS_ACCEN_WRA_N0_EN08_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN08 */
#define IFX_CSS_ACCEN_WRA_N0_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN08 */
#define IFX_CSS_ACCEN_WRA_N0_EN08_OFF (8u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN09 */
#define IFX_CSS_ACCEN_WRA_N0_EN09_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN09 */
#define IFX_CSS_ACCEN_WRA_N0_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN09 */
#define IFX_CSS_ACCEN_WRA_N0_EN09_OFF (9u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN10 */
#define IFX_CSS_ACCEN_WRA_N0_EN10_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN10 */
#define IFX_CSS_ACCEN_WRA_N0_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN10 */
#define IFX_CSS_ACCEN_WRA_N0_EN10_OFF (10u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN11 */
#define IFX_CSS_ACCEN_WRA_N0_EN11_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN11 */
#define IFX_CSS_ACCEN_WRA_N0_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN11 */
#define IFX_CSS_ACCEN_WRA_N0_EN11_OFF (11u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN12 */
#define IFX_CSS_ACCEN_WRA_N0_EN12_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN12 */
#define IFX_CSS_ACCEN_WRA_N0_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN12 */
#define IFX_CSS_ACCEN_WRA_N0_EN12_OFF (12u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN13 */
#define IFX_CSS_ACCEN_WRA_N0_EN13_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN13 */
#define IFX_CSS_ACCEN_WRA_N0_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN13 */
#define IFX_CSS_ACCEN_WRA_N0_EN13_OFF (13u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN16 */
#define IFX_CSS_ACCEN_WRA_N0_EN16_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN16 */
#define IFX_CSS_ACCEN_WRA_N0_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN16 */
#define IFX_CSS_ACCEN_WRA_N0_EN16_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN17 */
#define IFX_CSS_ACCEN_WRA_N0_EN17_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN17 */
#define IFX_CSS_ACCEN_WRA_N0_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN17 */
#define IFX_CSS_ACCEN_WRA_N0_EN17_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN18 */
#define IFX_CSS_ACCEN_WRA_N0_EN18_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN18 */
#define IFX_CSS_ACCEN_WRA_N0_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN18 */
#define IFX_CSS_ACCEN_WRA_N0_EN18_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN19 */
#define IFX_CSS_ACCEN_WRA_N0_EN19_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN19 */
#define IFX_CSS_ACCEN_WRA_N0_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN19 */
#define IFX_CSS_ACCEN_WRA_N0_EN19_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN20 */
#define IFX_CSS_ACCEN_WRA_N0_EN20_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN20 */
#define IFX_CSS_ACCEN_WRA_N0_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN20 */
#define IFX_CSS_ACCEN_WRA_N0_EN20_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN21 */
#define IFX_CSS_ACCEN_WRA_N0_EN21_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN21 */
#define IFX_CSS_ACCEN_WRA_N0_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN21 */
#define IFX_CSS_ACCEN_WRA_N0_EN21_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN22 */
#define IFX_CSS_ACCEN_WRA_N0_EN22_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN22 */
#define IFX_CSS_ACCEN_WRA_N0_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN22 */
#define IFX_CSS_ACCEN_WRA_N0_EN22_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN23 */
#define IFX_CSS_ACCEN_WRA_N0_EN23_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN23 */
#define IFX_CSS_ACCEN_WRA_N0_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN23 */
#define IFX_CSS_ACCEN_WRA_N0_EN23_OFF (23u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN24 */
#define IFX_CSS_ACCEN_WRA_N0_EN24_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN24 */
#define IFX_CSS_ACCEN_WRA_N0_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN24 */
#define IFX_CSS_ACCEN_WRA_N0_EN24_OFF (24u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN25 */
#define IFX_CSS_ACCEN_WRA_N0_EN25_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN25 */
#define IFX_CSS_ACCEN_WRA_N0_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN25 */
#define IFX_CSS_ACCEN_WRA_N0_EN25_OFF (25u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN26 */
#define IFX_CSS_ACCEN_WRA_N0_EN26_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN26 */
#define IFX_CSS_ACCEN_WRA_N0_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN26 */
#define IFX_CSS_ACCEN_WRA_N0_EN26_OFF (26u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN27 */
#define IFX_CSS_ACCEN_WRA_N0_EN27_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN27 */
#define IFX_CSS_ACCEN_WRA_N0_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN27 */
#define IFX_CSS_ACCEN_WRA_N0_EN27_OFF (27u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN28 */
#define IFX_CSS_ACCEN_WRA_N0_EN28_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN28 */
#define IFX_CSS_ACCEN_WRA_N0_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN28 */
#define IFX_CSS_ACCEN_WRA_N0_EN28_OFF (28u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN29 */
#define IFX_CSS_ACCEN_WRA_N0_EN29_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN29 */
#define IFX_CSS_ACCEN_WRA_N0_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN29 */
#define IFX_CSS_ACCEN_WRA_N0_EN29_OFF (29u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN30 */
#define IFX_CSS_ACCEN_WRA_N0_EN30_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN30 */
#define IFX_CSS_ACCEN_WRA_N0_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN30 */
#define IFX_CSS_ACCEN_WRA_N0_EN30_OFF (30u)

/** \brief Length for Ifx_CSS_ACCEN_WRA_N0_Bits.EN31 */
#define IFX_CSS_ACCEN_WRA_N0_EN31_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRA_N0_Bits.EN31 */
#define IFX_CSS_ACCEN_WRA_N0_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRA_N0_Bits.EN31 */
#define IFX_CSS_ACCEN_WRA_N0_EN31_OFF (31u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN32 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN32_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN32 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN32 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN32_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN33 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN33_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN33 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN33 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN33_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN34 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN34_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN34 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN34 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN34_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN35 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN35_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN35 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN35 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN35_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN36 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN36_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN36 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN36 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN36_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN37 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN37_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN37 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN37 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN37_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN38 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN38_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN38 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN38 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN38_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN39 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN39_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN39 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN39 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN39_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN48 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN48_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN48 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN48 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN48_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN49 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN49_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN49 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN49 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN49_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN50 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN50_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN50 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN50 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN50_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN51 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN51_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN51 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN51 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN51_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN52 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN52_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN52 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN52 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN52_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN53 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN53_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN53 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN53 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN53_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN54 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN54_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN54 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN54 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN54_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN55 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN55_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN55 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN55 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN55_OFF (23u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN56 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN56_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN56 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN56 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN56_OFF (24u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN57 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN57_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN57 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN57 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN57_OFF (25u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN58 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN58_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN58 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN58 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN58_OFF (26u)

/** \brief Length for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN62 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN62_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN62 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_WRB_SRI_N0_Bits.EN62 */
#define IFX_CSS_ACCEN_WRB_SRI_N0_EN62_OFF (30u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN00 */
#define IFX_CSS_ACCEN_RDA_N0_EN00_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN00 */
#define IFX_CSS_ACCEN_RDA_N0_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN00 */
#define IFX_CSS_ACCEN_RDA_N0_EN00_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN01 */
#define IFX_CSS_ACCEN_RDA_N0_EN01_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN01 */
#define IFX_CSS_ACCEN_RDA_N0_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN01 */
#define IFX_CSS_ACCEN_RDA_N0_EN01_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN02 */
#define IFX_CSS_ACCEN_RDA_N0_EN02_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN02 */
#define IFX_CSS_ACCEN_RDA_N0_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN02 */
#define IFX_CSS_ACCEN_RDA_N0_EN02_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN03 */
#define IFX_CSS_ACCEN_RDA_N0_EN03_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN03 */
#define IFX_CSS_ACCEN_RDA_N0_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN03 */
#define IFX_CSS_ACCEN_RDA_N0_EN03_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN04 */
#define IFX_CSS_ACCEN_RDA_N0_EN04_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN04 */
#define IFX_CSS_ACCEN_RDA_N0_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN04 */
#define IFX_CSS_ACCEN_RDA_N0_EN04_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN05 */
#define IFX_CSS_ACCEN_RDA_N0_EN05_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN05 */
#define IFX_CSS_ACCEN_RDA_N0_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN05 */
#define IFX_CSS_ACCEN_RDA_N0_EN05_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN06 */
#define IFX_CSS_ACCEN_RDA_N0_EN06_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN06 */
#define IFX_CSS_ACCEN_RDA_N0_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN06 */
#define IFX_CSS_ACCEN_RDA_N0_EN06_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN07 */
#define IFX_CSS_ACCEN_RDA_N0_EN07_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN07 */
#define IFX_CSS_ACCEN_RDA_N0_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN07 */
#define IFX_CSS_ACCEN_RDA_N0_EN07_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN08 */
#define IFX_CSS_ACCEN_RDA_N0_EN08_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN08 */
#define IFX_CSS_ACCEN_RDA_N0_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN08 */
#define IFX_CSS_ACCEN_RDA_N0_EN08_OFF (8u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN09 */
#define IFX_CSS_ACCEN_RDA_N0_EN09_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN09 */
#define IFX_CSS_ACCEN_RDA_N0_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN09 */
#define IFX_CSS_ACCEN_RDA_N0_EN09_OFF (9u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN10 */
#define IFX_CSS_ACCEN_RDA_N0_EN10_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN10 */
#define IFX_CSS_ACCEN_RDA_N0_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN10 */
#define IFX_CSS_ACCEN_RDA_N0_EN10_OFF (10u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN11 */
#define IFX_CSS_ACCEN_RDA_N0_EN11_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN11 */
#define IFX_CSS_ACCEN_RDA_N0_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN11 */
#define IFX_CSS_ACCEN_RDA_N0_EN11_OFF (11u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN12 */
#define IFX_CSS_ACCEN_RDA_N0_EN12_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN12 */
#define IFX_CSS_ACCEN_RDA_N0_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN12 */
#define IFX_CSS_ACCEN_RDA_N0_EN12_OFF (12u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN13 */
#define IFX_CSS_ACCEN_RDA_N0_EN13_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN13 */
#define IFX_CSS_ACCEN_RDA_N0_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN13 */
#define IFX_CSS_ACCEN_RDA_N0_EN13_OFF (13u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN16 */
#define IFX_CSS_ACCEN_RDA_N0_EN16_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN16 */
#define IFX_CSS_ACCEN_RDA_N0_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN16 */
#define IFX_CSS_ACCEN_RDA_N0_EN16_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN17 */
#define IFX_CSS_ACCEN_RDA_N0_EN17_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN17 */
#define IFX_CSS_ACCEN_RDA_N0_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN17 */
#define IFX_CSS_ACCEN_RDA_N0_EN17_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN18 */
#define IFX_CSS_ACCEN_RDA_N0_EN18_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN18 */
#define IFX_CSS_ACCEN_RDA_N0_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN18 */
#define IFX_CSS_ACCEN_RDA_N0_EN18_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN19 */
#define IFX_CSS_ACCEN_RDA_N0_EN19_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN19 */
#define IFX_CSS_ACCEN_RDA_N0_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN19 */
#define IFX_CSS_ACCEN_RDA_N0_EN19_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN20 */
#define IFX_CSS_ACCEN_RDA_N0_EN20_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN20 */
#define IFX_CSS_ACCEN_RDA_N0_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN20 */
#define IFX_CSS_ACCEN_RDA_N0_EN20_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN21 */
#define IFX_CSS_ACCEN_RDA_N0_EN21_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN21 */
#define IFX_CSS_ACCEN_RDA_N0_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN21 */
#define IFX_CSS_ACCEN_RDA_N0_EN21_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN22 */
#define IFX_CSS_ACCEN_RDA_N0_EN22_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN22 */
#define IFX_CSS_ACCEN_RDA_N0_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN22 */
#define IFX_CSS_ACCEN_RDA_N0_EN22_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN23 */
#define IFX_CSS_ACCEN_RDA_N0_EN23_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN23 */
#define IFX_CSS_ACCEN_RDA_N0_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN23 */
#define IFX_CSS_ACCEN_RDA_N0_EN23_OFF (23u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN24 */
#define IFX_CSS_ACCEN_RDA_N0_EN24_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN24 */
#define IFX_CSS_ACCEN_RDA_N0_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN24 */
#define IFX_CSS_ACCEN_RDA_N0_EN24_OFF (24u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN25 */
#define IFX_CSS_ACCEN_RDA_N0_EN25_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN25 */
#define IFX_CSS_ACCEN_RDA_N0_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN25 */
#define IFX_CSS_ACCEN_RDA_N0_EN25_OFF (25u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN26 */
#define IFX_CSS_ACCEN_RDA_N0_EN26_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN26 */
#define IFX_CSS_ACCEN_RDA_N0_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN26 */
#define IFX_CSS_ACCEN_RDA_N0_EN26_OFF (26u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN27 */
#define IFX_CSS_ACCEN_RDA_N0_EN27_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN27 */
#define IFX_CSS_ACCEN_RDA_N0_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN27 */
#define IFX_CSS_ACCEN_RDA_N0_EN27_OFF (27u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN28 */
#define IFX_CSS_ACCEN_RDA_N0_EN28_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN28 */
#define IFX_CSS_ACCEN_RDA_N0_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN28 */
#define IFX_CSS_ACCEN_RDA_N0_EN28_OFF (28u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN29 */
#define IFX_CSS_ACCEN_RDA_N0_EN29_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN29 */
#define IFX_CSS_ACCEN_RDA_N0_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN29 */
#define IFX_CSS_ACCEN_RDA_N0_EN29_OFF (29u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN30 */
#define IFX_CSS_ACCEN_RDA_N0_EN30_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN30 */
#define IFX_CSS_ACCEN_RDA_N0_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN30 */
#define IFX_CSS_ACCEN_RDA_N0_EN30_OFF (30u)

/** \brief Length for Ifx_CSS_ACCEN_RDA_N0_Bits.EN31 */
#define IFX_CSS_ACCEN_RDA_N0_EN31_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDA_N0_Bits.EN31 */
#define IFX_CSS_ACCEN_RDA_N0_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDA_N0_Bits.EN31 */
#define IFX_CSS_ACCEN_RDA_N0_EN31_OFF (31u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN32 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN32_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN32 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN32 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN32_OFF (0u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN33 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN33_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN33 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN33 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN33_OFF (1u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN34 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN34_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN34 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN34 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN34_OFF (2u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN35 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN35_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN35 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN35 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN35_OFF (3u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN36 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN36_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN36 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN36 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN36_OFF (4u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN37 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN37_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN37 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN37 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN37_OFF (5u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN38 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN38_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN38 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN38 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN38_OFF (6u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN39 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN39_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN39 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN39 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN39_OFF (7u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN48 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN48_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN48 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN48_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN48 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN48_OFF (16u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN49 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN49_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN49 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN49_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN49 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN49_OFF (17u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN50 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN50_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN50 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN50_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN50 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN50_OFF (18u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN51 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN51_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN51 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN51_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN51 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN51_OFF (19u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN52 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN52_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN52 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN52_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN52 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN52_OFF (20u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN53 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN53_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN53 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN53_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN53 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN53_OFF (21u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN54 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN54_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN54 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN54_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN54 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN54_OFF (22u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN55 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN55_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN55 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN55_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN55 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN55_OFF (23u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN56 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN56_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN56 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN56_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN56 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN56_OFF (24u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN57 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN57_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN57 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN57_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN57 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN57_OFF (25u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN58 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN58_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN58 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN58_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN58 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN58_OFF (26u)

/** \brief Length for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN62 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN62_LEN (1u)

/** \brief Mask for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN62 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN62_MSK (0x1u)

/** \brief Offset for Ifx_CSS_ACCEN_RDB_SRI_N0_Bits.EN62 */
#define IFX_CSS_ACCEN_RDB_SRI_N0_EN62_OFF (30u)

/** \brief Length for Ifx_CSS_CH_CFG_Bits.UFLEN */
#define IFX_CSS_CH_CFG_UFLEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CFG_Bits.UFLEN */
#define IFX_CSS_CH_CFG_UFLEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CFG_Bits.UFLEN */
#define IFX_CSS_CH_CFG_UFLEN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_CFG_Bits.DINCFG */
#define IFX_CSS_CH_CFG_DINCFG_LEN (2u)

/** \brief Mask for Ifx_CSS_CH_CFG_Bits.DINCFG */
#define IFX_CSS_CH_CFG_DINCFG_MSK (0x3u)

/** \brief Offset for Ifx_CSS_CH_CFG_Bits.DINCFG */
#define IFX_CSS_CH_CFG_DINCFG_OFF (1u)

/** \brief Length for Ifx_CSS_CH_CFG_Bits.MACREDIR */
#define IFX_CSS_CH_CFG_MACREDIR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CFG_Bits.MACREDIR */
#define IFX_CSS_CH_CFG_MACREDIR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CFG_Bits.MACREDIR */
#define IFX_CSS_CH_CFG_MACREDIR_OFF (3u)

/** \brief Length for Ifx_CSS_CH_CFG_Bits.MAPAES */
#define IFX_CSS_CH_CFG_MAPAES_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CFG_Bits.MAPAES */
#define IFX_CSS_CH_CFG_MAPAES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CFG_Bits.MAPAES */
#define IFX_CSS_CH_CFG_MAPAES_OFF (4u)

/** \brief Length for Ifx_CSS_CH_CRYPT_CFG_Bits.HWCFG */
#define IFX_CSS_CH_CRYPT_CFG_HWCFG_LEN (2u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_CFG_Bits.HWCFG */
#define IFX_CSS_CH_CRYPT_CFG_HWCFG_MSK (0x3u)

/** \brief Offset for Ifx_CSS_CH_CRYPT_CFG_Bits.HWCFG */
#define IFX_CSS_CH_CRYPT_CFG_HWCFG_OFF (0u)

/** \brief Length for Ifx_CSS_CH_CRYPT_CFG_Bits.ENC */
#define IFX_CSS_CH_CRYPT_CFG_ENC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_CFG_Bits.ENC */
#define IFX_CSS_CH_CRYPT_CFG_ENC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CRYPT_CFG_Bits.ENC */
#define IFX_CSS_CH_CRYPT_CFG_ENC_OFF (4u)

/** \brief Length for Ifx_CSS_CH_CRYPT_CFG_Bits.MACVER */
#define IFX_CSS_CH_CRYPT_CFG_MACVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_CFG_Bits.MACVER */
#define IFX_CSS_CH_CRYPT_CFG_MACVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CRYPT_CFG_Bits.MACVER */
#define IFX_CSS_CH_CRYPT_CFG_MACVER_OFF (5u)

/** \brief Length for Ifx_CSS_CH_CRYPT_CFG_Bits.HWPAD */
#define IFX_CSS_CH_CRYPT_CFG_HWPAD_LEN (2u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_CFG_Bits.HWPAD */
#define IFX_CSS_CH_CRYPT_CFG_HWPAD_MSK (0x3u)

/** \brief Offset for Ifx_CSS_CH_CRYPT_CFG_Bits.HWPAD */
#define IFX_CSS_CH_CRYPT_CFG_HWPAD_OFF (6u)

/** \brief Length for Ifx_CSS_CH_CRYPT_CFG_Bits.MACLEN */
#define IFX_CSS_CH_CRYPT_CFG_MACLEN_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_CFG_Bits.MACLEN */
#define IFX_CSS_CH_CRYPT_CFG_MACLEN_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_CRYPT_CFG_Bits.MACLEN */
#define IFX_CSS_CH_CRYPT_CFG_MACLEN_OFF (16u)

/** \brief Length for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.IV */
#define IFX_CSS_CH_CRYPT_KEYSEL_IV_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.IV */
#define IFX_CSS_CH_CRYPT_KEYSEL_IV_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.IV */
#define IFX_CSS_CH_CRYPT_KEYSEL_IV_OFF (0u)

/** \brief Length for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.KEY1 */
#define IFX_CSS_CH_CRYPT_KEYSEL_KEY1_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.KEY1 */
#define IFX_CSS_CH_CRYPT_KEYSEL_KEY1_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.KEY1 */
#define IFX_CSS_CH_CRYPT_KEYSEL_KEY1_OFF (8u)

/** \brief Length for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.KEY2 */
#define IFX_CSS_CH_CRYPT_KEYSEL_KEY2_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.KEY2 */
#define IFX_CSS_CH_CRYPT_KEYSEL_KEY2_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_CRYPT_KEYSEL_Bits.KEY2 */
#define IFX_CSS_CH_CRYPT_KEYSEL_KEY2_OFF (16u)

/** \brief Length for Ifx_CSS_CH_HASH_CFG_Bits.HASHIN */
#define IFX_CSS_CH_HASH_CFG_HASHIN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_HASH_CFG_Bits.HASHIN */
#define IFX_CSS_CH_HASH_CFG_HASHIN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_HASH_CFG_Bits.HASHIN */
#define IFX_CSS_CH_HASH_CFG_HASHIN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_HASH_CFG_Bits.HMACEN */
#define IFX_CSS_CH_HASH_CFG_HMACEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_HASH_CFG_Bits.HMACEN */
#define IFX_CSS_CH_HASH_CFG_HMACEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_HASH_CFG_Bits.HMACEN */
#define IFX_CSS_CH_HASH_CFG_HMACEN_OFF (4u)

/** \brief Length for Ifx_CSS_CH_HASH_CFG_Bits.HASHVER */
#define IFX_CSS_CH_HASH_CFG_HASHVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_HASH_CFG_Bits.HASHVER */
#define IFX_CSS_CH_HASH_CFG_HASHVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_HASH_CFG_Bits.HASHVER */
#define IFX_CSS_CH_HASH_CFG_HASHVER_OFF (5u)

/** \brief Length for Ifx_CSS_CH_HASH_CFG_Bits.HMACKLEN */
#define IFX_CSS_CH_HASH_CFG_HMACKLEN_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_HASH_CFG_Bits.HMACKLEN */
#define IFX_CSS_CH_HASH_CFG_HMACKLEN_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_HASH_CFG_Bits.HMACKLEN */
#define IFX_CSS_CH_HASH_CFG_HMACKLEN_OFF (8u)

/** \brief Length for Ifx_CSS_CH_HASH_CFG_Bits.HASHLEN */
#define IFX_CSS_CH_HASH_CFG_HASHLEN_LEN (11u)

/** \brief Mask for Ifx_CSS_CH_HASH_CFG_Bits.HASHLEN */
#define IFX_CSS_CH_HASH_CFG_HASHLEN_MSK (0x7ffu)

/** \brief Offset for Ifx_CSS_CH_HASH_CFG_Bits.HASHLEN */
#define IFX_CSS_CH_HASH_CFG_HASHLEN_OFF (16u)

/** \brief Length for Ifx_CSS_CH_HASH_KEYSEL_Bits.IV */
#define IFX_CSS_CH_HASH_KEYSEL_IV_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_HASH_KEYSEL_Bits.IV */
#define IFX_CSS_CH_HASH_KEYSEL_IV_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_HASH_KEYSEL_Bits.IV */
#define IFX_CSS_CH_HASH_KEYSEL_IV_OFF (0u)

/** \brief Length for Ifx_CSS_CH_HASH_KEYSEL_Bits.KEY1 */
#define IFX_CSS_CH_HASH_KEYSEL_KEY1_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_HASH_KEYSEL_Bits.KEY1 */
#define IFX_CSS_CH_HASH_KEYSEL_KEY1_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_HASH_KEYSEL_Bits.KEY1 */
#define IFX_CSS_CH_HASH_KEYSEL_KEY1_OFF (8u)

/** \brief Length for Ifx_CSS_CH_LEN_PC_Bits.LEN */
#define IFX_CSS_CH_LEN_PC_LEN_LEN (31u)

/** \brief Mask for Ifx_CSS_CH_LEN_PC_Bits.LEN */
#define IFX_CSS_CH_LEN_PC_LEN_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CSS_CH_LEN_PC_Bits.LEN */
#define IFX_CSS_CH_LEN_PC_LEN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_LEN_PC_Bits.FINAL */
#define IFX_CSS_CH_LEN_PC_FINAL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_LEN_PC_Bits.FINAL */
#define IFX_CSS_CH_LEN_PC_FINAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_LEN_PC_Bits.FINAL */
#define IFX_CSS_CH_LEN_PC_FINAL_OFF (31u)

/** \brief Length for Ifx_CSS_CH_LEN_AAD_Bits.LEN */
#define IFX_CSS_CH_LEN_AAD_LEN_LEN (31u)

/** \brief Mask for Ifx_CSS_CH_LEN_AAD_Bits.LEN */
#define IFX_CSS_CH_LEN_AAD_LEN_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CSS_CH_LEN_AAD_Bits.LEN */
#define IFX_CSS_CH_LEN_AAD_LEN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_LEN_AAD_Bits.FINAL */
#define IFX_CSS_CH_LEN_AAD_FINAL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_LEN_AAD_Bits.FINAL */
#define IFX_CSS_CH_LEN_AAD_FINAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_LEN_AAD_Bits.FINAL */
#define IFX_CSS_CH_LEN_AAD_FINAL_OFF (31u)

/** \brief Length for Ifx_CSS_CH_OPCTRL_Bits.CRYPT */
#define IFX_CSS_CH_OPCTRL_CRYPT_LEN (5u)

/** \brief Mask for Ifx_CSS_CH_OPCTRL_Bits.CRYPT */
#define IFX_CSS_CH_OPCTRL_CRYPT_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_CH_OPCTRL_Bits.CRYPT */
#define IFX_CSS_CH_OPCTRL_CRYPT_OFF (0u)

/** \brief Length for Ifx_CSS_CH_OPCTRL_Bits.HASH */
#define IFX_CSS_CH_OPCTRL_HASH_LEN (5u)

/** \brief Mask for Ifx_CSS_CH_OPCTRL_Bits.HASH */
#define IFX_CSS_CH_OPCTRL_HASH_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_CH_OPCTRL_Bits.HASH */
#define IFX_CSS_CH_OPCTRL_HASH_OFF (8u)

/** \brief Length for Ifx_CSS_CH_STAT_LEN_Bits.LEN */
#define IFX_CSS_CH_STAT_LEN_LEN_LEN (31u)

/** \brief Mask for Ifx_CSS_CH_STAT_LEN_Bits.LEN */
#define IFX_CSS_CH_STAT_LEN_LEN_MSK (0x7fffffffu)

/** \brief Offset for Ifx_CSS_CH_STAT_LEN_Bits.LEN */
#define IFX_CSS_CH_STAT_LEN_LEN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_STAT_LEN_Bits.DATATYPE */
#define IFX_CSS_CH_STAT_LEN_DATATYPE_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_LEN_Bits.DATATYPE */
#define IFX_CSS_CH_STAT_LEN_DATATYPE_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_LEN_Bits.DATATYPE */
#define IFX_CSS_CH_STAT_LEN_DATATYPE_OFF (31u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.INIT */
#define IFX_CSS_CH_STAT_OP_INIT_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.INIT */
#define IFX_CSS_CH_STAT_OP_INIT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.INIT */
#define IFX_CSS_CH_STAT_OP_INIT_OFF (0u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.ERR */
#define IFX_CSS_CH_STAT_OP_ERR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.ERR */
#define IFX_CSS_CH_STAT_OP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.ERR */
#define IFX_CSS_CH_STAT_OP_ERR_OFF (1u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.MACGEN */
#define IFX_CSS_CH_STAT_OP_MACGEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.MACGEN */
#define IFX_CSS_CH_STAT_OP_MACGEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.MACGEN */
#define IFX_CSS_CH_STAT_OP_MACGEN_OFF (2u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.MACVER */
#define IFX_CSS_CH_STAT_OP_MACVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.MACVER */
#define IFX_CSS_CH_STAT_OP_MACVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.MACVER */
#define IFX_CSS_CH_STAT_OP_MACVER_OFF (3u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.DOUTUFL */
#define IFX_CSS_CH_STAT_OP_DOUTUFL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.DOUTUFL */
#define IFX_CSS_CH_STAT_OP_DOUTUFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.DOUTUFL */
#define IFX_CSS_CH_STAT_OP_DOUTUFL_OFF (4u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.IGNACC */
#define IFX_CSS_CH_STAT_OP_IGNACC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.IGNACC */
#define IFX_CSS_CH_STAT_OP_IGNACC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.IGNACC */
#define IFX_CSS_CH_STAT_OP_IGNACC_OFF (5u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.VERPEND */
#define IFX_CSS_CH_STAT_OP_VERPEND_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.VERPEND */
#define IFX_CSS_CH_STAT_OP_VERPEND_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.VERPEND */
#define IFX_CSS_CH_STAT_OP_VERPEND_OFF (6u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.DINOFL */
#define IFX_CSS_CH_STAT_OP_DINOFL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.DINOFL */
#define IFX_CSS_CH_STAT_OP_DINOFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.DINOFL */
#define IFX_CSS_CH_STAT_OP_DINOFL_OFF (7u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.INCNT */
#define IFX_CSS_CH_STAT_OP_INCNT_LEN (11u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.INCNT */
#define IFX_CSS_CH_STAT_OP_INCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.INCNT */
#define IFX_CSS_CH_STAT_OP_INCNT_OFF (8u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.OUTCNT */
#define IFX_CSS_CH_STAT_OP_OUTCNT_LEN (11u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.OUTCNT */
#define IFX_CSS_CH_STAT_OP_OUTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.OUTCNT */
#define IFX_CSS_CH_STAT_OP_OUTCNT_OFF (20u)

/** \brief Length for Ifx_CSS_CH_STAT_OP_Bits.CHBUSY */
#define IFX_CSS_CH_STAT_OP_CHBUSY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OP_Bits.CHBUSY */
#define IFX_CSS_CH_STAT_OP_CHBUSY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OP_Bits.CHBUSY */
#define IFX_CSS_CH_STAT_OP_CHBUSY_OFF (31u)

/** \brief Length for Ifx_CSS_CH_STAT_OPERR_Bits.ILOP */
#define IFX_CSS_CH_STAT_OPERR_ILOP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OPERR_Bits.ILOP */
#define IFX_CSS_CH_STAT_OPERR_ILOP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OPERR_Bits.ILOP */
#define IFX_CSS_CH_STAT_OPERR_ILOP_OFF (0u)

/** \brief Length for Ifx_CSS_CH_STAT_OPERR_Bits.ILIV */
#define IFX_CSS_CH_STAT_OPERR_ILIV_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OPERR_Bits.ILIV */
#define IFX_CSS_CH_STAT_OPERR_ILIV_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OPERR_Bits.ILIV */
#define IFX_CSS_CH_STAT_OPERR_ILIV_OFF (1u)

/** \brief Length for Ifx_CSS_CH_STAT_OPERR_Bits.ILLEN */
#define IFX_CSS_CH_STAT_OPERR_ILLEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OPERR_Bits.ILLEN */
#define IFX_CSS_CH_STAT_OPERR_ILLEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OPERR_Bits.ILLEN */
#define IFX_CSS_CH_STAT_OPERR_ILLEN_OFF (2u)

/** \brief Length for Ifx_CSS_CH_STAT_OPERR_Bits.ILVER */
#define IFX_CSS_CH_STAT_OPERR_ILVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OPERR_Bits.ILVER */
#define IFX_CSS_CH_STAT_OPERR_ILVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OPERR_Bits.ILVER */
#define IFX_CSS_CH_STAT_OPERR_ILVER_OFF (3u)

/** \brief Length for Ifx_CSS_CH_STAT_OPERR_Bits.NOIV */
#define IFX_CSS_CH_STAT_OPERR_NOIV_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_OPERR_Bits.NOIV */
#define IFX_CSS_CH_STAT_OPERR_NOIV_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_OPERR_Bits.NOIV */
#define IFX_CSS_CH_STAT_OPERR_NOIV_OFF (4u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.ILID */
#define IFX_CSS_CH_STAT_KEYERR_ILID_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.ILID */
#define IFX_CSS_CH_STAT_KEYERR_ILID_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.ILID */
#define IFX_CSS_CH_STAT_KEYERR_ILID_OFF (0u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.DMGKEY */
#define IFX_CSS_CH_STAT_KEYERR_DMGKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.DMGKEY */
#define IFX_CSS_CH_STAT_KEYERR_DMGKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.DMGKEY */
#define IFX_CSS_CH_STAT_KEYERR_DMGKEY_OFF (1u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.ILCIPH */
#define IFX_CSS_CH_STAT_KEYERR_ILCIPH_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.ILCIPH */
#define IFX_CSS_CH_STAT_KEYERR_ILCIPH_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.ILCIPH */
#define IFX_CSS_CH_STAT_KEYERR_ILCIPH_OFF (2u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.ILGEN */
#define IFX_CSS_CH_STAT_KEYERR_ILGEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.ILGEN */
#define IFX_CSS_CH_STAT_KEYERR_ILGEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.ILGEN */
#define IFX_CSS_CH_STAT_KEYERR_ILGEN_OFF (3u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.ILVER */
#define IFX_CSS_CH_STAT_KEYERR_ILVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.ILVER */
#define IFX_CSS_CH_STAT_KEYERR_ILVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.ILVER */
#define IFX_CSS_CH_STAT_KEYERR_ILVER_OFF (4u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.ILDBG */
#define IFX_CSS_CH_STAT_KEYERR_ILDBG_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.ILDBG */
#define IFX_CSS_CH_STAT_KEYERR_ILDBG_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.ILDBG */
#define IFX_CSS_CH_STAT_KEYERR_ILDBG_OFF (5u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.UNINKEY */
#define IFX_CSS_CH_STAT_KEYERR_UNINKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.UNINKEY */
#define IFX_CSS_CH_STAT_KEYERR_UNINKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.UNINKEY */
#define IFX_CSS_CH_STAT_KEYERR_UNINKEY_OFF (6u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.KEYSIZE */
#define IFX_CSS_CH_STAT_KEYERR_KEYSIZE_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.KEYSIZE */
#define IFX_CSS_CH_STAT_KEYERR_KEYSIZE_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.KEYSIZE */
#define IFX_CSS_CH_STAT_KEYERR_KEYSIZE_OFF (7u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.IVSEL */
#define IFX_CSS_CH_STAT_KEYERR_IVSEL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.IVSEL */
#define IFX_CSS_CH_STAT_KEYERR_IVSEL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.IVSEL */
#define IFX_CSS_CH_STAT_KEYERR_IVSEL_OFF (8u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYERR_Bits.SECBTFL */
#define IFX_CSS_CH_STAT_KEYERR_SECBTFL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYERR_Bits.SECBTFL */
#define IFX_CSS_CH_STAT_KEYERR_SECBTFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYERR_Bits.SECBTFL */
#define IFX_CSS_CH_STAT_KEYERR_SECBTFL_OFF (9u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYIV_Bits.KEYNUM */
#define IFX_CSS_CH_STAT_KEYIV_KEYNUM_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYIV_Bits.KEYNUM */
#define IFX_CSS_CH_STAT_KEYIV_KEYNUM_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYIV_Bits.KEYNUM */
#define IFX_CSS_CH_STAT_KEYIV_KEYNUM_OFF (0u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYIV_Bits.WRKEY */
#define IFX_CSS_CH_STAT_KEYIV_WRKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYIV_Bits.WRKEY */
#define IFX_CSS_CH_STAT_KEYIV_WRKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYIV_Bits.WRKEY */
#define IFX_CSS_CH_STAT_KEYIV_WRKEY_OFF (15u)

/** \brief Length for Ifx_CSS_CH_STAT_KEYIV_Bits.IVNUM */
#define IFX_CSS_CH_STAT_KEYIV_IVNUM_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_STAT_KEYIV_Bits.IVNUM */
#define IFX_CSS_CH_STAT_KEYIV_IVNUM_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_STAT_KEYIV_Bits.IVNUM */
#define IFX_CSS_CH_STAT_KEYIV_IVNUM_OFF (16u)

/** \brief Length for Ifx_CSS_CH_STAT_FIFO_Bits.INSIZE */
#define IFX_CSS_CH_STAT_FIFO_INSIZE_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_STAT_FIFO_Bits.INSIZE */
#define IFX_CSS_CH_STAT_FIFO_INSIZE_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_STAT_FIFO_Bits.INSIZE */
#define IFX_CSS_CH_STAT_FIFO_INSIZE_OFF (0u)

/** \brief Length for Ifx_CSS_CH_STAT_FIFO_Bits.OUTSIZE */
#define IFX_CSS_CH_STAT_FIFO_OUTSIZE_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_STAT_FIFO_Bits.OUTSIZE */
#define IFX_CSS_CH_STAT_FIFO_OUTSIZE_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_STAT_FIFO_Bits.OUTSIZE */
#define IFX_CSS_CH_STAT_FIFO_OUTSIZE_OFF (16u)

/** \brief Length for Ifx_CSS_CH_CLR_OP_Bits.DOUTUFL */
#define IFX_CSS_CH_CLR_OP_DOUTUFL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OP_Bits.DOUTUFL */
#define IFX_CSS_CH_CLR_OP_DOUTUFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OP_Bits.DOUTUFL */
#define IFX_CSS_CH_CLR_OP_DOUTUFL_OFF (4u)

/** \brief Length for Ifx_CSS_CH_CLR_OP_Bits.IGNACC */
#define IFX_CSS_CH_CLR_OP_IGNACC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OP_Bits.IGNACC */
#define IFX_CSS_CH_CLR_OP_IGNACC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OP_Bits.IGNACC */
#define IFX_CSS_CH_CLR_OP_IGNACC_OFF (5u)

/** \brief Length for Ifx_CSS_CH_CLR_OP_Bits.DINOFL */
#define IFX_CSS_CH_CLR_OP_DINOFL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OP_Bits.DINOFL */
#define IFX_CSS_CH_CLR_OP_DINOFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OP_Bits.DINOFL */
#define IFX_CSS_CH_CLR_OP_DINOFL_OFF (7u)

/** \brief Length for Ifx_CSS_CH_CLR_OPERR_Bits.ILOP */
#define IFX_CSS_CH_CLR_OPERR_ILOP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OPERR_Bits.ILOP */
#define IFX_CSS_CH_CLR_OPERR_ILOP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OPERR_Bits.ILOP */
#define IFX_CSS_CH_CLR_OPERR_ILOP_OFF (0u)

/** \brief Length for Ifx_CSS_CH_CLR_OPERR_Bits.ILIV */
#define IFX_CSS_CH_CLR_OPERR_ILIV_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OPERR_Bits.ILIV */
#define IFX_CSS_CH_CLR_OPERR_ILIV_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OPERR_Bits.ILIV */
#define IFX_CSS_CH_CLR_OPERR_ILIV_OFF (1u)

/** \brief Length for Ifx_CSS_CH_CLR_OPERR_Bits.ILLEN */
#define IFX_CSS_CH_CLR_OPERR_ILLEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OPERR_Bits.ILLEN */
#define IFX_CSS_CH_CLR_OPERR_ILLEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OPERR_Bits.ILLEN */
#define IFX_CSS_CH_CLR_OPERR_ILLEN_OFF (2u)

/** \brief Length for Ifx_CSS_CH_CLR_OPERR_Bits.ILVER */
#define IFX_CSS_CH_CLR_OPERR_ILVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OPERR_Bits.ILVER */
#define IFX_CSS_CH_CLR_OPERR_ILVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OPERR_Bits.ILVER */
#define IFX_CSS_CH_CLR_OPERR_ILVER_OFF (3u)

/** \brief Length for Ifx_CSS_CH_CLR_OPERR_Bits.NOIV */
#define IFX_CSS_CH_CLR_OPERR_NOIV_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_OPERR_Bits.NOIV */
#define IFX_CSS_CH_CLR_OPERR_NOIV_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_OPERR_Bits.NOIV */
#define IFX_CSS_CH_CLR_OPERR_NOIV_OFF (4u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.ILID */
#define IFX_CSS_CH_CLR_KEYERR_ILID_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.ILID */
#define IFX_CSS_CH_CLR_KEYERR_ILID_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.ILID */
#define IFX_CSS_CH_CLR_KEYERR_ILID_OFF (0u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.DMGKEY */
#define IFX_CSS_CH_CLR_KEYERR_DMGKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.DMGKEY */
#define IFX_CSS_CH_CLR_KEYERR_DMGKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.DMGKEY */
#define IFX_CSS_CH_CLR_KEYERR_DMGKEY_OFF (1u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.ILCIPH */
#define IFX_CSS_CH_CLR_KEYERR_ILCIPH_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.ILCIPH */
#define IFX_CSS_CH_CLR_KEYERR_ILCIPH_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.ILCIPH */
#define IFX_CSS_CH_CLR_KEYERR_ILCIPH_OFF (2u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.ILGEN */
#define IFX_CSS_CH_CLR_KEYERR_ILGEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.ILGEN */
#define IFX_CSS_CH_CLR_KEYERR_ILGEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.ILGEN */
#define IFX_CSS_CH_CLR_KEYERR_ILGEN_OFF (3u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.ILVER */
#define IFX_CSS_CH_CLR_KEYERR_ILVER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.ILVER */
#define IFX_CSS_CH_CLR_KEYERR_ILVER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.ILVER */
#define IFX_CSS_CH_CLR_KEYERR_ILVER_OFF (4u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.ILDBG */
#define IFX_CSS_CH_CLR_KEYERR_ILDBG_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.ILDBG */
#define IFX_CSS_CH_CLR_KEYERR_ILDBG_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.ILDBG */
#define IFX_CSS_CH_CLR_KEYERR_ILDBG_OFF (5u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.UNINKEY */
#define IFX_CSS_CH_CLR_KEYERR_UNINKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.UNINKEY */
#define IFX_CSS_CH_CLR_KEYERR_UNINKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.UNINKEY */
#define IFX_CSS_CH_CLR_KEYERR_UNINKEY_OFF (6u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.KEYSIZE */
#define IFX_CSS_CH_CLR_KEYERR_KEYSIZE_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.KEYSIZE */
#define IFX_CSS_CH_CLR_KEYERR_KEYSIZE_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.KEYSIZE */
#define IFX_CSS_CH_CLR_KEYERR_KEYSIZE_OFF (7u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.IVSEL */
#define IFX_CSS_CH_CLR_KEYERR_IVSEL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.IVSEL */
#define IFX_CSS_CH_CLR_KEYERR_IVSEL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.IVSEL */
#define IFX_CSS_CH_CLR_KEYERR_IVSEL_OFF (8u)

/** \brief Length for Ifx_CSS_CH_CLR_KEYERR_Bits.SECBTFL */
#define IFX_CSS_CH_CLR_KEYERR_SECBTFL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_CLR_KEYERR_Bits.SECBTFL */
#define IFX_CSS_CH_CLR_KEYERR_SECBTFL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_CLR_KEYERR_Bits.SECBTFL */
#define IFX_CSS_CH_CLR_KEYERR_SECBTFL_OFF (9u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILLEN */
#define IFX_CSS_CH_KEY_WRSTAT_ILLEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILLEN */
#define IFX_CSS_CH_KEY_WRSTAT_ILLEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILLEN */
#define IFX_CSS_CH_KEY_WRSTAT_ILLEN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOKEY */
#define IFX_CSS_CH_KEY_WRSTAT_NOKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOKEY */
#define IFX_CSS_CH_KEY_WRSTAT_NOKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOKEY */
#define IFX_CSS_CH_KEY_WRSTAT_NOKEY_OFF (1u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILLOC */
#define IFX_CSS_CH_KEY_WRSTAT_ILLOC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILLOC */
#define IFX_CSS_CH_KEY_WRSTAT_ILLOC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILLOC */
#define IFX_CSS_CH_KEY_WRSTAT_ILLOC_OFF (2u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.WRP */
#define IFX_CSS_CH_KEY_WRSTAT_WRP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.WRP */
#define IFX_CSS_CH_KEY_WRSTAT_WRP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.WRP */
#define IFX_CSS_CH_KEY_WRSTAT_WRP_OFF (3u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILXOR */
#define IFX_CSS_CH_KEY_WRSTAT_ILXOR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILXOR */
#define IFX_CSS_CH_KEY_WRSTAT_ILXOR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILXOR */
#define IFX_CSS_CH_KEY_WRSTAT_ILXOR_OFF (4u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILID */
#define IFX_CSS_CH_KEY_WRSTAT_ILID_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILID */
#define IFX_CSS_CH_KEY_WRSTAT_ILID_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.ILID */
#define IFX_CSS_CH_KEY_WRSTAT_ILID_OFF (5u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOWR */
#define IFX_CSS_CH_KEY_WRSTAT_NOWR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOWR */
#define IFX_CSS_CH_KEY_WRSTAT_NOWR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOWR */
#define IFX_CSS_CH_KEY_WRSTAT_NOWR_OFF (6u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOUPD */
#define IFX_CSS_CH_KEY_WRSTAT_NOUPD_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOUPD */
#define IFX_CSS_CH_KEY_WRSTAT_NOUPD_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOUPD */
#define IFX_CSS_CH_KEY_WRSTAT_NOUPD_OFF (7u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.OCC */
#define IFX_CSS_CH_KEY_WRSTAT_OCC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.OCC */
#define IFX_CSS_CH_KEY_WRSTAT_OCC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.OCC */
#define IFX_CSS_CH_KEY_WRSTAT_OCC_OFF (8u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOCMD */
#define IFX_CSS_CH_KEY_WRSTAT_NOCMD_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOCMD */
#define IFX_CSS_CH_KEY_WRSTAT_NOCMD_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.NOCMD */
#define IFX_CSS_CH_KEY_WRSTAT_NOCMD_OFF (9u)

/** \brief Length for Ifx_CSS_CH_KEY_WRSTAT_Bits.BUSY */
#define IFX_CSS_CH_KEY_WRSTAT_BUSY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRSTAT_Bits.BUSY */
#define IFX_CSS_CH_KEY_WRSTAT_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRSTAT_Bits.BUSY */
#define IFX_CSS_CH_KEY_WRSTAT_BUSY_OFF (31u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.ID */
#define IFX_CSS_CH_KEY_ATTR_ID_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.ID */
#define IFX_CSS_CH_KEY_ATTR_ID_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.ID */
#define IFX_CSS_CH_KEY_ATTR_ID_OFF (0u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.SECBTRES */
#define IFX_CSS_CH_KEY_ATTR_SECBTRES_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.SECBTRES */
#define IFX_CSS_CH_KEY_ATTR_SECBTRES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.SECBTRES */
#define IFX_CSS_CH_KEY_ATTR_SECBTRES_OFF (12u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.MACSIZE */
#define IFX_CSS_CH_KEY_ATTR_MACSIZE_LEN (6u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.MACSIZE */
#define IFX_CSS_CH_KEY_ATTR_MACSIZE_MSK (0x3fu)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.MACSIZE */
#define IFX_CSS_CH_KEY_ATTR_MACSIZE_OFF (13u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.VER */
#define IFX_CSS_CH_KEY_ATTR_VER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.VER */
#define IFX_CSS_CH_KEY_ATTR_VER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.VER */
#define IFX_CSS_CH_KEY_ATTR_VER_OFF (19u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.GEN */
#define IFX_CSS_CH_KEY_ATTR_GEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.GEN */
#define IFX_CSS_CH_KEY_ATTR_GEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.GEN */
#define IFX_CSS_CH_KEY_ATTR_GEN_OFF (20u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.CIPH */
#define IFX_CSS_CH_KEY_ATTR_CIPH_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.CIPH */
#define IFX_CSS_CH_KEY_ATTR_CIPH_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.CIPH */
#define IFX_CSS_CH_KEY_ATTR_CIPH_OFF (21u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.DBG */
#define IFX_CSS_CH_KEY_ATTR_DBG_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.DBG */
#define IFX_CSS_CH_KEY_ATTR_DBG_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.DBG */
#define IFX_CSS_CH_KEY_ATTR_DBG_OFF (22u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.WRP */
#define IFX_CSS_CH_KEY_ATTR_WRP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.WRP */
#define IFX_CSS_CH_KEY_ATTR_WRP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.WRP */
#define IFX_CSS_CH_KEY_ATTR_WRP_OFF (23u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.KEYSIZE */
#define IFX_CSS_CH_KEY_ATTR_KEYSIZE_LEN (3u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.KEYSIZE */
#define IFX_CSS_CH_KEY_ATTR_KEYSIZE_MSK (0x7u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.KEYSIZE */
#define IFX_CSS_CH_KEY_ATTR_KEYSIZE_OFF (26u)

/** \brief Length for Ifx_CSS_CH_KEY_ATTR_Bits.ERROR */
#define IFX_CSS_CH_KEY_ATTR_ERROR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_ATTR_Bits.ERROR */
#define IFX_CSS_CH_KEY_ATTR_ERROR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_ATTR_Bits.ERROR */
#define IFX_CSS_CH_KEY_ATTR_ERROR_OFF (31u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.ID */
#define IFX_CSS_CH_KEY_WRCMD_ID_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.ID */
#define IFX_CSS_CH_KEY_WRCMD_ID_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.ID */
#define IFX_CSS_CH_KEY_WRCMD_ID_OFF (0u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.SECBTRES */
#define IFX_CSS_CH_KEY_WRCMD_SECBTRES_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.SECBTRES */
#define IFX_CSS_CH_KEY_WRCMD_SECBTRES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.SECBTRES */
#define IFX_CSS_CH_KEY_WRCMD_SECBTRES_OFF (12u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.MACSIZE */
#define IFX_CSS_CH_KEY_WRCMD_MACSIZE_LEN (6u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.MACSIZE */
#define IFX_CSS_CH_KEY_WRCMD_MACSIZE_MSK (0x3fu)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.MACSIZE */
#define IFX_CSS_CH_KEY_WRCMD_MACSIZE_OFF (13u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.VER */
#define IFX_CSS_CH_KEY_WRCMD_VER_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.VER */
#define IFX_CSS_CH_KEY_WRCMD_VER_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.VER */
#define IFX_CSS_CH_KEY_WRCMD_VER_OFF (19u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.GEN */
#define IFX_CSS_CH_KEY_WRCMD_GEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.GEN */
#define IFX_CSS_CH_KEY_WRCMD_GEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.GEN */
#define IFX_CSS_CH_KEY_WRCMD_GEN_OFF (20u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.CIPH */
#define IFX_CSS_CH_KEY_WRCMD_CIPH_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.CIPH */
#define IFX_CSS_CH_KEY_WRCMD_CIPH_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.CIPH */
#define IFX_CSS_CH_KEY_WRCMD_CIPH_OFF (21u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.DBG */
#define IFX_CSS_CH_KEY_WRCMD_DBG_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.DBG */
#define IFX_CSS_CH_KEY_WRCMD_DBG_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.DBG */
#define IFX_CSS_CH_KEY_WRCMD_DBG_OFF (22u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.WRP */
#define IFX_CSS_CH_KEY_WRCMD_WRP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.WRP */
#define IFX_CSS_CH_KEY_WRCMD_WRP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.WRP */
#define IFX_CSS_CH_KEY_WRCMD_WRP_OFF (23u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.KEYSIZE */
#define IFX_CSS_CH_KEY_WRCMD_KEYSIZE_LEN (2u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.KEYSIZE */
#define IFX_CSS_CH_KEY_WRCMD_KEYSIZE_MSK (0x3u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.KEYSIZE */
#define IFX_CSS_CH_KEY_WRCMD_KEYSIZE_OFF (26u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.FROMOUT */
#define IFX_CSS_CH_KEY_WRCMD_FROMOUT_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.FROMOUT */
#define IFX_CSS_CH_KEY_WRCMD_FROMOUT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.FROMOUT */
#define IFX_CSS_CH_KEY_WRCMD_FROMOUT_OFF (28u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.XORKEY */
#define IFX_CSS_CH_KEY_WRCMD_XORKEY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.XORKEY */
#define IFX_CSS_CH_KEY_WRCMD_XORKEY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.XORKEY */
#define IFX_CSS_CH_KEY_WRCMD_XORKEY_OFF (29u)

/** \brief Length for Ifx_CSS_CH_KEY_WRCMD_Bits.WR */
#define IFX_CSS_CH_KEY_WRCMD_WR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_KEY_WRCMD_Bits.WR */
#define IFX_CSS_CH_KEY_WRCMD_WR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_KEY_WRCMD_Bits.WR */
#define IFX_CSS_CH_KEY_WRCMD_WR_OFF (31u)

/** \brief Length for Ifx_CSS_CH_KEY_VALUE_Bits.KEY */
#define IFX_CSS_CH_KEY_VALUE_KEY_LEN (32u)

/** \brief Mask for Ifx_CSS_CH_KEY_VALUE_Bits.KEY */
#define IFX_CSS_CH_KEY_VALUE_KEY_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_CH_KEY_VALUE_Bits.KEY */
#define IFX_CSS_CH_KEY_VALUE_KEY_OFF (0u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.ILLEN */
#define IFX_CSS_CH_IV_WRSTAT_ILLEN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.ILLEN */
#define IFX_CSS_CH_IV_WRSTAT_ILLEN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.ILLEN */
#define IFX_CSS_CH_IV_WRSTAT_ILLEN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.NOIV */
#define IFX_CSS_CH_IV_WRSTAT_NOIV_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.NOIV */
#define IFX_CSS_CH_IV_WRSTAT_NOIV_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.NOIV */
#define IFX_CSS_CH_IV_WRSTAT_NOIV_OFF (1u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.ILLOC */
#define IFX_CSS_CH_IV_WRSTAT_ILLOC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.ILLOC */
#define IFX_CSS_CH_IV_WRSTAT_ILLOC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.ILLOC */
#define IFX_CSS_CH_IV_WRSTAT_ILLOC_OFF (2u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.ILID */
#define IFX_CSS_CH_IV_WRSTAT_ILID_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.ILID */
#define IFX_CSS_CH_IV_WRSTAT_ILID_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.ILID */
#define IFX_CSS_CH_IV_WRSTAT_ILID_OFF (5u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.OCC */
#define IFX_CSS_CH_IV_WRSTAT_OCC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.OCC */
#define IFX_CSS_CH_IV_WRSTAT_OCC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.OCC */
#define IFX_CSS_CH_IV_WRSTAT_OCC_OFF (8u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.NOCMD */
#define IFX_CSS_CH_IV_WRSTAT_NOCMD_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.NOCMD */
#define IFX_CSS_CH_IV_WRSTAT_NOCMD_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.NOCMD */
#define IFX_CSS_CH_IV_WRSTAT_NOCMD_OFF (9u)

/** \brief Length for Ifx_CSS_CH_IV_WRSTAT_Bits.BUSY */
#define IFX_CSS_CH_IV_WRSTAT_BUSY_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_IV_WRSTAT_Bits.BUSY */
#define IFX_CSS_CH_IV_WRSTAT_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_IV_WRSTAT_Bits.BUSY */
#define IFX_CSS_CH_IV_WRSTAT_BUSY_OFF (31u)

/** \brief Length for Ifx_CSS_CH_IV_WRCMD_Bits.ID */
#define IFX_CSS_CH_IV_WRCMD_ID_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_IV_WRCMD_Bits.ID */
#define IFX_CSS_CH_IV_WRCMD_ID_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_IV_WRCMD_Bits.ID */
#define IFX_CSS_CH_IV_WRCMD_ID_OFF (0u)

/** \brief Length for Ifx_CSS_CH_IV_VALUE_Bits.IV */
#define IFX_CSS_CH_IV_VALUE_IV_LEN (32u)

/** \brief Mask for Ifx_CSS_CH_IV_VALUE_Bits.IV */
#define IFX_CSS_CH_IV_VALUE_IV_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_CH_IV_VALUE_Bits.IV */
#define IFX_CSS_CH_IV_VALUE_IV_OFF (0u)

/** \brief Length for Ifx_CSS_CH_MAC_STAT_Bits.MACBYTES */
#define IFX_CSS_CH_MAC_STAT_MACBYTES_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_MAC_STAT_Bits.MACBYTES */
#define IFX_CSS_CH_MAC_STAT_MACBYTES_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_MAC_STAT_Bits.MACBYTES */
#define IFX_CSS_CH_MAC_STAT_MACBYTES_OFF (0u)

/** \brief Length for Ifx_CSS_CH_MAC_VALUE_Bits.MAC */
#define IFX_CSS_CH_MAC_VALUE_MAC_LEN (32u)

/** \brief Mask for Ifx_CSS_CH_MAC_VALUE_Bits.MAC */
#define IFX_CSS_CH_MAC_VALUE_MAC_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_CH_MAC_VALUE_Bits.MAC */
#define IFX_CSS_CH_MAC_VALUE_MAC_OFF (0u)

/** \brief Length for Ifx_CSS_CH_AUTHRES_Bits.CNT */
#define IFX_CSS_CH_AUTHRES_CNT_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_AUTHRES_Bits.CNT */
#define IFX_CSS_CH_AUTHRES_CNT_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_AUTHRES_Bits.CNT */
#define IFX_CSS_CH_AUTHRES_CNT_OFF (0u)

/** \brief Length for Ifx_CSS_CH_AUTHRES_Bits.CMPLEN */
#define IFX_CSS_CH_AUTHRES_CMPLEN_LEN (10u)

/** \brief Mask for Ifx_CSS_CH_AUTHRES_Bits.CMPLEN */
#define IFX_CSS_CH_AUTHRES_CMPLEN_MSK (0x3ffu)

/** \brief Offset for Ifx_CSS_CH_AUTHRES_Bits.CMPLEN */
#define IFX_CSS_CH_AUTHRES_CMPLEN_OFF (10u)

/** \brief Length for Ifx_CSS_CH_AUTHRES_Bits.INVRES */
#define IFX_CSS_CH_AUTHRES_INVRES_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_AUTHRES_Bits.INVRES */
#define IFX_CSS_CH_AUTHRES_INVRES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_AUTHRES_Bits.INVRES */
#define IFX_CSS_CH_AUTHRES_INVRES_OFF (24u)

/** \brief Length for Ifx_CSS_CH_AUTHRES_Bits.RES */
#define IFX_CSS_CH_AUTHRES_RES_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_AUTHRES_Bits.RES */
#define IFX_CSS_CH_AUTHRES_RES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_AUTHRES_Bits.RES */
#define IFX_CSS_CH_AUTHRES_RES_OFF (25u)

/** \brief Length for Ifx_CSS_CH_AUTHRES_Bits.DONE */
#define IFX_CSS_CH_AUTHRES_DONE_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_AUTHRES_Bits.DONE */
#define IFX_CSS_CH_AUTHRES_DONE_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_AUTHRES_Bits.DONE */
#define IFX_CSS_CH_AUTHRES_DONE_OFF (31u)

/** \brief Length for Ifx_CSS_CH_INTR_STAT_Bits.DIN */
#define IFX_CSS_CH_INTR_STAT_DIN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STAT_Bits.DIN */
#define IFX_CSS_CH_INTR_STAT_DIN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STAT_Bits.DIN */
#define IFX_CSS_CH_INTR_STAT_DIN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_INTR_STAT_Bits.DOUT */
#define IFX_CSS_CH_INTR_STAT_DOUT_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STAT_Bits.DOUT */
#define IFX_CSS_CH_INTR_STAT_DOUT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STAT_Bits.DOUT */
#define IFX_CSS_CH_INTR_STAT_DOUT_OFF (1u)

/** \brief Length for Ifx_CSS_CH_INTR_STAT_Bits.MAC */
#define IFX_CSS_CH_INTR_STAT_MAC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STAT_Bits.MAC */
#define IFX_CSS_CH_INTR_STAT_MAC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STAT_Bits.MAC */
#define IFX_CSS_CH_INTR_STAT_MAC_OFF (2u)

/** \brief Length for Ifx_CSS_CH_INTR_STAT_Bits.ERR */
#define IFX_CSS_CH_INTR_STAT_ERR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STAT_Bits.ERR */
#define IFX_CSS_CH_INTR_STAT_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STAT_Bits.ERR */
#define IFX_CSS_CH_INTR_STAT_ERR_OFF (3u)

/** \brief Length for Ifx_CSS_CH_INTR_STATCLR_Bits.DIN */
#define IFX_CSS_CH_INTR_STATCLR_DIN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STATCLR_Bits.DIN */
#define IFX_CSS_CH_INTR_STATCLR_DIN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STATCLR_Bits.DIN */
#define IFX_CSS_CH_INTR_STATCLR_DIN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_INTR_STATCLR_Bits.DOUT */
#define IFX_CSS_CH_INTR_STATCLR_DOUT_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STATCLR_Bits.DOUT */
#define IFX_CSS_CH_INTR_STATCLR_DOUT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STATCLR_Bits.DOUT */
#define IFX_CSS_CH_INTR_STATCLR_DOUT_OFF (1u)

/** \brief Length for Ifx_CSS_CH_INTR_STATCLR_Bits.MAC */
#define IFX_CSS_CH_INTR_STATCLR_MAC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STATCLR_Bits.MAC */
#define IFX_CSS_CH_INTR_STATCLR_MAC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STATCLR_Bits.MAC */
#define IFX_CSS_CH_INTR_STATCLR_MAC_OFF (2u)

/** \brief Length for Ifx_CSS_CH_INTR_STATCLR_Bits.ERR */
#define IFX_CSS_CH_INTR_STATCLR_ERR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_STATCLR_Bits.ERR */
#define IFX_CSS_CH_INTR_STATCLR_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_STATCLR_Bits.ERR */
#define IFX_CSS_CH_INTR_STATCLR_ERR_OFF (3u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.DIN */
#define IFX_CSS_CH_INTR_CFG_DIN_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.DIN */
#define IFX_CSS_CH_INTR_CFG_DIN_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.DIN */
#define IFX_CSS_CH_INTR_CFG_DIN_OFF (0u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.DOUT */
#define IFX_CSS_CH_INTR_CFG_DOUT_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.DOUT */
#define IFX_CSS_CH_INTR_CFG_DOUT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.DOUT */
#define IFX_CSS_CH_INTR_CFG_DOUT_OFF (1u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.MAC */
#define IFX_CSS_CH_INTR_CFG_MAC_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.MAC */
#define IFX_CSS_CH_INTR_CFG_MAC_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.MAC */
#define IFX_CSS_CH_INTR_CFG_MAC_OFF (2u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.ERR */
#define IFX_CSS_CH_INTR_CFG_ERR_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.ERR */
#define IFX_CSS_CH_INTR_CFG_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.ERR */
#define IFX_CSS_CH_INTR_CFG_ERR_OFF (3u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.INLVLPOL */
#define IFX_CSS_CH_INTR_CFG_INLVLPOL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.INLVLPOL */
#define IFX_CSS_CH_INTR_CFG_INLVLPOL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.INLVLPOL */
#define IFX_CSS_CH_INTR_CFG_INLVLPOL_OFF (7u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.DINLVL */
#define IFX_CSS_CH_INTR_CFG_DINLVL_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.DINLVL */
#define IFX_CSS_CH_INTR_CFG_DINLVL_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.DINLVL */
#define IFX_CSS_CH_INTR_CFG_DINLVL_OFF (8u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.DINQUANT */
#define IFX_CSS_CH_INTR_CFG_DINQUANT_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.DINQUANT */
#define IFX_CSS_CH_INTR_CFG_DINQUANT_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.DINQUANT */
#define IFX_CSS_CH_INTR_CFG_DINQUANT_OFF (16u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.DOUTLVL */
#define IFX_CSS_CH_INTR_CFG_DOUTLVL_LEN (7u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.DOUTLVL */
#define IFX_CSS_CH_INTR_CFG_DOUTLVL_MSK (0x7fu)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.DOUTLVL */
#define IFX_CSS_CH_INTR_CFG_DOUTLVL_OFF (24u)

/** \brief Length for Ifx_CSS_CH_INTR_CFG_Bits.OUTMODE */
#define IFX_CSS_CH_INTR_CFG_OUTMODE_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_INTR_CFG_Bits.OUTMODE */
#define IFX_CSS_CH_INTR_CFG_OUTMODE_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_INTR_CFG_Bits.OUTMODE */
#define IFX_CSS_CH_INTR_CFG_OUTMODE_OFF (31u)

/** \brief Length for Ifx_CSS_CH_ALARM_STAT_Bits.GLOBAL */
#define IFX_CSS_CH_ALARM_STAT_GLOBAL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STAT_Bits.GLOBAL */
#define IFX_CSS_CH_ALARM_STAT_GLOBAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STAT_Bits.GLOBAL */
#define IFX_CSS_CH_ALARM_STAT_GLOBAL_OFF (0u)

/** \brief Length for Ifx_CSS_CH_ALARM_STAT_Bits.SFF */
#define IFX_CSS_CH_ALARM_STAT_SFF_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STAT_Bits.SFF */
#define IFX_CSS_CH_ALARM_STAT_SFF_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STAT_Bits.SFF */
#define IFX_CSS_CH_ALARM_STAT_SFF_OFF (1u)

/** \brief Length for Ifx_CSS_CH_ALARM_STAT_Bits.HW */
#define IFX_CSS_CH_ALARM_STAT_HW_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STAT_Bits.HW */
#define IFX_CSS_CH_ALARM_STAT_HW_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STAT_Bits.HW */
#define IFX_CSS_CH_ALARM_STAT_HW_OFF (2u)

/** \brief Length for Ifx_CSS_CH_ALARM_STAT_Bits.MACCOMP */
#define IFX_CSS_CH_ALARM_STAT_MACCOMP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STAT_Bits.MACCOMP */
#define IFX_CSS_CH_ALARM_STAT_MACCOMP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STAT_Bits.MACCOMP */
#define IFX_CSS_CH_ALARM_STAT_MACCOMP_OFF (3u)

/** \brief Length for Ifx_CSS_CH_ALARM_STATCLR_Bits.GLOBAL */
#define IFX_CSS_CH_ALARM_STATCLR_GLOBAL_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STATCLR_Bits.GLOBAL */
#define IFX_CSS_CH_ALARM_STATCLR_GLOBAL_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STATCLR_Bits.GLOBAL */
#define IFX_CSS_CH_ALARM_STATCLR_GLOBAL_OFF (0u)

/** \brief Length for Ifx_CSS_CH_ALARM_STATCLR_Bits.SFF */
#define IFX_CSS_CH_ALARM_STATCLR_SFF_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STATCLR_Bits.SFF */
#define IFX_CSS_CH_ALARM_STATCLR_SFF_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STATCLR_Bits.SFF */
#define IFX_CSS_CH_ALARM_STATCLR_SFF_OFF (1u)

/** \brief Length for Ifx_CSS_CH_ALARM_STATCLR_Bits.HW */
#define IFX_CSS_CH_ALARM_STATCLR_HW_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STATCLR_Bits.HW */
#define IFX_CSS_CH_ALARM_STATCLR_HW_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STATCLR_Bits.HW */
#define IFX_CSS_CH_ALARM_STATCLR_HW_OFF (2u)

/** \brief Length for Ifx_CSS_CH_ALARM_STATCLR_Bits.MACCOMP */
#define IFX_CSS_CH_ALARM_STATCLR_MACCOMP_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ALARM_STATCLR_Bits.MACCOMP */
#define IFX_CSS_CH_ALARM_STATCLR_MACCOMP_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ALARM_STATCLR_Bits.MACCOMP */
#define IFX_CSS_CH_ALARM_STATCLR_MACCOMP_OFF (3u)

/** \brief Length for Ifx_CSS_CH_ALARM_CFG_Bits.ALMNODE */
#define IFX_CSS_CH_ALARM_CFG_ALMNODE_LEN (3u)

/** \brief Mask for Ifx_CSS_CH_ALARM_CFG_Bits.ALMNODE */
#define IFX_CSS_CH_ALARM_CFG_ALMNODE_MSK (0x7u)

/** \brief Offset for Ifx_CSS_CH_ALARM_CFG_Bits.ALMNODE */
#define IFX_CSS_CH_ALARM_CFG_ALMNODE_OFF (0u)

/** \brief Length for Ifx_CSS_CH_ALARM_CFGSH_Bits.ALMNODE */
#define IFX_CSS_CH_ALARM_CFGSH_ALMNODE_LEN (3u)

/** \brief Mask for Ifx_CSS_CH_ALARM_CFGSH_Bits.ALMNODE */
#define IFX_CSS_CH_ALARM_CFGSH_ALMNODE_MSK (0x7u)

/** \brief Offset for Ifx_CSS_CH_ALARM_CFGSH_Bits.ALMNODE */
#define IFX_CSS_CH_ALARM_CFGSH_ALMNODE_OFF (0u)

/** \brief Length for Ifx_CSS_CH_AUTHFC_Bits.FAILCNT */
#define IFX_CSS_CH_AUTHFC_FAILCNT_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_AUTHFC_Bits.FAILCNT */
#define IFX_CSS_CH_AUTHFC_FAILCNT_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_AUTHFC_Bits.FAILCNT */
#define IFX_CSS_CH_AUTHFC_FAILCNT_OFF (0u)

/** \brief Length for Ifx_CSS_CH_TRGRES_Bits.TRGRES */
#define IFX_CSS_CH_TRGRES_TRGRES_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_TRGRES_Bits.TRGRES */
#define IFX_CSS_CH_TRGRES_TRGRES_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_TRGRES_Bits.TRGRES */
#define IFX_CSS_CH_TRGRES_TRGRES_OFF (0u)

/** \brief Length for Ifx_CSS_CH_ASGN_KEY_Bits.SIZE */
#define IFX_CSS_CH_ASGN_KEY_SIZE_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_ASGN_KEY_Bits.SIZE */
#define IFX_CSS_CH_ASGN_KEY_SIZE_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_ASGN_KEY_Bits.SIZE */
#define IFX_CSS_CH_ASGN_KEY_SIZE_OFF (0u)

/** \brief Length for Ifx_CSS_CH_ASGN_KEY_Bits.WRENA */
#define IFX_CSS_CH_ASGN_KEY_WRENA_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_ASGN_KEY_Bits.WRENA */
#define IFX_CSS_CH_ASGN_KEY_WRENA_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_ASGN_KEY_Bits.WRENA */
#define IFX_CSS_CH_ASGN_KEY_WRENA_OFF (15u)

/** \brief Length for Ifx_CSS_CH_ASGN_KEY_Bits.BASE */
#define IFX_CSS_CH_ASGN_KEY_BASE_LEN (9u)

/** \brief Mask for Ifx_CSS_CH_ASGN_KEY_Bits.BASE */
#define IFX_CSS_CH_ASGN_KEY_BASE_MSK (0x1ffu)

/** \brief Offset for Ifx_CSS_CH_ASGN_KEY_Bits.BASE */
#define IFX_CSS_CH_ASGN_KEY_BASE_OFF (16u)

/** \brief Length for Ifx_CSS_CH_ASGN_IV_Bits.SIZE */
#define IFX_CSS_CH_ASGN_IV_SIZE_LEN (8u)

/** \brief Mask for Ifx_CSS_CH_ASGN_IV_Bits.SIZE */
#define IFX_CSS_CH_ASGN_IV_SIZE_MSK (0xffu)

/** \brief Offset for Ifx_CSS_CH_ASGN_IV_Bits.SIZE */
#define IFX_CSS_CH_ASGN_IV_SIZE_OFF (0u)

/** \brief Length for Ifx_CSS_CH_ASGN_IV_Bits.BASE */
#define IFX_CSS_CH_ASGN_IV_BASE_LEN (9u)

/** \brief Mask for Ifx_CSS_CH_ASGN_IV_Bits.BASE */
#define IFX_CSS_CH_ASGN_IV_BASE_MSK (0x1ffu)

/** \brief Offset for Ifx_CSS_CH_ASGN_IV_Bits.BASE */
#define IFX_CSS_CH_ASGN_IV_BASE_OFF (16u)

/** \brief Length for Ifx_CSS_CH_AUTHCFG_Bits.ALARMTH */
#define IFX_CSS_CH_AUTHCFG_ALARMTH_LEN (4u)

/** \brief Mask for Ifx_CSS_CH_AUTHCFG_Bits.ALARMTH */
#define IFX_CSS_CH_AUTHCFG_ALARMTH_MSK (0xfu)

/** \brief Offset for Ifx_CSS_CH_AUTHCFG_Bits.ALARMTH */
#define IFX_CSS_CH_AUTHCFG_ALARMTH_OFF (0u)

/** \brief Length for Ifx_CSS_CH_AUTHCFG_Bits.THLCK */
#define IFX_CSS_CH_AUTHCFG_THLCK_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_AUTHCFG_Bits.THLCK */
#define IFX_CSS_CH_AUTHCFG_THLCK_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_AUTHCFG_Bits.THLCK */
#define IFX_CSS_CH_AUTHCFG_THLCK_OFF (4u)

/** \brief Length for Ifx_CSS_CH_AUTHCFG_Bits.CLRCNT */
#define IFX_CSS_CH_AUTHCFG_CLRCNT_LEN (1u)

/** \brief Mask for Ifx_CSS_CH_AUTHCFG_Bits.CLRCNT */
#define IFX_CSS_CH_AUTHCFG_CLRCNT_MSK (0x1u)

/** \brief Offset for Ifx_CSS_CH_AUTHCFG_Bits.CLRCNT */
#define IFX_CSS_CH_AUTHCFG_CLRCNT_OFF (8u)

/** \brief Length for Ifx_CSS_CH_INP_Bits.DINNODE */
#define IFX_CSS_CH_INP_DINNODE_LEN (5u)

/** \brief Mask for Ifx_CSS_CH_INP_Bits.DINNODE */
#define IFX_CSS_CH_INP_DINNODE_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_CH_INP_Bits.DINNODE */
#define IFX_CSS_CH_INP_DINNODE_OFF (0u)

/** \brief Length for Ifx_CSS_CH_INP_Bits.DOUTNODE */
#define IFX_CSS_CH_INP_DOUTNODE_LEN (5u)

/** \brief Mask for Ifx_CSS_CH_INP_Bits.DOUTNODE */
#define IFX_CSS_CH_INP_DOUTNODE_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_CH_INP_Bits.DOUTNODE */
#define IFX_CSS_CH_INP_DOUTNODE_OFF (8u)

/** \brief Length for Ifx_CSS_CH_INP_Bits.MACNODE */
#define IFX_CSS_CH_INP_MACNODE_LEN (5u)

/** \brief Mask for Ifx_CSS_CH_INP_Bits.MACNODE */
#define IFX_CSS_CH_INP_MACNODE_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_CH_INP_Bits.MACNODE */
#define IFX_CSS_CH_INP_MACNODE_OFF (16u)

/** \brief Length for Ifx_CSS_CH_INP_Bits.ERRNODE */
#define IFX_CSS_CH_INP_ERRNODE_LEN (5u)

/** \brief Mask for Ifx_CSS_CH_INP_Bits.ERRNODE */
#define IFX_CSS_CH_INP_ERRNODE_MSK (0x1fu)

/** \brief Offset for Ifx_CSS_CH_INP_Bits.ERRNODE */
#define IFX_CSS_CH_INP_ERRNODE_OFF (24u)

/** \brief Length for Ifx_CSS_CH_DATA_A_Bits.DATA */
#define IFX_CSS_CH_DATA_A_DATA_LEN (32u)

/** \brief Mask for Ifx_CSS_CH_DATA_A_Bits.DATA */
#define IFX_CSS_CH_DATA_A_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_CH_DATA_A_Bits.DATA */
#define IFX_CSS_CH_DATA_A_DATA_OFF (0u)

/** \brief Length for Ifx_CSS_CH_DATA_B_Bits.DATA */
#define IFX_CSS_CH_DATA_B_DATA_LEN (32u)

/** \brief Mask for Ifx_CSS_CH_DATA_B_Bits.DATA */
#define IFX_CSS_CH_DATA_B_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_CSS_CH_DATA_B_Bits.DATA */
#define IFX_CSS_CH_DATA_B_DATA_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCSS_BF_H */
