Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sun Jan  5 13:54:46 2020
| Host             : fpgadev running 64-bit Ubuntu 18.04.3 LTS
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.676        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.532        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.7         |
| Junction Temperature (C) | 44.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.028 |        6 |       --- |             --- |
| Slice Logic    |     0.014 |    22965 |       --- |             --- |
|   LUT as Logic |     0.011 |     4660 |     53200 |            8.76 |
|   Register     |     0.003 |    13577 |    106400 |           12.76 |
|   Others       |     0.000 |     4699 |       --- |             --- |
| Signals        |     0.025 |    13883 |       --- |             --- |
| Block RAM      |     0.016 |     18.5 |       140 |           13.21 |
| MMCM           |     0.119 |        1 |         4 |           25.00 |
| I/O            |     0.050 |      115 |       200 |           57.50 |
| PS7            |     1.280 |        1 |       --- |             --- |
| Static Power   |     0.145 |          |           |                 |
| Total          |     1.676 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.098 |       0.082 |      0.015 |
| Vccaux    |       1.800 |     0.082 |       0.066 |      0.015 |
| Vcco33    |       3.300 |     0.016 |       0.015 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.696 |       0.666 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------+---------------------------------------------------------------------------+-----------------+
| Clock                                                 | Domain                                                                    | Constraint (ns) |
+-------------------------------------------------------+---------------------------------------------------------------------------+-----------------+
| clk_out1_prop_clock_divider                           | fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_out1_prop_clock_divider |            19.5 |
| clkfbout_prop_clock_divider                           | fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clkfbout_prop_clock_divider |            50.0 |
| fpgaagc/trayb/b07oscillator/prop_clk_div/inst/clk_in1 | clk_IBUF_BUFG                                                             |            10.0 |
+-------------------------------------------------------+---------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| toplevel                |     1.532 |
|   fpgaagc               |     0.202 |
|     traya               |     0.060 |
|       a01               |     0.004 |
|       a02               |     0.002 |
|       a03               |     0.003 |
|       a04               |     0.003 |
|       a05               |     0.002 |
|       a06               |     0.002 |
|       a07               |     0.002 |
|       a08               |     0.003 |
|       a09               |     0.003 |
|       a10               |     0.003 |
|       a11               |     0.003 |
|       a12               |     0.003 |
|       a14               |     0.003 |
|       a15               |     0.003 |
|       a16               |     0.002 |
|       a17               |     0.003 |
|       a18               |     0.004 |
|       a19               |     0.002 |
|       a20               |     0.003 |
|       a21               |     0.003 |
|       a23               |     0.002 |
|       a24               |     0.001 |
|     trayb               |     0.142 |
|       b01fixedmemory    |     0.018 |
|       b07oscillator     |     0.120 |
|       b12erasablememory |     0.003 |
|   styxpsbootloader      |     1.280 |
|     styx_ps             |     1.280 |
|       styx_ps_i         |     1.280 |
+-------------------------+-----------+


