Afshin Abdollahi , Massoud Pedram , Farzan Fallah, Runtime mechanisms for leakage current reduction in CMOS VLSI circuits1,2, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566460]
Afshin Abdollahi , Farzan Fallah , Massoud Pedram, Leakage current reduction in CMOS VLSI circuits by input vector control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.140-154, February 2004[doi>10.1109/TVLSI.2003.821546]
Afshin Abdollahi , Farzan Fallah , Massoud Pedram, An effective power mode transition technique in MTCMOS circuits, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065594]
Assaderaghi, F., Sinitsky, D., Parke, S. A., Bokor, J., Ko, P. K., and Hu, C.1997. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI.IEEE Trans. Electron. Devices 44, 3, 414--422.
BSIM Research Group. 2001.BSIM3 Manual. The Device Group, Department of EECS, UC Berkeley. http://www-device.eecs.berkeley.edu/~bsim3/ftpv323/Mod_doc/BSIM3v323_manutar.
Cao, Y., Sato, T., Sylvester, D., Orshansky, M., and Hu, C.2000. New paradigm of predictive MOSFET and interconnect modeling for early circuit design. InProceedings of the IEEE Custom Integrated Circuit Conference. 201--204. http://ptm.asu.edu/.
Zhanping Chen , Mark Johnson , Liqiong Wei , Kaushik Roy, Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks, Proceedings of the 1998 international symposium on Low power electronics and design, p.239-244, August 10-12, 1998, Monterey, California, USA[doi>10.1145/280756.280917]
Lei Cheng , Liang Deng , Deming Chen , Martin D. F. Wong, A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146944]
Feng Gao , J. P. Hayes, Exact and heuristic approaches to input vector control for leakage power reduction, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.527-532, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382634]
Halter, J. and Najm, F.1997. A gate-level leakage power reduction method for ultra low power CMOS circuits. InProceedings of the IEEE Custom Inetagrated Circuit Conference. 475--478.
Hyunski Im , T. Inukai , H. Gomyo , T. Hiramoto , T. Sakurai, VTCMOS characteristics and its optimum conditions predicted by a compact analytical model, Proceedings of the 2001 international symposium on Low power electronics and design, p.123-128, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383116]
Takashi Inukai , Toshiro Hiramoto , Takayasu Sakurai, Variable threshold CMOS (VTCMOS) in series connected circuits, Proceedings of the 2001 international symposium on Low power electronics and design, p.201-206, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383133]
ITRS Technolgy Working Group. The international technology roadmap for semiconductors reports. Tech. rep., International Technology Roadmap for Semiconductors. http://www.itrs.net/reports.html.
Nikhil Jayakumar , Sunil P. Khatri, An ASIC design methodology with predictably low leakage, using leakage-immune standard cells, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871539]
Nikhil Jayakumar , Sunil P Khatri, An algorithm to minimize leakage through simultaneous input vector control and circuit modification, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
M. C. Johnson , D. Somasekhar , K. Roy, Models and algorithms for bounds on leakage in CMOS circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.6, p.714-725, November 2006[doi>10.1109/43.766723]
Kao, J. T. and Chandrakasan, A. P.2000. Dual-threshold voltage techniques for low-power digital circuits.IEEE J. Solid-State Circ. 35, 7, 1009--1018.
Kawaguchi, H., Nose, K., and Sakurai, T.2000. A super cut-off CMOS (SCCMOS) scheme for 0.5-v supply voltage with picoampere stand-by current.IEEE J. Solid-State Circ. 35, 10, 1498--1501.
Kumagai, K., Iwaki, H., Yoshida, H., Suzuki, H., Yamada, T., and Kurosawa, S.1998. A novel powering-down scheme for low V<sub>T</sub> CMOS circuits. InDigest of Technical Papers, Symposium on VLSI Circuits. 44--45.
Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., Sano, F., Norishima, M., Murota, M., Kako, M., Kakumu, M. K. M., and Sakurai, T.1996. A 0.9-v, 150-mhz, 10-mw, 4mm2, 2-d discrete cosine transform core processor with variable threshold-voltage (VT) scheme.IEEE J. Solid-State Circ. 31, 11, 1770--1779.
Mutoh, S., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., and Yamada, J.1995. 1-v power supply high-speed digital circuit technology with multithreshold-voltage CMOS.IEEE J. Solid-State Circ. 30, 8, 847--854.
Nagel, L.1995. SPICE: A computer program to simulate computer circuits. InUCB/ERL Memo M520. University of California, Berkeley.
Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Rahul M. Rao , Frank Liu , Jeffrey L. Burns , Richard B. Brown, A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.689, November 09-13, 2003[doi>10.1109/ICCAD.2003.9]
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. L.1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41, Electronics Research Laboratory, University of California, Berkeley.
Qi Wang , Sarma B. K. Vrudhula, Static power optimization of deep submicron CMOS circuits for dualVTtechnology, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.490-496, November 08-12, 1998, San Jose, California, USA[doi>10.1145/288548.289076]
Lin Yuan , Gang Qu, Enhanced leakage reduction Technique by gate replacement, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065596]
