WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2502877 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5005914 heartbeat IPC: 3.995 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6257422 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6257422 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 9863831 heartbeat IPC: 2.058 cumulative IPC: 1.386 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 16952187 heartbeat IPC: 1.411 cumulative IPC: 1.403 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 24101374 heartbeat IPC: 1.399 cumulative IPC: 1.401 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 31252024 heartbeat IPC: 1.398 cumulative IPC: 1.4 (Simulation time: 00 hr 02 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 38339023 heartbeat IPC: 1.411 cumulative IPC: 1.403 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 45489105 heartbeat IPC: 1.399 cumulative IPC: 1.402 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 52637371 heartbeat IPC: 1.399 cumulative IPC: 1.401 (Simulation time: 00 hr 04 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 59735553 heartbeat IPC: 1.409 cumulative IPC: 1.402 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 66890268 heartbeat IPC: 1.398 cumulative IPC: 1.402 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 74027711 heartbeat IPC: 1.401 cumulative IPC: 1.402 (Simulation time: 00 hr 06 min 15 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 71335775 cumulative IPC: 1.402 (Simulation time: 00 hr 06 min 32 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 71335775 cumulative IPC: 1.402 (Simulation time: 00 hr 06 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_41.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.402 instructions: 100000002 cycles: 71335775
CPU 0 Branch Prediction Accuracy: 78.07% MPKI: 30.77 Average ROB Occupancy at Mispredict: 10.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 8.35
BRANCH_CONDITIONAL: 22.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00054
BRANCH_RETURN: 0.00016

L1D TOTAL        ACCESS:   26203262 HIT:   25699698 MISS:     503564
L1D LOAD         ACCESS:   20951535 HIT:   20508273 MISS:     443262
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    5251715 HIT:    5191425 MISS:      60290
L1D TRANSLATION  ACCESS:         12 HIT:          0 MISS:         12
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 4.291 cycles
L1I TOTAL        ACCESS:    3956050 HIT:    3954386 MISS:       1664
L1I LOAD         ACCESS:    3956050 HIT:    3954386 MISS:       1664
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 8.273 cycles
L2C TOTAL        ACCESS:     285296 HIT:     284627 MISS:        669
L2C LOAD         ACCESS:     235891 HIT:     235244 MISS:        647
L2C RFO          ACCESS:      17856 HIT:      17845 MISS:         11
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      31537 HIT:      31529 MISS:          8
L2C TRANSLATION  ACCESS:         12 HIT:          9 MISS:          3
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 48.92 cycles
LLC TOTAL        ACCESS:        695 HIT:        570 MISS:        125
LLC LOAD         ACCESS:        647 HIT:        525 MISS:        122
LLC RFO          ACCESS:         11 HIT:         11 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:         34 HIT:         34 MISS:          0
LLC TRANSLATION  ACCESS:          3 HIT:          0 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 155.1 cycles
cpu0_DTLB TOTAL        ACCESS:   20511992 HIT:   20440557 MISS:      71435
cpu0_DTLB LOAD         ACCESS:   20511992 HIT:   20440557 MISS:      71435
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.045 cycles
cpu0_ITLB TOTAL        ACCESS:    3438328 HIT:    3438074 MISS:        254
cpu0_ITLB LOAD         ACCESS:    3438328 HIT:    3438074 MISS:        254
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.673 cycles
cpu0_STLB TOTAL        ACCESS:      49612 HIT:      49600 MISS:         12
cpu0_STLB LOAD         ACCESS:      49612 HIT:      49600 MISS:         12
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 263.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         15
  ROW_BUFFER_MISS:        110
 AVG DBUS CONGESTED CYCLE: 2.75
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
