{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "hello world\n"
     ]
    }
   ],
   "source": [
    "import json\n",
    "import jinja2\n",
    "import nestedtext as nt\n",
    "import os\n",
    "import re\n",
    "import openpyxl\n",
    "AV_bench_env = jinja2.Environment(loader=jinja2.FileSystemLoader(searchpath='/projects/H3A0/workspaces/jdavid/h3v1_release/UVM_tools/uvm_analog_tb/AV_bench/templates/'))\n",
    "print (\"hello world\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['History_', 'InnoLink_SerDes', 'SYSCLK', 'RFPLL', 'RX', 'OBSTX', 'Masterbias', 'DPA', 'Chip Monitor', 'LO and LO Test Port']\n"
     ]
    }
   ],
   "source": [
    "regs_wb = openpyxl.load_workbook('H3A0_regmap_v1.03.xlsx')\n",
    "sheetnames = regs_wb.sheetnames\n",
    "print(sheetnames)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "History_\n",
      "InnoLink_SerDes\n",
      "InnoLink_SerDes headercell =  2 1 2\n",
      "SYSCLK\n",
      "SYSCLK headercell =  2 1 2\n",
      "RFPLL\n",
      "RFPLL headercell =  2 1 2\n",
      "RX\n",
      "RX headercell =  2 1 2\n",
      "OBSTX\n",
      "OBSTX headercell =  2 1 2\n",
      "Masterbias\n",
      "Masterbias headercell =  2 1 2\n",
      "DPA\n",
      "DPA headercell =  2 1 2\n",
      "Chip Monitor\n",
      "Chip Monitor headercell =  2 1 2\n",
      "LO and LO Test Port\n",
      "LO and LO Test Port headercell =  2 1 2\n",
      "{\n",
      "    \"regs\": {\n",
      "        \"il_cm_cal_comp_out_digo\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_cm_dig_intf_resetb_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_ext_reg_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_ext_reg_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "        },\n",
      "        \"il_cm_ext_reg_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Set voltage level\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_cm_ext_regfc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Fast Charge enable\"\n",
      "        },\n",
      "        \"il_cm_ibias_adj_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"1.2V regulator\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_cm_ibias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_pd_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"il_cm_pll_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bypass PLL Clock Calibration\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b11\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Cal mux input selection\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_cm_pll_dcc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable DCC Cal\"\n",
      "        },\n",
      "        \"il_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Byp Cal of RX Clk at PLL cal block\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_ref_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_cm_ref_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_cm_ref_hb_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_cm_ref_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_cm_ref_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "        },\n",
      "        \"il_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_cal_cmp_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdf_accum_freeze_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdf_flip_input_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_hold_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_int_freeze_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_integ_gain_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b10100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_lin_gain_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_load_accum_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_load_int_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_loadreg_digi\": {\n",
      "            \"width\": 32,\n",
      "            \"default\": \"'b000000000000000000000000000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"31\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_loop_o_digo\": {\n",
      "            \"width\": 7,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"6\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_phase_step_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_pol_inv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map0_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map1_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map2_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0101\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map3_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0110\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map4_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1010\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map5_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map6_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1111\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map7_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_cdr_vote_mask_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_clkei_dcd_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_clkei_dcd_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_clkeq_dcd_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_clkip_dcd_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_clkip_dcd_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_clkqp_dcd_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_config_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b1101100000000110\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"TBD\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_dc_offset_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_dc_offset_cal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_deser_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_deser_ls_data_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_dig_flip_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_dll_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_dll_input_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the DLL input buffer\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_dll_locked_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Swap dll inputs\"\n",
      "        },\n",
      "        \"il_rx_eq_bypass_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_eq_cap_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"cap code\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_eq_flt_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_eq_res_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"res code\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_eq_tia_size_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"tia gain\"\n",
      "        },\n",
      "        \"il_rx_equ_bias_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"adjust bias currrent steer into equalizer\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_equ_cal_active_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_equ_vref_tst_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_equ_vref_vset_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_input_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_para_rate_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_pd_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"il_rx_ph_cal_extnd_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"extend phase cal range\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_ph_cal_sel_45_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"select q/qe for phase cal\"\n",
      "        },\n",
      "        \"il_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"select dcd or phase calibration\"\n",
      "        },\n",
      "        \"il_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "        },\n",
      "        \"il_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_ph45_cal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_ph90e_cal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_ph90e_cal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_ph90q_cal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_ph90q_cal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_pi_cal_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_pi_flt_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_pi_slew_rate_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_pi_vref_tst_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_qclk2deser_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_reset_b_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_rsync_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"il_rx_rsync_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_cal_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_sa_ibcal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_ibcal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_sa_ical_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_sa_ical_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_ical_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_sa_iref_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_sa_qbcal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_qbcal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_rx_sa_qcal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_sa_qcal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_term_cal_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_term_dc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_term_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_term_res_code_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b10000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx_term_vcom_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_term_vcom_vsel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_vcom_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_vcom_cal_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_rx_vcom_cal_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b100000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_tx_config_cntrl_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000110100000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_dig_flip_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_tx_drvr_is_hz_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "        },\n",
      "        \"il_tx_ls_dta_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" select low speed data\"\n",
      "        },\n",
      "        \"il_tx_para_rate_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "        },\n",
      "        \"il_tx_pd_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" power down\"\n",
      "        },\n",
      "        \"il_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\"\n",
      "        },\n",
      "        \"il_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_predrvr_buff_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"no use\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_adj_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" enable TX pre-driver LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "        },\n",
      "        \"il_tx_pretap_code_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"adjusting pre-tap amplitude\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_pretap_disable_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "        },\n",
      "        \"il_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "        },\n",
      "        \"il_tx_reg_adj_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"adjusting TX driver LDO output voltage (default=1V)\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_reg_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" enable TX driver LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_reg_fltr_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "        },\n",
      "        \"il_tx_reg_hb_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_reg_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "        },\n",
      "        \"il_tx_res_code_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"adjusting main tap output voltage swing\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b110000\"\n",
      "        },\n",
      "        \"il_tx_reset_b_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"0\\\" reset\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_rx_det_2dig_n_digo\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"txrx detector outn goes to dig\"\n",
      "        },\n",
      "        \"il_tx_rx_det_2dig_p_digo\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"txrx detector outp goes to dig\"\n",
      "        },\n",
      "        \"il_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "        },\n",
      "        \"il_tx_rxdet_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"enable txrx detector\"\n",
      "        },\n",
      "        \"il_tx_rxdet_puls_in_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"digital send pulse to detect rx\"\n",
      "        },\n",
      "        \"il_tx_rxdet_vref_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"reference voltage setting for reveiver detect comparator\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "        },\n",
      "        \"il_tx_ser_dta_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_ser_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" enable serializer\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_tx_tap_code_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"adjusting post-tap amplitude\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_tx_tap_disable_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "        },\n",
      "        \"il_tx_tsync_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Digital tsync start\"\n",
      "        },\n",
      "        \"il_tx_tsync_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable tsync\"\n",
      "        },\n",
      "        \"il_tx2rx_int_lbk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_div16_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the DIV 16 digital clock generator\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_div16_pol_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Changes the polarity of the DIV 16 digital clock generator\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_ext_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the external clock for the ILCLK\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_ctrl_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b01\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets the biasing point of the primary divider by 2 in the Baseband divider\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the primary divider by 2 in the Baseband divider, this signal needs to be asserted if using the VCO as the ILCLK generator.\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the fast charge for the biasing circuit of the primary divider by 2\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv3_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the divider by 3 in the Baseband divider, the use of this divider depends on the frequency to synthesis\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_lsdiv2_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the secondary divider by 2 in the Baseband divider, the use of this divider depends on the frequency to synthesis\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects the drive strength of the test buffer\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the test buffer\"\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bias fast charge of the test buffer\"\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bias current selector for the test buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b10\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Resistor trim for the test buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_core_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the local AMUX\"\n",
      "        },\n",
      "        \"ilpll_core_amux_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects the channel of the AMUX\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Fast charge of the bias IBG current\"\n",
      "        },\n",
      "        \"ilpll_core_bias_inp_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Fast charge of the bias INP current\"\n",
      "        },\n",
      "        \"ilpll_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Fast charge of the bias IPT current\"\n",
      "        },\n",
      "        \"ilpll_core_bias_tst_rescal_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01111\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Calibration of the replica resistor, target value 48.6kOhm\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_core_bias_tstctrl_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects different test for Bias circuit\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_cp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the Charge Pump\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_cp_ib_dw_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets DN current in 20uA steps of the Charge Pump, total current is = 160uA + 20uA*code\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_cp_ib_up_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets UP current in 20uA steps of the Charge Pump, total current is = 160uA + 20uA*code\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_cp_ileak_dw_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"To inject a negative offset current (sink) to Charge Pump output in 2.5uA steps.\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_cp_ileak_up_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"To inject a positive offset current (source) to Charge Pump output in 2.5uA steps.\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_dsm_clk_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"0 : FBK CLK is used for dsm_clk\"\n",
      "        },\n",
      "        \"ilpll_dsm_dither_level_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"dither level\"\n",
      "        },\n",
      "        \"ilpll_dsm_dither_method_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"0 : dither injected to DSM input\"\n",
      "        },\n",
      "        \"ilpll_dsm_enable_ds_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables delta_sigma division, using num/den\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_dsm_n_int_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b001001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets integer division\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_dsm_spare_reg_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"General dsm Spare Registers\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_dsm_ssc_resetb_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"DSM reset, active low\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_fdbk_path_resetb_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Reset of the Feedback Path, assert low\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bypasses Baseband divider LDO and sets 1.8 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls leakage current in the Baseband divider LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b101\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls biasing current for Baseband divider LDO OA, for debugging only.\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Baseband divider LDO enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Baseband divider LDO fast charge enable\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"If asserted the Baseband divider LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0101\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets Baseband divider LDO output voltage, nominal 1.05V\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bypasses Feedback path LDO and sets 1.2 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls leakage current in the Feedback path LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls biasing current for Feedback path LDO OA, for debugging only.\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Feedback path LDO enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Feedback path LDO fast charge enable\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"If asserted the Feedback path LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_sc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"shorting the two feedback ldo outputs\"\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets Feedback divider LDO output voltage, nominal 0.85V\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bypasses Foward path LDO and sets 1.8 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls leakage current in the Foward path LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b101\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls biasing current for Foward path LDO OA, for debugging only.\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Feedback divider LDO enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Feedback divider LDO fast charge enable\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"If asserted the Feedback divider LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0101\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets Feedback divider LDO output voltage, nominal 1.05V\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Bypasses VCO LDO and sets 1.2 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls leakage current in the VCO LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Controls biasing current for VCO LDO OA, for debugging only.\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO LDO enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO LDO fast charge enable\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"If asserted the VCO LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "        },\n",
      "        \"ilpll_ldo_vco_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Sets VCO LDO output voltage, nominal 1.05V\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_lpf_c1_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b11110\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects LPF C1: 5pF*C1_code\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b11111\"\n",
      "        },\n",
      "        \"ilpll_lpf_c2_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b10100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects LPF C2: 0.25pF*C2_code\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_lpf_c3_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects LPF C3: 1pF*C3_code\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_lpf_r1_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Selects LPF R1: 1.2K*R1_code\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_mmd_sel_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b011011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Fix division ratio of the Feedback Path\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_pfd_delay_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Increase the PFD internal delay, for debugging only\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_pfd_edge_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Invert the sampling edge of the PFD, for debugging only\"\n",
      "        },\n",
      "        \"ilpll_scc_wave_type_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Select the wave for Spread Spectrum Clocking\"\n",
      "        },\n",
      "        \"ilpll_spare_reg_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"General ilpll Spare Registers\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ssc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable Spread spectrum clocking\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_ssc_frac_digi\": {\n",
      "            \"width\": 22,\n",
      "            \"default\": \"'b0011010110000010110101\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Set the fractional part of the DSM that will be modulated by the Spread Spectrum Clocking\",\n",
      "            \"msb\": \"21\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ssc_step_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000110000100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Step size for sawtooth or triangle variation of dsmout\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ssc_stepmult_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"From 1 to 255. Multiplies the step size at DSM output by 1 to 255\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_ssc_thresh_digi\": {\n",
      "            \"width\": 21,\n",
      "            \"default\": \"'b001111101000000011111\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Maximum level of triangle or sawtooth waveforms. Only use positive values\",\n",
      "            \"msb\": \"20\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_tst_ext_vctrl_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the option to write or read the VCTRL using the AMUX\"\n",
      "        },\n",
      "        \"ilpll_tst_ext_vctrl_write_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"This register puts the external VCTRL in write mode, otherwise it would be on read mode, to enable this feature we need to assert ilpll_tst_ext_vctrl_en_dig register\"\n",
      "        },\n",
      "        \"ilpll_tst_int_vset_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Internal calibration mode, possible values are:\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable visibility of the internal DC voltage of the VCO\"\n",
      "        },\n",
      "        \"ilpll_vco_bias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO tail current enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_vco_bias_ibg_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b10100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO IBG contribution to tail current selection\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_bias_ipt_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b10100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO IPT contribution to tail current selection\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_buffer_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable the output buffer stage of the VCO, needs to be disable if using an external source.\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_vco_cfix_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"NC\"\n",
      "        },\n",
      "        \"ilpll_vco_coarse_code_digi\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'b1000000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Tuning bits for the VCO capbank\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_core_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the CORE circuitry of the VCO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_vco_en_temp_comp_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables the amount of Temperature compensation for VCO 000 - No compensation to 111 Max compensation\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO fast charge enable for core circuitry\"\n",
      "        },\n",
      "        \"ilpll_vco_kvco_boost_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Doubles the effective KVCO of the VCO if asserted\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"ilpll_vco_rdac_temp_comp_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b100\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"RDAC Trim to set the VPTAT value of the VCO, needs to be trim to 0.5V\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_spares_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"General vco Spare Registers\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_temp_ca_ibg_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0111\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"IBG coefficient current used for the VCO Temperature Compensation\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_temp_cb_ipt_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"IPT coefficient current used for the RFPLL VCO Temperature Compensation\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_varbias1_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO first varactor voltage bias\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vco_varbias2_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b110\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"VCO second varactor voltage bias\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"ilpll_vctrl_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enables VCTRL to the VCO\"\n",
      "        },\n",
      "        \"il_clk_tree_enable_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable clock tree buffer back-to-back inverters\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable LDO fast charge\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable LDO lven input\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Control LDO vset inputs\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Control LDO bypass input\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Control LDO ileak inputs\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Control LDO ipt inputs\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_clk_tree_en_tst_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"Enable LDO output voltage to be connected to PIN amux_out\"\n",
      "        },\n",
      "        \"il_hstport_ds_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"ds test sel\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_hstport_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"diff stg tail current\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1111\"\n",
      "        },\n",
      "        \"il_hstport_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"fast charge\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"il_hstport_test_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"test enable\"\n",
      "        },\n",
      "        \"il_hstport_test_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"test sel\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_hststport_ldo_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"bypass ldo\"\n",
      "        },\n",
      "        \"il_hststport_ldo_ctrl_iileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b001\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"leakege current control\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_hststport_ldo_ctrl_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"ipt bias control\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"il_hststport_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"enable hstsport\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"il_hststport_ldo_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"enable low voltage\"\n",
      "        },\n",
      "        \"il_hststport_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"ldo output cntrl\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1000\"\n",
      "        },\n",
      "        \"il_amux_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"enable amux\"\n",
      "        },\n",
      "        \"il_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"InnoLink_SerDes\",\n",
      "            \"description\": \"test sel\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_en_tst_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO output voltage to be connected to PIN amux_out\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_enable_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable ADC clock tree buffer back-to-back inverters\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO fast charge\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO lven input\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO bypass input\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO ileak inputs\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO ipt inputs\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO vset inputs\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Select Inputs, not used\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_adc_clk_tree_spare_reg_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"General Spare Registers\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_adc_clkbuf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable adc clock buf\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_adc_clkrate_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"adc clock rate selection, 0=983M,1=491M, 2=244M\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_clocks_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable amux\"\n",
      "        },\n",
      "        \"sys_clocks_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"amux selection\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_coarse_cfix_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"bit to fo shift VCO tuning range with a fixed step (if needed)\"\n",
      "        },\n",
      "        \"sys_cp_a_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charge pump current selection If sys_cp_b=0 then:\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_cp_b_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charge pump 2x current\"\n",
      "        },\n",
      "        \"sys_cp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charge pump enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_cp_skew_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charge pump skew select\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_cpldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charge pump ldo enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_cpldo_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charge pump ldo fast charge\"\n",
      "        },\n",
      "        \"sys_cpldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charege pump ldo low voltage mode\"\n",
      "        },\n",
      "        \"sys_cpldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0100\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"charege pump ldo output voltage control\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_div6_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Select between a divider by 6 or a divider by 6.5\"\n",
      "        },\n",
      "        \"sys_div6p5_rst_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"reset pin for div6p5\"\n",
      "        },\n",
      "        \"sys_hkadc_clk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable hkadc\"\n",
      "        },\n",
      "        \"sys_ibg_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable ibg filter bypass\"\n",
      "        },\n",
      "        \"sys_ibias_ref_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"ref buffer ibias enable\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_il_ref_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable il pll ref clk\"\n",
      "        },\n",
      "        \"sys_inp_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable ibg filter bypass\"\n",
      "        },\n",
      "        \"sys_ipt_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable ibg filter bypass\"\n",
      "        },\n",
      "        \"sys_lbhbmux_cl_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"sys pll loop filter c3 control at the amux\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_lockdet_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"lock detect enbale\"\n",
      "        },\n",
      "        \"sys_lpf_c1_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b11010\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"sys pll loop filter c1\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_lpf_c2_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b11100\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"sys pll loop filter c2\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_lpf_r1_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00111\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"sys pll loop filter r1\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_mmd_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"mmd ldo low voltage mode\"\n",
      "        },\n",
      "        \"sys_mmldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"mmd ldo enable\"\n",
      "        },\n",
      "        \"sys_mmldo_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"mmd ldo fast charge\"\n",
      "        },\n",
      "        \"sys_mmldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0100\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"mmd ldo output voltage control\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_pfd_edge_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"sys pll pfd edge selection\"\n",
      "        },\n",
      "        \"sys_pll_pmonclk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable pmon cock\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_en_tst_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO output voltage to be connected to PIN amux_out\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_enable_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable Ref clock tree buffer back-to-back inverters\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO fast charge\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable LDO lven input\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO bypass input\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO ileak inputs\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO ipt inputs\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1011\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Control LDO vset inputs\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Select Inputs, not used\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_ref_clk_tree_spare_reg_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"General Spare Registers\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_ref_outbuf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable sys clock\"\n",
      "        },\n",
      "        \"sys_ref_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"select ref\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_rfpll_ref_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable rf pll ref clock\"\n",
      "        },\n",
      "        \"sys_select_divider6p5_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"select 6p5 div\"\n",
      "        },\n",
      "        \"sys_vco_bias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable vco bias\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_vco_coarse_code_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"vco calibration code\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vco_core_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable vco core\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_vco_core_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable vco core fast charge\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_vco_ext_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enables the option to write (1) or read (0) the VCTRL using the AMUX\"\n",
      "        },\n",
      "        \"sys_vco_ibias_ibg_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01111\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Increase the amount of IBG current into the tail current of the VCO\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vco_ibias_ipt_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01111\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Increase the amount of IPT current into the tail current of the VCO\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vco_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable internal vco\"\n",
      "        },\n",
      "        \"sys_vco_vctrl_cal_en_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Internal calibration mode, possible values are 000: Mission Mode\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vcoldo_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"vco ldo bypass\"\n",
      "        },\n",
      "        \"sys_vcoldo_ctrl_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Controls leakage current in the LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vcoldo_ctrl_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Controls biasing current for LDO OpAmp\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vcoldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable VCO LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"sys_vcoldo_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable vco ldo fast charge\"\n",
      "        },\n",
      "        \"sys_vcoldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"If asserted the VCO LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "        },\n",
      "        \"sys_vcoldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1001\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Sets VCO LDO output voltage: 0> 0.75V; 15>0.95V\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vcotest_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"This register puts the external VCTRL in write mode, otherwise it would be on read mode, to enable this feature we need to assert sys_vco_ext_en register\"\n",
      "        },\n",
      "        \"sys_vctrl_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b100\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Data strength for the test buffer on VCO Vctrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vctrl_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Enable for test buffer on VCO Vctrl\"\n",
      "        },\n",
      "        \"sys_vctrl_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"LPF noise filter bypass for VCO Vctrl buffer\"\n",
      "        },\n",
      "        \"sys_vctrl_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Sets bias current in test buffer on VCO ctrl\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vctrl_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b10\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"Resistor programmability for the test buffer on VCO Vctrl\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vrbias_high_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"VCO varactor high voltage bias\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_vrbias_low_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b001\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"VCO varactor low voltage bias\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"sys_xclk983_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"external 983M reference\"\n",
      "        },\n",
      "        \"sys_xref_en_tst_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"enable external reference test\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"sys_xref_ldosel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b1000\",\n",
      "            \"sheet\": \"SYSCLK\",\n",
      "            \"description\": \"clock ref buffer LDO control\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_cp_in_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"charge pump NMOS current\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_cp_ip_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"charge pump PMOS current\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_cp_leakn_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"charge pump NMOS leakage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_cp_leakp_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"charge pump PMOS leakage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_dsm_dithermethod_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"selects DSM dithering method. 0:dither applied to input, 1: dither applied to quantizer\"\n",
      "        },\n",
      "        \"rfpll_dsm_dithlvl_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"selects DSM dithering level. 0: no dithering 3:highest level of dithering\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_dsm_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Enables DSM when high\"\n",
      "        },\n",
      "        \"rfpll_dsm_frac_digi\": {\n",
      "            \"width\": 22,\n",
      "            \"default\": \"'b0000000000000000000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"DSM fractional part (signed binary)\",\n",
      "            \"msb\": \"21\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_dsm_integ_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"DSM integer (unsinged binary)\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Enables SSC\"\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_mode_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"selects SSC wave forms. 0: triangle, 1: ramp\"\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_step_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"selects SSC step size  (use SSC calculator)\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_stepmult_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"selects SSC step multiplier update rate (use SSC calculator)\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_thresh_digi\": {\n",
      "            \"width\": 21,\n",
      "            \"default\": \"'b000000000000000000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"selects pick of the ramp or triangle  (use SSC calculator)\",\n",
      "            \"msb\": \"20\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_fdbk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables fdbk path\"\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypasses fdbk LDO\"\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables fdbk LDO\"\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put fdbk LDO in fast charge mode\"\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put fdbk LDO in low voltage mode\"\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set fdbk LDO output voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_fdbk_ndiv_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set MMD divider (Fix div) division ratio to \\\"ndiv+8\\\"\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypasses fwd LDO\"\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables fwd LDO\"\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put fwd LDO in fast charge mode\"\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put fwd LDO in low voltage mode\"\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set fwd LDO output voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_ibg_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypasses current mirror filter for IBG current\"\n",
      "        },\n",
      "        \"rfpll_inp_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypasses current mirror filter for INP current\"\n",
      "        },\n",
      "        \"rfpll_ipt_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypasses current mirror filter for IPT current\"\n",
      "        },\n",
      "        \"rfpll_lo_div_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set division ratio at Lopath 0: reset mod,e 1: no division VCO test mode, N: divide by N valid for N=2,4,8,10,12\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_lo_ldo_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypasses lo_path LDO\"\n",
      "        },\n",
      "        \"rfpll_lo_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables lo_path LDO\"\n",
      "        },\n",
      "        \"rfpll_lo_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put lo_path LDO in fast charge mode\"\n",
      "        },\n",
      "        \"rfpll_lo_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put lo_path LDO in low voltage mode\"\n",
      "        },\n",
      "        \"rfpll_lo_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set lo_path LDO output voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_lpf_c1_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set value of lpf C1 cap\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_lpf_c3_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set value of lpf C3 cap\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_lpf_r2_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set value of lpf R2 resistor\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_lpf_r3_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set value of lpf R3 resistor 100 for SVCO and 111 for QVCO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_pfd_delay_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set delay of PFD feedback\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_pfdcp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables PFD and CP\"\n",
      "        },\n",
      "        \"rfpll_resetb_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Resets RFPLL\"\n",
      "        },\n",
      "        \"rfpll_tc_capset_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"sets ramp generation cap for temp comp\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_tc_code_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Temprature compensation code\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_tc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables Temprature compensation\"\n",
      "        },\n",
      "        \"rfpll_tc_hithresh_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Upper threshold for Vctrl 01 for 800mV\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_tc_ibias_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Temprature compensation ramp current control\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_tc_lothresh_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"Lower threshold for Vctrl 10 for 200mV\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_vco_calen_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enables VCO calibration (only 1 when calibration VCO)\"\n",
      "        },\n",
      "        \"rfpll_vco_capsel_digi\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'b0000000000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"select the number of caps switched on in VCO CAP BANK\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_vco_kvco_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"select KVCO. 0: lowest KVCO  3:highest KVCO\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_vco_ldo_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"bypassed VCO LDO\"\n",
      "        },\n",
      "        \"rfpll_vco_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"enable VCO LDO\"\n",
      "        },\n",
      "        \"rfpll_vco_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put  VCO LDO in fast charge mode\"\n",
      "        },\n",
      "        \"rfpll_vco_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"put  VCO LDO in low voltage mode\"\n",
      "        },\n",
      "        \"rfpll_vco_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"set  VCO LDO output voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rfpll_vco_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RFPLL\",\n",
      "            \"description\": \"select operational VCO. 0:SVCO 1:QVCO\"\n",
      "        },\n",
      "        \"rx_bb_ctrl_digi\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'b0000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1000000000\"\n",
      "        },\n",
      "        \"rx_bb_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_bb_g_ctrl_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Gain control of the receiver baseband filter\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b10000\"\n",
      "        },\n",
      "        \"rx_core_bias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the bias top, inside the rx_mix_tia_bbf_top\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "        },\n",
      "        \"rx_core_bias_inp_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "        },\n",
      "        \"rx_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "        },\n",
      "        \"rx_core_bias_tst_rescal_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_core_bias_tstctrl_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_core_tst_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the test buffer after BBF\"\n",
      "        },\n",
      "        \"rx_core_txt_buf_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "        },\n",
      "        \"rx_fe_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "        },\n",
      "        \"rx_fe_amux_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls of the AMUX above\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_mix_bias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the mixer DC-bias current-mirror\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_fe_mix_bias_ip_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the mixer DC-bias voltage\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_mix_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "        },\n",
      "        \"rx_fe_mix_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the ref. current for the mixer DC-bias buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1000\"\n",
      "        },\n",
      "        \"rx_fe_mix_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_spare_bits_digi\": {\n",
      "            \"width\": 32,\n",
      "            \"default\": \"'b00000000000000000000000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bits <3:0> 4-bit MSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15 ; Bits <7:4>  4-bit MSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15; Bits <31:8> are not used\",\n",
      "            \"msb\": \"31\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_ctb_digi\": {\n",
      "            \"width\": 7,\n",
      "            \"default\": \"'b0000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the fine TIA feedback cap, I-path\",\n",
      "            \"msb\": \"6\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_ctc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the coarse TIA feedback cap, I-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Negative code for IIP2 cal. code for I-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Positive code IIP2 cal. code for I-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the TIA opamp, I-path\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_op_cc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_op_rc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_i_rt_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_ladder_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_ctb_digi\": {\n",
      "            \"width\": 7,\n",
      "            \"default\": \"'b0000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the fine TIA feedback cap, Q-path\",\n",
      "            \"msb\": \"6\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_ctc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the coarse TIA feedback cap, Q-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Negative code for IIP2 cal. code for Q-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Positive code for IIP2 cal. code forQ-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the TIA opamp, Q-path\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_op_cc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_op_rc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_q_rt_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the TIA Vcm buffer ref. current\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_fe_tia_vcm_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_fe_tia_vcm_set_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b101\"\n",
      "        },\n",
      "        \"rx_ldo_hv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the high-voltage (1.5V) RX LDO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_ldo_hv_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "        },\n",
      "        \"rx_ldo_hv_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Selects the value of HV LDO\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1000\"\n",
      "        },\n",
      "        \"rx_ldo_lv_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass the HV LDO\"\n",
      "        },\n",
      "        \"rx_ldo_lv_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the current drawn from LV LDO output\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b100\"\n",
      "        },\n",
      "        \"rx_ldo_lv_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Controls the bias current of opamp in LV LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b100\"\n",
      "        },\n",
      "        \"rx_ldo_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_ldo_lv_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "        },\n",
      "        \"rx_ldo_lv_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_ldo_lv_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Selects the value of HV LDO\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1000\"\n",
      "        },\n",
      "        \"rx_lo_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables LO buffer of the receiver\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_lo_ena_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Fast charge of the LO buffer in the receiver\"\n",
      "        },\n",
      "        \"rx_lo_ictrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bias control of the LO buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"on_value\": \"'b1000\"\n",
      "        },\n",
      "        \"rx_lo_iq_delay_i_m_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Delay control for the negative I channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_lo_iq_delay_i_p_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Delay control for the positive I channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_lo_iq_delay_q_m_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Delay control for the negative Q channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_lo_iq_delay_q_p_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Delay control for the positive Q channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the 50% to 25% block for Mixer LO\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_rf_fe_lo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_en_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables LDO 1.5V i_path\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_en_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables LDO 1.5V q_path\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_fc_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass 1.5v LDO Filter i_path\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_fc_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass 1.5v LDO Filter q_path\",\n",
      "            \"on_value\": \"'b0\"\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_vset_i_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"1.5v LDO output setting i-path\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_vset_q_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"1.5v LDO output setting q-path\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass avdd LDO ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables avdd LDO ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"avdd_ldo current leak cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"avdd_ldo current source cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enabling avdd ldo output value\"\n",
      "        },\n",
      "        \"rx_rxadc_ai_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Setting avdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"enabling AMUX\"\n",
      "        },\n",
      "        \"rx_rxadc_amux_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"selecting AMUX control lines\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_cali_ena_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Enabled Negative Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_cali_ena_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Enabled Positive Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_cali_val_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Value for Negative Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_cali_val_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Value for Positive Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_calq_ena_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Enabled Negative Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_calq_ena_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Enabled Positive Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_calq_val_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Value for Negative Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_calq_val_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Calibration Value for Positive Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ckin_edgsel_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"selecting rising/fall of sample i-path\"\n",
      "        },\n",
      "        \"rx_rxadc_ckin_edgsel_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"selecting rising/fall of sample q-path\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables CLK generation (25% sample)\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i0_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC0_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i1_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC1_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i2_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC2_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i3_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC3_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q0_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC0_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q1_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC1_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q2_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC2_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q3_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"CLK_skewing_ADC3_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_curgen_ctrl_bg_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"BG_current_cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_curgen_ctrl_np_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"NP_current_cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_curgen_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enabling Current Generation\"\n",
      "        },\n",
      "        \"rx_rxadc_dac_delay_i_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Varying delay of asyncron logic loop i-pth\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_dac_delay_q_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Varying delay of asyncron logic loop q-pth\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_di_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass dvdd LDO ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_di_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enables dvdd LDO ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_di_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "        },\n",
      "        \"rx_rxadc_di_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"dvdd_ldo ipt current cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_di_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_di_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Setting dvdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_i0_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_i1_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_i2_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_i3_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_q0_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_q1_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_q2_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_dith_q3_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_dvddldo_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"dvdd_ldo current leak cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_en_adci_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable ADC0,1,2,3 ipath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_en_adcq_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Enable ADC0,1,2,3 qpath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_gain_buf_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"input buffer gain cntrl ipth\"\n",
      "        },\n",
      "        \"rx_rxadc_gain_buf_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"input buffer gain cntrl qpth\"\n",
      "        },\n",
      "        \"rx_rxadc_i_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Power down ADC ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Input buffer current cntrl ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Input buffer current cntrl ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ld_aq_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass avdd-ldo q_path\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"en avdd ldo qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"avdd_ldo ileak cntrl qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"avdd_ldo ipt current cntrl qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Setting avdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"dvdd ldo bypass qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"dvdd_ldo enable qpath\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Setting dvdd ldo out put voltage\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"dvdd_ldo ileak cntrl qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Setting dvdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_q_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Power down ADC qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_short_daci_in_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"short the CDAC to VCM ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_short_dacq_in_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"short the CDAC to VCM qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_spare_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"RESERVED\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_tc_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Delay control for latching out put ipath\"\n",
      "        },\n",
      "        \"rx_rxadc_tc_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Delay control for latching out put qpath\"\n",
      "        },\n",
      "        \"rx_rxadc_test_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"RESERVED\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_tst_rescal_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"Scale of Current measurment at AMX\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref0_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC0 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref0_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC0 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref1_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC1 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref1_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC1 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref2_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC2 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref2_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC2 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref3_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC3 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref3_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC3 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref_en_i_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC0/1/2/3 enable ipath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"rx_rxadc_vref_en_q_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"RX\",\n",
      "            \"description\": \"ADC0/1/2/3 enable qpath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_write_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input to able=0/ disable=1 the functions bypass and main enable\"\n",
      "        },\n",
      "        \"obstx_amux_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_bb_ctrl_digi\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'b0000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_bb_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "        },\n",
      "        \"obstx_bb_g_ctrl_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"NC\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_bbf_nw_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_bbf_nw_en_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input to able=0/ disable=1 the fast charge function in the voltage reference block\"\n",
      "        },\n",
      "        \"obstx_bbf_nw_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0010\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_bbf_nw_ladder_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input to able=0/ disable=1 the resistor ladder in the voltage reference block\"\n",
      "        },\n",
      "        \"obstx_bbf_nw_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b10\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Sets the resistance value of the RDAC wich generates the bias voltaje.\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_bbf_nw_vcm_ctl_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b110\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input for set up the voltage reference in a range of 666mV to 776mV for 0 and 7 codes respectively. Default value=6 for 760mV in TT corner.\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_cap_ctrl_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input for set up the capacitance value in the base band filter (non-available control capacitors)\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_bias_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bias control of the clock tree of observation tx\"\n",
      "        },\n",
      "        \"obstx_clk_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass the LDO of the observation tx clock tree\"\n",
      "        },\n",
      "        \"obstx_clk_ctrl_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Leakage control for the observation tx clock tree LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_ctrl_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"IPT control for the observation tx LDO clock tree\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the observation tx LDO clock tree\"\n",
      "        },\n",
      "        \"obstx_clk_ena_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Fast charge of the observation tx LDO clock tree\"\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_i_m_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Delay control for the negative I channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_i_p_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Delay control for the positive I channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_q_m_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Delay control for the negative Q channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_q_p_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Delay control for the positive Q channel of the observation tx\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Low-voltage control for the observation tx LDO clock tree\"\n",
      "        },\n",
      "        \"obstx_clk_rx_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the observation tx LO buffer\"\n",
      "        },\n",
      "        \"obstx_clk_rx_ena_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Fast charge of the observation tx LO buffer\"\n",
      "        },\n",
      "        \"obstx_clk_rx_ictrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0010\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bias control of the observation tx LO buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_clk_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Sets the voltage of the observation tx clock tree LDO\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_core_bias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "        },\n",
      "        \"obstx_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "        },\n",
      "        \"obstx_core_bias_inp_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "        },\n",
      "        \"obstx_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "        },\n",
      "        \"obstx_core_bias_tst_rescal_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_core_bias_tstctrl_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_core_tst_buf_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "        },\n",
      "        \"obstx_core_tst_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the test buffer after BBF\"\n",
      "        },\n",
      "        \"obstx_fe_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "        },\n",
      "        \"obstx_fe_amux_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls of the AMUX above\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_mix_bias_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "        },\n",
      "        \"obstx_fe_mix_bias_ip_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the mixer DC-bias voltage\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the ref. current for the mixer DC-bias buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_spare_bits_digi\": {\n",
      "            \"width\": 32,\n",
      "            \"default\": \"'b00000000000000000000000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"NC\",\n",
      "            \"msb\": \"31\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_ctb_digi\": {\n",
      "            \"width\": 7,\n",
      "            \"default\": \"'b0000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the fine TIA feedback cap, I-path\",\n",
      "            \"msb\": \"6\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_ctc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the coarse TIA feedback cap, I-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Negative code for IIP2 cal. code for I-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Positive code IIP2 cal. code for I-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the TIA opamp, I-path\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_op_cc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_op_rc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_i_rt_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_ladder_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_ctb_digi\": {\n",
      "            \"width\": 7,\n",
      "            \"default\": \"'b0000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the fine TIA feedback cap, Q-path\",\n",
      "            \"msb\": \"6\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_ctc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the coarse TIA feedback cap, Q-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Negative code for IIP2 cal. code for Q-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Positive code for IIP2 cal. code forQ-path\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_op_cc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_op_rc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_q_rt_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the TIA Vcm buffer ref. current\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_fe_tia_vcm_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "        },\n",
      "        \"obstx_fe_tia_vcm_set_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_ldo_hv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "        },\n",
      "        \"obstx_ldo_hv_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "        },\n",
      "        \"obstx_ldo_hv_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Selects the value of HV LDO\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass the HV LDO\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_ctrlileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the current drawn from LV LDO output\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_ctrlipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Controls the bias current of opamp in LV LDO\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_lven_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "        },\n",
      "        \"obstx_ldo_lv_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Selects the value of HV LDO\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "        },\n",
      "        \"obstx_rf_fe_lo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "        },\n",
      "        \"obstx_test_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Observation tx buffer bias control\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_test_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Observation tx buffer resistor control\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_test_buf_term_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Termination enable of the obstx test buffer\"\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_en_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable LDO 1.5V i_path\"\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_en_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable LDO 1.5V q_path\"\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_fc_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_fc_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_vset_i_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"1.5v LDO output setting i-path\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_vset_q_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"1.5v LDO output setting q-path\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ai_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass avdd LDO ipath\"\n",
      "        },\n",
      "        \"obstx_adc_ai_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"enable avdd LDO ipath\"\n",
      "        },\n",
      "        \"obstx_adc_ai_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "        },\n",
      "        \"obstx_adc_ai_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"avdd_ldo current leak cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ai_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"avdd_ldo current source cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ai_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enabling avdd ldo output value\"\n",
      "        },\n",
      "        \"obstx_adc_ai_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Setting avdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"enabling AMUX\"\n",
      "        },\n",
      "        \"obstx_adc_amux_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"selecting AMUX control lines\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_cali_ena_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Enabled Negative Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_cali_ena_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Enabled Positive Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_cali_val_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Value for Negative Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_cali_val_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Value for Positive Cap ipath\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_calq_ena_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Enabled Negative Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_calq_ena_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Enabled Positive Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_calq_val_m_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Value for Negative Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_calq_val_p_digi\": {\n",
      "            \"width\": 14,\n",
      "            \"default\": \"'b00000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Calibration Value for Positive Cap q-path\",\n",
      "            \"msb\": \"13\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ckin_edgsel_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"selecting rising/fall of sample i-path\"\n",
      "        },\n",
      "        \"obstx_adc_ckin_edgsel_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"selecting rising/fall of sample q-path\"\n",
      "        },\n",
      "        \"obstx_adc_clk_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable CLK generation (25% sample)\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i0_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC0_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i1_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC1_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i2_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC2_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i3_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC3_ipath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q0_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC0_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q1_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC1_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q2_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC2_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q3_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b01000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"CLK_skewing_ADC3_qpath\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_curgen_ctrl_bg_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"BG_current_cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_curgen_ctrl_np_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"NP_current_cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_curgen_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enabling Current Generation\"\n",
      "        },\n",
      "        \"obstx_adc_dac_delay_i_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Varying delay of asyncron logic loop i-pth\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_dac_delay_q_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Varying delay of asyncron logic loop q-pth\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_di_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass dvdd LDO ipath\"\n",
      "        },\n",
      "        \"obstx_adc_di_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"enable dvdd LDO ipath\"\n",
      "        },\n",
      "        \"obstx_adc_di_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "        },\n",
      "        \"obstx_adc_di_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"dvdd_ldo current leak cntrl ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_di_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"dvdd_ldo ipt current cntrl\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_di_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "        },\n",
      "        \"obstx_adc_di_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Setting dvdd ldo out put voltage ipath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_dith_i0_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_i1_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_i2_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_i3_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_q0_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_q1_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_q2_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "        },\n",
      "        \"obstx_adc_dith_q3_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "        },\n",
      "        \"obstx_adc_en_adci_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable ADC0,1,2,3 ipath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_en_adcq_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Enable ADC0,1,2,3 qpath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_gain_buf_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"input buffer gain cntrl ipth\"\n",
      "        },\n",
      "        \"obstx_adc_gain_buf_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"input buffer gain cntrl qpth\"\n",
      "        },\n",
      "        \"obstx_adc_i_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Power down ADC ipath\"\n",
      "        },\n",
      "        \"obstx_adc_inbuf_curctrl_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input buffer current cntrl ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_inbuf_curctrl_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Input buffer current cntrl ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass avdd-ldo q_path\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"en avdd ldo qpath\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"avdd_ldo ileak cntrl qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"avdd_ldo ipt current cntrl qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Setting avdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"dvdd ldo bypass qpath\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"dvdd_ldo enable qpath\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_fc_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Setting dvdd ldo out put voltage\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"dvdd_ldo ileak cntrl qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Setting dvdd ldo out put voltage\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_q_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Power down ADC qpath\"\n",
      "        },\n",
      "        \"obstx_adc_short_daci_in_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"short the CDAC to VCM ipath\"\n",
      "        },\n",
      "        \"obstx_adc_short_dacq_in_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"short the CDAC to VCM qpath\"\n",
      "        },\n",
      "        \"obstx_adc_spare_digi\": {\n",
      "            \"width\": 16,\n",
      "            \"default\": \"'b0000000000000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"RESERVED\",\n",
      "            \"msb\": \"15\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_tc_i_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Delay control for latching out put ipath\"\n",
      "        },\n",
      "        \"obstx_adc_tc_q_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Delay control for latching out put qpath\"\n",
      "        },\n",
      "        \"obstx_adc_test_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"RESERVED\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_tst_rescal_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"Scale of Current measurment at AMX\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref0_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC0 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref0_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC0 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref1_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC1 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref1_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC1 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref2_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC2 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref2_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC2 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref3_set_i_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC3 Reference Voltage level setting ipath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref3_set_q_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC3 Reference Voltage level setting qpath\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref_en_i_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC0/1/2/3 enable ipath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"obstx_adc_vref_en_q_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"OBSTX\",\n",
      "            \"description\": \"ADC0/1/2/3 enable qpath\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Master bias amux selector\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_buff_drive_strength_selector_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Data strength for the amux in master bias\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_buff_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Master bias test buffer enable\"\n",
      "        },\n",
      "        \"mb_buff_filter_bypass_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Master bias test buffer fast charge\"\n",
      "        },\n",
      "        \"mb_buff_ibias_selector_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Master bias test buffer bias selector\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_buff_resistor_cal_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Master bias test buffer resistor calibration\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_enable_amux_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Master bias amux enable\"\n",
      "        },\n",
      "        \"mb_il_enable_cal_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Enables tx drvr impedance calibration\"\n",
      "        },\n",
      "        \"mb_il_res_adj_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"bin/lin search for tx drvr imp. cal\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_ivref_rcode_60k_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b10000\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"cal IBG current\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_ivref_rcode_8p6k_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01111\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"cal PTAT Current\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_ivref_rcode_inp10k_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01111\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"cal INP CUrrent\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_ivref_rcode_inp60k_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b01111\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"cal INP CUrrent\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_ivref_test_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Enables test of currents\"\n",
      "        },\n",
      "        \"mb_ivref_test_isel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Selects currents for test output\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_ldo_ipt_cntl_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Enables internal ipt current into LDO\"\n",
      "        },\n",
      "        \"mb_ldo_vset_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b01\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Adjust mb LDO output\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"mb_rcal_isel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Masterbias\",\n",
      "            \"description\": \"Select current for cal with external res\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_ana_mux_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"AMUX enable bit\"\n",
      "        },\n",
      "        \"dpa_ana_mux_mon_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"AMUX select bits\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_ck2dig_fdly_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Fine delay bits for clock sent to TX-DFE\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_ck2digsel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_ena_lo_rcv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Enable clock receiver inside DPA\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"dpa_iacw_cc_digi\": {\n",
      "            \"width\": 15,\n",
      "            \"default\": \"'b000000000000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"lsb\": \"10\"\n",
      "        },\n",
      "        \"dpa_iacw_digi\": {\n",
      "            \"width\": 25,\n",
      "            \"default\": \"'b0000000000000000000000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_ick_dcc_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Duty cycle control bits for I clock\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_iq_delay_i_m_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Tunable delay for I- clock in LO routing\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_iq_delay_i_p_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Tunable delay for I+ clock in LO routing\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_iq_delay_q_m_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Tunable delay for Q- clock in LO routing\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_iq_delay_q_p_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Tunable delay for Q+ clock in LO routing\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_nrz_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "        },\n",
      "        \"dpa_qacw_cc_digi\": {\n",
      "            \"width\": 15,\n",
      "            \"default\": \"'b000000000000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"lsb\": \"10\"\n",
      "        },\n",
      "        \"dpa_qacw_digi\": {\n",
      "            \"width\": 25,\n",
      "            \"default\": \"'b0000000000000000000000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_qck_dcc_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b10000000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Duty cycle control bits for Q clock\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_reset_b_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Reset signal for DFFs\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"dpa_lo_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Enable the LO clock routing\",\n",
      "            \"on_value\": \"'b1\"\n",
      "        },\n",
      "        \"dpa_lo_ena_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "        },\n",
      "        \"dpa_lo_ictrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Control bias current driver inside the LO clock routing\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"dpa_pck2digsel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"DPA\",\n",
      "            \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_amux_buffer_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Data strength for amux test buffer\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_amux_buffer_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables amux test buffer\"\n",
      "        },\n",
      "        \"cm_amux_buffer_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Filter bypass for test buffer\"\n",
      "        },\n",
      "        \"cm_amux_buffer_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects the bias current in the test buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_amux_buffer_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Resistor programmability for the test buffer bias\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_amux_temp_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables the temperature/process sensor amux\"\n",
      "        },\n",
      "        \"cm_amux_temp_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects the channel to measure in the temp/process sensor amux\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_amux_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables the main amux\"\n",
      "        },\n",
      "        \"cm_amux_sel_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects the channel to measure in the amux\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_adc_ctrl1_lv_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"8 bits used to control the SAR ADC\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_adc_ctrl2_lv_digi\": {\n",
      "            \"width\": 8,\n",
      "            \"default\": \"'b00000000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"8 bits used to control the SAR ADC\",\n",
      "            \"msb\": \"7\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_atrim_lv_digi\": {\n",
      "            \"width\": 6,\n",
      "            \"default\": \"'b000000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Accuracy trimming control for vrefp_1p4\",\n",
      "            \"msb\": \"5\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_clkgen_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables clkgen on Hkadc\"\n",
      "        },\n",
      "        \"cm_hkadc_clkgen_en_div16_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables clkgen divider on Hkadc\"\n",
      "        },\n",
      "        \"cm_hkadc_dac_data_in_lv_digi\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'b0000000000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"10-bit DAC input\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_en_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"ADC enable\"\n",
      "        },\n",
      "        \"cm_hkadc_fast_mode_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables ADC faster conversion mode\"\n",
      "        },\n",
      "        \"cm_hkadc_mode_lv_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Mode selection (ADC mode: 00 and DAC mode: 01) 10,11: not implemented\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_mux_sel_lv_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selector for analog input mux\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_osc_ok_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Oscillator OK signal. Needs to be 1 for the HKADC to start conversion.\"\n",
      "        },\n",
      "        \"cm_hkadc_pwr_ok_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"OK signal input for the core supply (should be made high when the core supply is stable and up)\"\n",
      "        },\n",
      "        \"cm_hkadc_sample_clk_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables ADC to start sampling the analog input\"\n",
      "        },\n",
      "        \"cm_hkadc_test_mode_en_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables test mode\"\n",
      "        },\n",
      "        \"cm_hkadc_test_mode_lv_digi\": {\n",
      "            \"width\": 5,\n",
      "            \"default\": \"'b00000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects the test signal\",\n",
      "            \"msb\": \"4\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_test_select_lv_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects the test bus\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_vref_1p2_ok_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Bandgap OK signal\"\n",
      "        },\n",
      "        \"cm_hkadc_vref_bypass_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Used to bypass the vref buffer and use vdd_hv as the reference for the ADC. A test feature to use a higher Vref.\"\n",
      "        },\n",
      "        \"cm_hkadc_vref_settle_prog_lv_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Used to program the number of cycles for vref settling -> Given below for fast_mode_lv = 1 (fast mode) / 0 (slow mode)\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_data_out_lv_digo\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Data out of HKADC\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_hkadc_done_lv_digo\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Done signal ok the HKADC\"\n",
      "        },\n",
      "        \"cm_hkadc_sar_clk_ok_lv_digo\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Okay siginal, of the HKADC Clock\"\n",
      "        },\n",
      "        \"cm_procsens_clk_div_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Programs the counting duration against the Refclk\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_procsens_clkgen_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables clkgen on process sensor\"\n",
      "        },\n",
      "        \"cm_procsens_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables Process sensor\"\n",
      "        },\n",
      "        \"cm_procsens_read_data_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Commands to read the process sensor data\"\n",
      "        },\n",
      "        \"cm_procsens_rst_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Reset all internal registers and counters\"\n",
      "        },\n",
      "        \"cm_procsens_sel_osc_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects device type used in ring oscillator for process sensor\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_procsens_spare_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Spare bits for process sensor\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_procsens_vdd_probe_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables/disables supply voltage probing\"\n",
      "        },\n",
      "        \"cm_procsens_vdd_probe_ungated_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables/disables ungated supply voltage probing\"\n",
      "        },\n",
      "        \"cm_procsens_data_ready_digo\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Process sensor ready flag\"\n",
      "        },\n",
      "        \"cm_procsens_data_digo\": {\n",
      "            \"width\": 10,\n",
      "            \"default\": \"'bR\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Data out of process sensor\",\n",
      "            \"msb\": \"9\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_temp_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Data strength for amux temp buffer\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_temp_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Filter bypass for temp buffer\"\n",
      "        },\n",
      "        \"cm_temp_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Selects the bias current in the temp buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_temp_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Resistor programmability for the temp buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_temp_en_signal_con_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables signal condition circuit for temp sensor\"\n",
      "        },\n",
      "        \"cm_temp_offset_cal_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Used for offset calibration\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_temp_sens_en_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Should be made high to enable sensor\"\n",
      "        },\n",
      "        \"cm_temp_sens_offset_cal_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Used for offset calibration\"\n",
      "        },\n",
      "        \"cm_temp_sens_pwr_ok_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"OK signal input for the core supply (should be made high when the core supply is stable and up)\"\n",
      "        },\n",
      "        \"cm_temp_sens_vref_1p2_ok_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"OK signal for the 1p2 reference\"\n",
      "        },\n",
      "        \"cm_tiq_buff_rfpwr_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"IQ test buffer drive strenght selector\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_tiq_channel_sel_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"IQ test buffer channel selector\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_tiq_cml_buff_i_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"IQ test buffer bias control\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_tiq_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables IQ test buffer\"\n",
      "        },\n",
      "        \"cm_tiq_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enable for  LDO in IQ test buffer\"\n",
      "        },\n",
      "        \"cm_tiq_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables LDO fast charge for IQ test buffer\"\n",
      "        },\n",
      "        \"cm_tiq_ldo_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"If asserted the IQ Buffers LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "        },\n",
      "        \"cm_tiq_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Sets LDO output voltage for IQ test buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Data strength for the IQ test buffer\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Enables for IQ test buffer\"\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Noise filter bypass for IQ test buffer\"\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Sets bias current in IQ test buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"Chip Monitor\",\n",
      "            \"description\": \"Resistor programmability for the IQ test buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_amux_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables amux for the DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Channel selector for the amux in DualRx0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Data strength for the DualRx0 test buffer\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables the DualRx0  test buffer\"\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Noise filter bypass for DualRx0 test buffer\"\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Sets bias current in DualRx0 test buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Resistor programmability for the DualRx0 test buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables HT Port for DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_i_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Bias selector for the HT Port in DualRx0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables LDO for DualRx0 HT Port\"\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables LDO fast charge in  HT Port of DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables low-voltage range for LDO in HT Port of DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Sets HT Port LDO output voltage in DualRx0:\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_rfpwr_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"DualRx0 HT Port test buffer drive strenght selector\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_htest_state_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"DualRx0 HT Port test buffer channel selector\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_lo_bias_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"DualRx0 test buffer bias control\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_bp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Bypasses DualRx0  LDO and sets Vdd voltage from externas voltage source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ctrl_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Controls leakage current in LDO of DualRx0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ctrl_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Controls biasing current for LDO in DualRx0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables LDO for DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ena_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Fast charge bit for LDO in DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables low-voltage range for LDO of DualRx0\"\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0010\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Sets DualRx0  LDO output voltage:\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_amux_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables amux for the DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Channel selector for the amux in DualRx1\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_ds_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Data strength for the DualRx1 test buffer\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables the DualRx1  test buffer\"\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_flt_byp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Noise filter bypass for DualRx1 test buffer\"\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_ibias_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Sets bias current in DualRx1 test buffer\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_res_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Resistor programmability for the DualRx1 test buffer\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables HT Port for DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_htest_i_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Bias selector for the HT Port in DualRx1\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables LDO for DualRx1 HT Port\"\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables LDO fast charge in  HT Port of DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_lv_en_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables low-voltage range for LDO in HT Port of DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Sets HT Port LDO output voltage in DualRx1:\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_rfpwr_ctrl_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"DualRx1 HT Port test buffer drive strenght selector\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_htest_state_digi\": {\n",
      "            \"width\": 2,\n",
      "            \"default\": \"'b00\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"DualRx1 HT Port test buffer channel selector\",\n",
      "            \"msb\": \"1\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_lo_bias_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"DualRx1 test buffer bias control\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_bp_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Bypasses DualRx1  LDO and sets Vdd voltage from externas voltage source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ctrl_ileak_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Controls leakage current in LDO of DualRx1\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ctrl_ipt_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b010\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Controls biasing current for LDO in DualRx1\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables LDO for DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ena_fc_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Fast charge bit for LDO in DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_lv_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b1\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables low-voltage range for LDO of DualRx1\"\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_vset_digi\": {\n",
      "            \"width\": 4,\n",
      "            \"default\": \"'b0010\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Sets DualRx0  LDO output voltage:\",\n",
      "            \"msb\": \"3\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_quadtx0_amux_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables Amux for the QuadTx0\"\n",
      "        },\n",
      "        \"lo_quadtx0_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Channel selector for the amux in quadtx0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_quadtx0_obstx_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"0: TX LO, 1: RX LO, TX for FDD and RX for TDD\"\n",
      "        },\n",
      "        \"lo_quadtx1_amux_ena_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Enables Amux for the QuadTx1\"\n",
      "        },\n",
      "        \"lo_quadtx1_amux_sel_digi\": {\n",
      "            \"width\": 3,\n",
      "            \"default\": \"'b000\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"Channel selector for the amux in quadtx1\",\n",
      "            \"msb\": \"2\",\n",
      "            \"lsb\": \"0\"\n",
      "        },\n",
      "        \"lo_quadtx1_obstx_sel_digi\": {\n",
      "            \"width\": 1,\n",
      "            \"default\": \"'b0\",\n",
      "            \"sheet\": \"LO and LO Test Port\",\n",
      "            \"description\": \"0: TX LO, 1: RX LO, TX for FDD and RX for TDD\"\n",
      "        }\n",
      "    }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "top_registers = {\"regs\":{}}\n",
    "for sheet in regs_wb.sheetnames:\n",
    "    print (sheet)\n",
    "    headerrow = None\n",
    "    name_col = None\n",
    "    descr_col = None\n",
    "    defaults_col = None\n",
    "    on_state_col = None\n",
    "    width_col = None\n",
    "    for row in regs_wb[sheet].iter_rows(max_row=5):\n",
    "        for cell in row:\n",
    "            if cell.value == \"Block\":\n",
    "                headerrow = cell.row\n",
    "                print (f'{sheet} headercell = ',headerrow, cell.col_idx, cell.row)\n",
    "            if cell.value == 'RFA Top Pin Name':\n",
    "                name_col = cell.col_idx-1 \n",
    "            if cell.value == 'Description':\n",
    "                descr_col = cell.col_idx-1 \n",
    "            if cell.value == \"OFF state\":\n",
    "                defaults_col = cell.col_idx-1\n",
    "                on_state_col = cell.col_idx\n",
    "            if cell.value == 'Width':\n",
    "                width_col = cell.col_idx-1 \n",
    "        if headerrow:\n",
    "            break\n",
    "    if headerrow and name_col and defaults_col and width_col:\n",
    "        for row in regs_wb[sheet].iter_rows(min_row=headerrow+1):\n",
    "            #print (row[width_col].value)\n",
    "            try:\n",
    "                regmatch = re.match(r'^\\s*(?P<name>\\w[\\w\\d_]+)(?:<(?P<msb>\\d+):(?P<lsb>\\d+)>)?\\s*$',row[name_col].value)\n",
    "            except:\n",
    "                break    \n",
    "            if regmatch:\n",
    "                top_registers['regs'][regmatch.group('name')] = {\n",
    "                    'width': row[width_col].value,\n",
    "                    'default': ''.join([\"'b\",str(row[defaults_col].value)]),\n",
    "                    'sheet': sheet\n",
    "                    }\n",
    "                if row[descr_col].value:\n",
    "                    descr_match = re.match(r'(\\S.*\\S)',str(row[descr_col].value))\n",
    "                    if descr_match:\n",
    "                        top_registers['regs'][regmatch.group('name')]['description'] = descr_match.group(0)\n",
    "                if regmatch.group('msb'):\n",
    "                    top_registers['regs'][regmatch.group('name')]['msb'] = regmatch.group('msb')\n",
    "                    top_registers['regs'][regmatch.group('name')]['lsb'] = regmatch.group('lsb')\n",
    "                if isinstance(row[on_state_col].value, int):\n",
    "                    if row[on_state_col].value != row[defaults_col].value:\n",
    "                        top_registers['regs'][regmatch.group('name')]['on_value']= f\"'b{str(row[on_state_col].value)}\"\n",
    "                        #=  ''.join([\"'b\",str(row[block_on_col].value)])        pass\n",
    "            else: \n",
    "                print ('no match', row[name_col].value)\n",
    "\n",
    "\n",
    "print ( json.dumps(top_registers,indent=4))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "dut_spec = nt.load(\"rfa_top_spec.nt\", top='dict')\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0 registers did not have ports, - 911 did\n",
      "{\n",
      "    \"library\": \"H3HA0\",\n",
      "    \"name\": \"rfa_top\",\n",
      "    \"ports\": {\n",
      "        \"AMUX\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"ANALOG_HS_TEST1A_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ANALOG_HS_TEST1A_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ANALOG_HS_TEST1B_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ANALOG_HS_TEST1B_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ANALOG_HS_TEST2_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ANALOG_HS_TEST2_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"AVDD1P2_IL0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_IL1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_IL3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_IL4\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_ILPLL\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_ILVCO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_IL_CLK\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_LDO_CLK\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_OBSTX0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_OBSTX0_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_OBSTX1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_OBSTX1_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RFPLL0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RFPLL1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RFPLL2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RFPLL3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RVCO0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RVCO1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RVCO2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RVCO3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX0_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX0_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX1_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX1_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX2_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_RX3_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_SVCO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_TX0_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P2_TX1_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.2\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_BIAS\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_HSTP1A\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_HSTP1B\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_HSTP2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_IL0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_IL1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_IL3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_IL4\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_ILPLL\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_OBSTX0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_OBSTX1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RFPLL0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RFPLL1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RFPLL2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RFPLL3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RX0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RX1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RX2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_RX3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD1P8_SYSPLL\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_1P8_HKADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"1.8\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX0_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX0_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX1_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX1_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX2_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX2_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX3_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVDD_TX3_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"AVSS1P2_IL_CLK\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_BIAS\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_HKADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_HSTP1A\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_HSTP1B\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_HSTP2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_IL0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_IL1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_IL3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_IL4\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_ILPLL\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_ILVCO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_LDO_CLK\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_OBSTX0_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_OBSTX0_RFFE\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_OBSTX1_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_OBSTX1_RFFE\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RFPLL0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RFPLL1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RFPLL2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RFPLL3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RVCO0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RVCO1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RVCO2\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RVCO3\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX0_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX0_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX0_RFFE\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX1_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX1_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX1_RFFE\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX2_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX2_RFFE\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX3_ADC\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_RX3_RFFE\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_SVCO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_SYSPLL\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX0_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX0_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX0_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX1_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX1_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX1_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX2_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX2_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX3_PA\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"AVSS_TX3_PA_LO\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"EXT_IL_CLK_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_IL_CLK_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_0_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_0_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_1_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_1_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_2_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_2_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_3_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_LO_3_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_SYS_CLK_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"EXT_SYS_CLK_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"HKADC_IN0\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"HKADC_IN1\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"IL0A_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0A_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0A_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0A_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0B_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0B_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0B_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL0B_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1A_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1A_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1A_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1A_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1B_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1B_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1B_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL1B_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2A_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2A_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2A_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2A_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2B_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2B_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2B_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL2B_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3A_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3A_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3A_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3A_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3B_RX_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3B_RX_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3B_TX_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"IL3B_TX_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"REF_CLK_N\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"REF_CLK_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"REXT\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LDO_CX0\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LDO_CX1\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LDO_CX2\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LDO_CX3\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LPF_CX0\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LPF_CX1\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LPF_CX2\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RFPLL_LPF_CX3\": {\n",
      "            \"direction\": \"inputOutput\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX0_IN_M\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX0_IN_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX1_IN_M\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX1_IN_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX2_IN_M\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX2_IN_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX3_IN_M\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX3_IN_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_I_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_I_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_OBSTX0_IN_M\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_OBSTX0_IN_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_OBSTX2_IN_M\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_OBSTX2_IN_P\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_Q_N\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"RX_Q_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX0A_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX0A_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX0B_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX0B_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX1A_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX1A_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX1B_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX1B_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX2A_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX2A_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX2B_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX2B_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX3A_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX3A_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX3B_M\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"TX3B_P\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"analog\"\n",
      "        },\n",
      "        \"clk_fref\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"cm_amux_buffer_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_buffer_ds_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Data strength for amux test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_buffer_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_buffer_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables amux test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_buffer_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_buffer_flt_byp_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Filter bypass for test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_buffer_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_buffer_ibias_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the bias current in the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_buffer_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_buffer_res_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Resistor programmability for the test buffer bias\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the main amux\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_sel_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the channel to measure in the amux\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_temp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_temp_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the temperature/process sensor amux\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_amux_temp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_amux_temp_sel_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the channel to measure in the temp/process sensor amux\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_adc_ctrl1_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_adc_ctrl1_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"8 bits used to control the SAR ADC\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_adc_ctrl2_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_adc_ctrl2_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"8 bits used to control the SAR ADC\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_atrim_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_atrim_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"Accuracy trimming control for vrefp_1p4\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_clkgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_clkgen_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables clkgen on Hkadc\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_clkgen_en_div16_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_clkgen_en_div16_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables clkgen divider on Hkadc\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_dac_data_in_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_dac_data_in_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"10-bit DAC input\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_data_out_lv_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_data_out_lv_digo\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"description\": \"Data out of HKADC\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_done_lv_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_done_lv_digo\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"description\": \"Done signal ok the HKADC\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_en_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_en_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"ADC enable\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_fast_mode_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_fast_mode_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables ADC faster conversion mode\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_mode_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_mode_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Mode selection (ADC mode: 00 and DAC mode: 01) 10,11: not implemented\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_mux_sel_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_mux_sel_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Selector for analog input mux\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_osc_ok_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_osc_ok_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Oscillator OK signal. Needs to be 1 for the HKADC to start conversion.\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_pwr_ok_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_pwr_ok_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"OK signal input for the core supply (should be made high when the core supply is stable and up)\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_sample_clk_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_sample_clk_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables ADC to start sampling the analog input\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_sar_clk_ok_lv_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_sar_clk_ok_lv_digo\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"description\": \"Okay siginal, of the HKADC Clock\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_test_mode_en_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_test_mode_en_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables test mode\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_test_mode_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_test_mode_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the test signal\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_test_select_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_test_select_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects the test bus\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_vref_1p2_ok_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_vref_1p2_ok_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bandgap OK signal\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_vref_bypass_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_vref_bypass_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Used to bypass the vref buffer and use vdd_hv as the reference for the ADC. A test feature to use a higher Vref.\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_hkadc_vref_settle_prog_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_hkadc_vref_settle_prog_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Used to program the number of cycles for vref settling -> Given below for fast_mode_lv = 1 (fast mode) / 0 (slow mode)\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_ldo_hstst_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"cm_procsens_clk_div_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_clk_div_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Programs the counting duration against the Refclk\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_clkgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_clkgen_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables clkgen on process sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_data_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_data_digo\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"description\": \"Data out of process sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_data_ready_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_data_ready_digo\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"description\": \"Process sensor ready flag\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables Process sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_read_data_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_read_data_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Commands to read the process sensor data\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_rst_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_rst_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Reset all internal registers and counters\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_sel_osc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_sel_osc_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects device type used in ring oscillator for process sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_spare_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Spare bits for process sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_vdd_probe_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_vdd_probe_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables/disables supply voltage probing\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_procsens_vdd_probe_ungated_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_procsens_vdd_probe_ungated_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables/disables ungated supply voltage probing\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_buf_ds_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Data strength for amux temp buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Filter bypass for temp buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_buf_ibias_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the bias current in the temp buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_buf_res_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Resistor programmability for the temp buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_en_signal_con_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_en_signal_con_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables signal condition circuit for temp sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_offset_cal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_offset_cal_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Used for offset calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_sens_en_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_sens_en_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Should be made high to enable sensor\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_sens_offset_cal_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_sens_offset_cal_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Used for offset calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_sens_pwr_ok_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_sens_pwr_ok_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"OK signal input for the core supply (should be made high when the core supply is stable and up)\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_temp_sens_vref_1p2_ok_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_temp_sens_vref_1p2_ok_lv_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"OK signal for the 1p2 reference\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_buff_rfpwr_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_buff_rfpwr_ctrl_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"IQ test buffer drive strenght selector\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_channel_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_channel_sel_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"IQ test buffer channel selector\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_cml_buff_i_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_cml_buff_i_ctrl_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"IQ test buffer bias control\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_ldo_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable for  LDO in IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_ldo_fc_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO fast charge for IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"If asserted the IQ Buffers LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_ldo_vset_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets LDO output voltage for IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_oa_buf_ds_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Data strength for the IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_oa_buf_en_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables for IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_oa_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Noise filter bypass for IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_oa_buf_ibias_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets bias current in IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"cm_tiq_oa_buf_res_digi\",\n",
      "                \"blockid\": \"cm\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Chip Monitor\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Resistor programmability for the IQ test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0a_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0a_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa0a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0a_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0a_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0b_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0b_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0b_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa0b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa0b_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa0b_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1a_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1a_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1a_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa1a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1a_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1a_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1b_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1b_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1b_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa1b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa1b_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa1b_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2a_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2a_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2a_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa2a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2a_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2a_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2b_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2b_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2b_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa2b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa2b_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa2b_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3a_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3a_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3a_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa3a\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3a_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3a_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3b_ana_mux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_ena_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"AMUX enable bit\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_ana_mux_mon_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ana_mux_mon_sel_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"AMUX select bits\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_ck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3b_ck2dig_fdly_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2dig_fdly_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Fine delay bits for clock sent to TX-DFE\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_ck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ck2digsel_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select which phase to send to digital block (clock I+ or clock Q+)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_ena_lo_rcv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ena_lo_rcv_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock receiver inside DPA\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_iacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_cc_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_iacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iacw_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for I R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_ick_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_ick_dcc_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for I clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for I+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q- clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Tunable delay for Q+ clock in LO routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the fast charge for LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_lo_ictrl_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Control bias current driver inside the LO clock routing\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_nrz_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_nrz_ena_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable NRZ mode (BB DAC '1' vs RF DAC '0').\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_pck2dig\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3b_pck2digsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_pck2digsel_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Control bits for LO/p clock sent to digital (p being from 1 to 8)\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_qacw_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"10\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_cc_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 15,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC unary copy cells 24 to 10\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_qacw_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"24\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qacw_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 25,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0000000000000000000000000\",\n",
      "                \"description\": \"Amplitude Control Bits for Q R-DAC cells 24 to 0\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_qck_dcc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_qck_dcc_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"Duty cycle control bits for Q clock\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"dpa_reset_b_digi\",\n",
      "                \"blockid\": \"dpa3b\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"DPA\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset signal for DFFs\"\n",
      "            }\n",
      "        },\n",
      "        \"dpa3b_sync_tx_clock\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"dpa3b_sync_tx_dfe\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"drx_drx_rx1_rxadc_vldo_refq_A_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_drx_rx1_rxadc_vldo_refq_B_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_fbk_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_fbk_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_fwd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_fwd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_lo_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_lo_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_vco_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_vco_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_vco_hv_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rfpll_vldo_avdd_vco_hv_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_ldo_0p85_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_ldo_0p85_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_ldo_1p5_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_ldo_1p5_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_ldo_avdd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_ldo_avdd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_ldo_dvdd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_ldo_dvdd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo1p5_i_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo1p5_i_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo1p5_q_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo1p5_q_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_dv_i_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_dv_i_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_dv_q_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_dv_q_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_A_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_A_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_A_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_A_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_B_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_B_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_B_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refi_B_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_A_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_A_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_A_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_A_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_B_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_B_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_B_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx0_rxadc_vldo_refq_B_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_ldo_0p85_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_ldo_0p85_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_ldo_1p5_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_ldo_1p5_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_ldo_avdd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_ldo_avdd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_ldo_dvdd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_ldo_dvdd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo1p5_i_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo1p5_i_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo1p5_q_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo1p5_q_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_dv_i_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_dv_i_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_dv_q_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_dv_q_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_A_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_A_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_A_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_A_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_B_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_B_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_B_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refi_B_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refq_A_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refq_A_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refq_A_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refq_B_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refq_B_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx1_rxadc_vldo_refq_B_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx_htest_avdd_0p85_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"0.85\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"drx_rx_htest_avdd_0p85_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_nom\": \"0.85\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"dvdd\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"dvss\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"ground\"\n",
      "        },\n",
      "        \"il0_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il0_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il0_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il0_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il0_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il0_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il0_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il0_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il0_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il0_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il1_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il1_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il1_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il1_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il1_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il1_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il1_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il1_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il1_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il1_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il2_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il2_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il2_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il2_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il2_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il2_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il2_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il2_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il2_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il2_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il3_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il3_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il3_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il3_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il3_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il3_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il3_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il3_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il3_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il3_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il4_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il4_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il4_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il4_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il4_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il4_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il4_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il4\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il4_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il4_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il4_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il5_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il5_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il5_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il5_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il5_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il5_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il5_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il5\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il5_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il5_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il5_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il6_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il6_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il6_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il6_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il6_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il6_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il6_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il6\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il6_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il6_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il6_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il7_cm_cal_comp_out_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_cal_comp_out_digo\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_dig_intf_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_dig_intf_resetb_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ext_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ext_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL 0.85(lv_en=1) or 1.2V reg (lv_en=0)\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ext_reg_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_reg_vset_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Set voltage level\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ext_regfc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ext_regfc_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast Charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ibias_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_adj_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"1.2V regulator\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ibias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ibias_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pd_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_pll_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_buf_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_byp_dcc_clk_path_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Bypass PLL Clock Calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_cal_mux_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11\",\n",
      "                \"description\": \"Cal mux input selection\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_pll_dcc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_dcc_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable DCC Cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_pll_rx_clk_cal_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Byp Cal of RX Clk at PLL cal block\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ref_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_en_fc_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ref_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_hb_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ref_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_lv_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_cm_ref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_cm_ref_vset_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_lin_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_lin_gain_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx2tx_dta_fwd_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert the byte clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il7_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_45_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_e_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_byp_clk_ph_q_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cal_cmp_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cal_cmp_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdf_accum_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_accum_freeze_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdf_flip_input_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdf_flip_input_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_dbg_out_ctrl_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_hold_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_hold_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_int_freeze_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_int_freeze_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_integ_gain_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_integ_gain_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_load_accum_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_accum_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_load_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_load_int_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_loadreg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loadreg_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000000000000000000000000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_loop_o_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_loop_o_digo\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"InnoLink_SerDes\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_phase_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_phase_step_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_pol_inv_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map0_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map1_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0001\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map2_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map3_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0110\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map4_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map4_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1010\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map5_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map6_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map6_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1111\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_quad_map7_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_quad_map7_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1100\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_cdr_vote_mask_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_cdr_vote_mask_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkei_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkei_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkei_dcd_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkeq_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkeq_dcd_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkip_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkip_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkip_dcd_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_cal_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_clkqp_dcd_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_clkqp_dcd_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_config_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_config_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1101100000000110\",\n",
      "                \"description\": \"TBD\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dc_offset_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dc_offset_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dc_offset_cal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_deser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_deser_ls_data_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_deser_ls_data_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dig_flip_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dll_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dll_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_input_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the DLL input buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dll_locked_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_locked_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_dll_pfd_input_mux_bp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Swap dll inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_dta\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il7_rx_eq_bypass_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_bypass_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_eq_cap_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_cap_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"cap code\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_eq_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_eq_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_res_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"res code\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_eq_tia_size_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_eq_tia_size_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"tia gain\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_equ_bias_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_bias_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjust bias currrent steer into equalizer\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_equ_cal_active_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_cal_active_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vcom_cal_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_equ_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_equ_vref_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_equ_vref_vset_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_input_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_input_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ls_data\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il7_rx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pd_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_sign_45_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph45_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph45_cal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph90e_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph90e_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90e_cal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph90q_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph90q_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph90q_cal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph_cal_extnd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_extnd_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"extend phase cal range\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph_cal_sel_45_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_45_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select q/qe for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_dcd_ph_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select dcd or phase calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_ph_cal_sel_qi_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select i/q  or ie/qe clocks for phase cal\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_comp_vref_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pi_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_cal_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pi_flt_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_flt_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pi_slew_rate_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_slew_rate_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vflt_tst_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_pi_vref_tst_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_pi_vref_tst_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_qclk2deser_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_qclk2deser_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_reset_b_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_rsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_rsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rsync_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_rx2tx_lbk_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_cal_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_cal_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_fltr_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_ibcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_ibcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ibcal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_ical_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_ical_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_ical_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_ical_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_iref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_iref_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_qbcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_qbcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qbcal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_qcal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_sa_qcal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_sa_qcal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_term_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_cal_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_term_dc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_dc_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_term_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_term_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_res_code_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_term_vcom_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_term_vcom_vsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_term_vcom_vsel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_tx2rx_lbk_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_vcom_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_vcom_cal_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_rx_vcom_cal_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_rx_vcom_cal_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx2rx_int_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx2rx_int_lbk_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select internal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_byte_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_byte_sync_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il7_tx_config_cntrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_config_cntrl_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000110100000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_dig_flip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_dig_flip_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_drvr_is_hz_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_drvr_is_hz_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dig send 1 when drvr is on HZ mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_dta\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il7_tx_ls_data\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"il7_tx_ls_dta_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ls_dta_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select low speed data\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_para_rate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_para_rate_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" enable the div2 for 8Gbps\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_pd_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pd_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" power down\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_byp_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_sign_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pll_clk_dcc_val_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_predrvr_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_buff_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"no use\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_predrvr_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_adj_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX pre-driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_predrvr_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX pre-driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX pre-driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_predrvr_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX pre-driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_pretap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_code_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting pre-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_pretap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_pretap_disable_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale pre-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rate_clk_pol_inv_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" invert rate clock polarity\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_reg_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_adj_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"adjusting TX driver LDO output voltage (default=1V)\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_reg_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_reg_fltr_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_fltr_byp_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" bypass LP filter for TX driver LDO reference\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_reg_hb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_hb_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable TX driver LDO high Iload mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_reg_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reg_lv_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" enable the lower TX driver output voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_res_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_res_code_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"on_value\": \"'b110000\",\n",
      "                \"description\": \"adjusting main tap output voltage swing\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_reset_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_reset_b_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"0\\\" reset\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rx_det_2dig_n_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_n_digo\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outn goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rx_det_2dig_p_digo\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_det_2dig_p_digo\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"description\": \"txrx detector outp goes to dig\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rx_ext_lbk_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" select extarnal loopback data\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rxdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable txrx detector\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rxdet_puls_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_puls_in_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"digital send pulse to detect rx\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_rxdet_vref_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_rxdet_vref_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"reference voltage setting for reveiver detect comparator\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_sel_cmp_out2dig_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"SEL Cal  Comp source TX=1 or RX=0\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_ser_dta_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_dta_sel_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" select the data from serializer for pr-driver\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_ser_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_ser_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"\\\"1\\\" enable serializer\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_tap_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_code_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"adjusting post-tap amplitude\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_tap_disable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tap_disable_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"\\\"1\\\" Disbale post-tap\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_tsync_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Digital tsync start\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_tx_tsync_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_tx_tsync_en_digi\",\n",
      "                \"blockid\": \"il7\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable tsync\"\n",
      "            }\n",
      "        },\n",
      "        \"il7_vldo_cm_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il7_vldo_tx_drvr_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il7_vldo_tx_predrv_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il_amux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_amux_ena_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable amux\"\n",
      "            }\n",
      "        },\n",
      "        \"il_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_amux_sel_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"test sel\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_en_tst_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_en_tst_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO output voltage to be connected to PIN amux_out\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_enable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_enable_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable clock tree buffer back-to-back inverters\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_en_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_fc_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_lven_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Enable LDO lven input\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_vco_bypass_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Control LDO bypass input\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_vco_ctrlileak_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Control LDO ileak inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_vco_ctrlipt_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Control LDO ipt inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_clk_tree_ldo_vset_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"Control LDO vset inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"il_dual0_vldo_1p2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il_dual1_vldo_1p2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il_dual2_vldo_1p2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il_dual3_vldo_1p2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il_hstport_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hstport_ds_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ds test sel\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hstport_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hstport_ibias_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1111\",\n",
      "                \"description\": \"diff stg tail current\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hstport_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hstport_ldo_fc_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hstport_test_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hstport_test_en_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"test enable\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hstport_test_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hstport_test_sel_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"test sel\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hststport_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hststport_ldo_bypass_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypass ldo\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hststport_ldo_ctrl_iileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hststport_ldo_ctrl_iileak_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001\",\n",
      "                \"description\": \"leakege current control\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hststport_ldo_ctrl_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hststport_ldo_ctrl_ipt_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ipt bias control\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hststport_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hststport_ldo_en_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"enable hstsport\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hststport_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hststport_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"enable low voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"il_hststport_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"il_hststport_ldo_vset_digi\",\n",
      "                \"blockid\": \"il\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"ldo output cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"il_ldo_hs_tst_port_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"il_vldo_clktree_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"ilpll_bsbnd_div16_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_div16_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Enables the DIV 16 digital clock generator\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_div16_pol_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_div16_pol_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Changes the polarity of the DIV 16 digital clock generator\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_ext_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_ext_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the external clock for the ILCLK\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_hsdiv2_ctrl_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01\",\n",
      "                \"description\": \"Sets the biasing point of the primary divider by 2 in the Baseband divider\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_hsdiv2_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the primary divider by 2 in the Baseband divider, this signal needs to be asserted if using the VCO as the ILCLK generator.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_hsdiv2_fc_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the fast charge for the biasing circuit of the primary divider by 2\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_hsdiv3_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the divider by 3 in the Baseband divider, the use of this divider depends on the frequency to synthesis\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_bsbnd_lsdiv2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_bsbnd_lsdiv2_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the secondary divider by 2 in the Baseband divider, the use of this divider depends on the frequency to synthesis\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_buf_ds_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"Selects the drive strength of the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_buf_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bias fast charge of the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_buf_ibias_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Bias current selector for the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_buf_res_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10\",\n",
      "                \"description\": \"Resistor trim for the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the local AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_amux_sel_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the channel of the AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the bias IBG current\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the bias INP current\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the bias IPT current\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01111\",\n",
      "                \"description\": \"Calibration of the replica resistor, target value 48.6kOhm\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects different test for Bias circuit\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_cp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_cp_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the Charge Pump\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_cp_ib_dw_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_cp_ib_dw_ctrl_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0011\",\n",
      "                \"description\": \"Sets DN current in 20uA steps of the Charge Pump, total current is = 160uA + 20uA*code\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_cp_ib_up_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_cp_ib_up_ctrl_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0011\",\n",
      "                \"description\": \"Sets UP current in 20uA steps of the Charge Pump, total current is = 160uA + 20uA*code\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_cp_ileak_dw_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_cp_ileak_dw_ctrl_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"To inject a negative offset current (sink) to Charge Pump output in 2.5uA steps.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_cp_ileak_up_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_cp_ileak_up_ctrl_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"To inject a positive offset current (source) to Charge Pump output in 2.5uA steps.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dig_500mhz_clkm\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ilpll_dig_500mhz_clkp\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"ilpll_dsm_clk_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_clk_sel_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"0 : FBK CLK is used for dsm_clk\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dsm_dither_level_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_dither_level_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dither level\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dsm_dither_method_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_dither_method_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"0 : dither injected to DSM input\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dsm_enable_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_enable_ds_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables delta_sigma division, using num/den\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dsm_n_int_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_n_int_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001001\",\n",
      "                \"description\": \"Sets integer division\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dsm_spare_reg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_spare_reg_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"General dsm Spare Registers\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_dsm_ssc_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_dsm_ssc_resetb_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"DSM reset, active low\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_fdbk_path_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_fdbk_path_resetb_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Reset of the Feedback Path, assert low\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_bypass_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypasses Baseband divider LDO and sets 1.8 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_ctrlileak_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001\",\n",
      "                \"description\": \"Controls leakage current in the Baseband divider LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_ctrlipt_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b101\",\n",
      "                \"description\": \"Controls biasing current for Baseband divider LDO OA, for debugging only.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Baseband divider LDO enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_en_fc_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Baseband divider LDO fast charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_lven_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"If asserted the Baseband divider LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_bsbnd_div_vset_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\",\n",
      "                \"description\": \"Sets Baseband divider LDO output voltage, nominal 1.05V\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_bypass_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypasses Feedback path LDO and sets 1.2 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_ctrlileak_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001\",\n",
      "                \"description\": \"Controls leakage current in the Feedback path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_ctrlipt_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001\",\n",
      "                \"description\": \"Controls biasing current for Feedback path LDO OA, for debugging only.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Feedback path LDO enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_en_fc_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Feedback path LDO fast charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_lven_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"If asserted the Feedback path LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_sc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_sc_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"shorting the two feedback ldo outputs\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fdbk_div_vset_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"Sets Feedback divider LDO output voltage, nominal 0.85V\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_bypass_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypasses Foward path LDO and sets 1.8 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_ctrlileak_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001\",\n",
      "                \"description\": \"Controls leakage current in the Foward path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_ctrlipt_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b101\",\n",
      "                \"description\": \"Controls biasing current for Foward path LDO OA, for debugging only.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Feedback divider LDO enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_fc_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Feedback divider LDO fast charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_lven_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"If asserted the Feedback divider LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_fwdpath_vset_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0101\",\n",
      "                \"description\": \"Sets Feedback divider LDO output voltage, nominal 1.05V\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_bypass_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypasses VCO LDO and sets 1.2 volts from external source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_ctrlileak_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls leakage current in the VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_ctrlipt_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls biasing current for VCO LDO OA, for debugging only.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"VCO LDO enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_fc_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"VCO LDO fast charge enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_lven_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"If asserted the VCO LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ldo_vco_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ldo_vco_vset_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"Sets VCO LDO output voltage, nominal 1.05V\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_lpf_c1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_lpf_c1_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b11110\",\n",
      "                \"on_value\": \"'b11111\",\n",
      "                \"description\": \"Selects LPF C1: 5pF*C1_code\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_lpf_c2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_lpf_c2_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\",\n",
      "                \"description\": \"Selects LPF C2: 0.25pF*C2_code\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_lpf_c3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_lpf_c3_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Selects LPF C3: 1pF*C3_code\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_lpf_r1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_lpf_r1_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b01000\",\n",
      "                \"description\": \"Selects LPF R1: 1.2K*R1_code\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_mmd_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_mmd_sel_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b011011\",\n",
      "                \"description\": \"Fix division ratio of the Feedback Path\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_pfd_delay_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_pfd_delay_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Increase the PFD internal delay, for debugging only\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_pfd_edge_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_pfd_edge_sel_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Invert the sampling edge of the PFD, for debugging only\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_scc_wave_type_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_scc_wave_type_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Select the wave for Spread Spectrum Clocking\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_spare_reg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_spare_reg_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"General ilpll Spare Registers\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ssc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ssc_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable Spread spectrum clocking\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ssc_frac_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"21\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ssc_frac_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 22,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0011010110000010110101\",\n",
      "                \"description\": \"Set the fractional part of the DSM that will be modulated by the Spread Spectrum Clocking\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ssc_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ssc_step_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0000000110000100\",\n",
      "                \"description\": \"Step size for sawtooth or triangle variation of dsmout\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ssc_stepmult_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ssc_stepmult_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b00000001\",\n",
      "                \"description\": \"From 1 to 255. Multiplies the step size at DSM output by 1 to 255\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_ssc_thresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"20\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_ssc_thresh_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 21,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b001111101000000011111\",\n",
      "                \"description\": \"Maximum level of triangle or sawtooth waveforms. Only use positive values\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_tst_ext_vctrl_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_tst_ext_vctrl_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the option to write or read the VCTRL using the AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_tst_ext_vctrl_write_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_tst_ext_vctrl_write_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"This register puts the external VCTRL in write mode, otherwise it would be on read mode, to enable this feature we need to assert ilpll_tst_ext_vctrl_en_dig register\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_tst_int_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_tst_int_vset_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Internal calibration mode, possible values are:\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_amux_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable visibility of the internal DC voltage of the VCO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_bias_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"VCO tail current enable\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_bias_ibg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_bias_ibg_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\",\n",
      "                \"description\": \"VCO IBG contribution to tail current selection\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_bias_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_bias_ipt_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b10100\",\n",
      "                \"description\": \"VCO IPT contribution to tail current selection\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_buffer_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_buffer_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable the output buffer stage of the VCO, needs to be disable if using an external source.\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_cfix_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_cfix_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"NC\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_coarse_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_coarse_code_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1000000000\",\n",
      "                \"description\": \"Tuning bits for the VCO capbank\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_core_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_core_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the CORE circuitry of the VCO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_en_temp_comp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_en_temp_comp_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Enables the amount of Temperature compensation for VCO 000 - No compensation to 111 Max compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_fc_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"VCO fast charge enable for core circuitry\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_kvco_boost_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_kvco_boost_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Doubles the effective KVCO of the VCO if asserted\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_rdac_temp_comp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_rdac_temp_comp_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"RDAC Trim to set the VPTAT value of the VCO, needs to be trim to 0.5V\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_spares_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_spares_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"General vco Spare Registers\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_temp_ca_ibg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_temp_ca_ibg_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b0111\",\n",
      "                \"description\": \"IBG coefficient current used for the VCO Temperature Compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_temp_cb_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_temp_cb_ipt_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"IPT coefficient current used for the RFPLL VCO Temperature Compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_varbias1_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_varbias1_sel_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"VCO first varactor voltage bias\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vco_varbias2_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vco_varbias2_sel_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b110\",\n",
      "                \"description\": \"VCO second varactor voltage bias\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vctrl_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"ilpll_vctrl_en_digi\",\n",
      "                \"blockid\": \"ilpll\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"InnoLink_SerDes\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Enables VCTRL to the VCO\"\n",
      "            }\n",
      "        },\n",
      "        \"ilpll_vldo_bsbnd_div_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"ilpll_vldo_bsbnd_div_1p05\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"ilpll_vldo_fdbk_div_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"ilpll_vldo_fwdpath_1p05\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"ilpll_vldo_vco_0p85\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"lo_div_p_a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"lo_div_p_b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"lo_div_p_ra\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"lo_div_p_rb\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"lo_drx0_amux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_amux_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables amux for the DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_amux_sel_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Channel selector for the amux in DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_amux_buf_ds_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Data strength for the DualRx0 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_amux_buf_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the DualRx0  test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_amux_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Noise filter bypass for DualRx0 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_amux_buf_ibias_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets bias current in DualRx0 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_amux_buf_res_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Resistor programmability for the DualRx0 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables HT Port for DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_i_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_i_ctrl_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Bias selector for the HT Port in DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_ldo_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO for DualRx0 HT Port\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_ldo_fc_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO fast charge in  HT Port of DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables low-voltage range for LDO in HT Port of DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_ldo_vset_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets HT Port LDO output voltage in DualRx0:\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_rfpwr_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_rfpwr_ctrl_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"DualRx0 HT Port test buffer drive strenght selector\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_htest_state_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_htest_state_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"DualRx0 HT Port test buffer channel selector\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_bias_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_bias_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"DualRx0 test buffer bias control\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_bp_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypasses DualRx0  LDO and sets Vdd voltage from externas voltage source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ctrl_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_ctrl_ileak_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Controls leakage current in LDO of DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ctrl_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_ctrl_ipt_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Controls biasing current for LDO in DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO for DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_ena_fc_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge bit for LDO in DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_lv_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Enables low-voltage range for LDO of DualRx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx0_lo_ldo_vset_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0010\",\n",
      "                \"description\": \"Sets DualRx0  LDO output voltage:\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_amux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_amux_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables amux for the DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_amux_sel_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Channel selector for the amux in DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_amux_buf_ds_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Data strength for the DualRx1 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_amux_buf_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the DualRx1  test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_amux_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Noise filter bypass for DualRx1 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_amux_buf_ibias_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets bias current in DualRx1 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_amux_buf_res_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Resistor programmability for the DualRx1 test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables HT Port for DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_i_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_i_ctrl_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Bias selector for the HT Port in DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_ldo_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO for DualRx1 HT Port\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_ldo_fc_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO fast charge in  HT Port of DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables low-voltage range for LDO in HT Port of DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_ldo_vset_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets HT Port LDO output voltage in DualRx1:\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_rfpwr_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_rfpwr_ctrl_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"DualRx1 HT Port test buffer drive strenght selector\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_htest_state_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_htest_state_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"DualRx1 HT Port test buffer channel selector\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_bias_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_bias_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"DualRx1 test buffer bias control\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_bp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_bp_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypasses DualRx1  LDO and sets Vdd voltage from externas voltage source -- \\\"1\\\" - Bypass LDO, \\\"0\\\" - No Bypass LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ctrl_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_ctrl_ileak_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Controls leakage current in LDO of DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ctrl_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_ctrl_ipt_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Controls biasing current for LDO in DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables LDO for DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_ena_fc_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge bit for LDO in DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_lv_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Enables low-voltage range for LDO of DualRx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_drx1_lo_ldo_vset_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0010\",\n",
      "                \"description\": \"Sets DualRx0  LDO output voltage:\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_quadtx0_amux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_quadtx0_amux_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables Amux for the QuadTx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_quadtx0_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_quadtx0_amux_sel_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Channel selector for the amux in quadtx0\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_quadtx0_obstx_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_quadtx0_obstx_sel_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"0: TX LO, 1: RX LO, TX for FDD and RX for TDD\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_quadtx1_amux_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_quadtx1_amux_ena_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables Amux for the QuadTx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_quadtx1_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_quadtx1_amux_sel_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Channel selector for the amux in quadtx1\"\n",
      "            }\n",
      "        },\n",
      "        \"lo_quadtx1_obstx_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"lo_quadtx1_obstx_sel_digi\",\n",
      "                \"blockid\": \"lo\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"LO and LO Test Port\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"0: TX LO, 1: RX LO, TX for FDD and RX for TDD\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_amux_sel_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Master bias amux selector\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_buff_drive_strength_selector_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_buff_drive_strength_selector_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Data strength for the amux in master bias\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_buff_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_buff_en_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Master bias test buffer enable\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_buff_filter_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_buff_filter_bypass_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Master bias test buffer fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_buff_ibias_selector_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_buff_ibias_selector_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Master bias test buffer bias selector\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_buff_resistor_cal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_buff_resistor_cal_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Master bias test buffer resistor calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_enable_amux_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_enable_amux_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Master bias amux enable\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_il_enable_cal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_il_enable_cal_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables tx drvr impedance calibration\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_il_res_adj_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_il_res_adj_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"bin/lin search for tx drvr imp. cal\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ivref_rcode_60k_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ivref_rcode_60k_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b10000\",\n",
      "                \"description\": \"cal IBG current\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ivref_rcode_8p6k_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ivref_rcode_8p6k_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b01111\",\n",
      "                \"description\": \"cal PTAT Current\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ivref_rcode_inp10k_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ivref_rcode_inp10k_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b01111\",\n",
      "                \"description\": \"cal INP CUrrent\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ivref_rcode_inp60k_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ivref_rcode_inp60k_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b01111\",\n",
      "                \"description\": \"cal INP CUrrent\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ivref_test_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ivref_test_en_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables test of currents\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ivref_test_isel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ivref_test_isel_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects currents for test output\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ldo_ipt_cntl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ldo_ipt_cntl_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables internal ipt current into LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_ldo_vset_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b01\",\n",
      "                \"description\": \"Adjust mb LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"mb_rcal_isel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"mb_rcal_isel_digi\",\n",
      "                \"blockid\": \"mb\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"Masterbias\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select current for cal with external res\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_adc_write_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_write_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the functions bypass and main enable\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_amux_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_amux_buf_ds_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b010\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bb_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bb_ctrl_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bb_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bb_g_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bb_g_ctrl_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"NC\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bbf_nw_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_ds_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b010\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bbf_nw_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_en_fc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the fast charge function in the voltage reference block\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bbf_nw_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_ibias_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0010\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bbf_nw_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_ladder_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the resistor ladder in the voltage reference block\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bbf_nw_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_res_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b10\",\n",
      "                \"description\": \"Sets the resistance value of the RDAC wich generates the bias voltaje.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_bbf_nw_vcm_ctl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_vcm_ctl_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b110\",\n",
      "                \"description\": \"Input for set up the voltage reference in a range of 666mV to 776mV for 0 and 7 codes respectively. Default value=6 for 760mV in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_cap_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_cap_ctrl_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Input for set up the capacitance value in the base band filter (non-available control capacitors)\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_bias_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_bias_ena_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bias control of the clock tree of observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_bypass_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the LDO of the observation tx clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_ctrl_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ctrl_ileak_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Leakage control for the observation tx clock tree LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_ctrl_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ctrl_ipt_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"IPT control for the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ena_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ena_fc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_lv_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Low-voltage control for the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_rx_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_rx_ena_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the observation tx LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_rx_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_rx_ena_fc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the observation tx LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_rx_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_rx_ictrl_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0010\",\n",
      "                \"description\": \"Bias control of the observation tx LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_clk_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_vset_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets the voltage of the observation tx clock tree LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_tst_buf_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_tst_buf_byp_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_core_tst_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_tst_buf_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the test buffer after BBF\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_amux_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_amux_sel_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls of the AMUX above\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_mix_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_bias_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_mix_bias_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_bias_ip_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the mixer DC-bias voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_mix_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_mix_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_ibias_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the ref. current for the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_mix_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_res_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_spare_bits_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_spare_bits_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000000000000000000000\",\n",
      "                \"description\": \"NC\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_ctb_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_ctc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_dc_err_sink_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_dc_err_surc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the TIA opamp, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_op_cc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_op_rc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_i_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_rt_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_ladder_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_ctb_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_ctc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_dc_err_sink_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_dc_err_surc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code for IIP2 cal. code forQ-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_op_cc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_op_rc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_q_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_rt_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_vcm_buf_ibias_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the TIA Vcm buffer ref. current\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_vcm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_vcm_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_fe_tia_vcm_set_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_vcm_set_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_hv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_hv_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_hv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_hv_fc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_hv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_hv_vset_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_bypass_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_ctrlileak_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls the current drawn from LV LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_ctrlipt_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls the bias current of opamp in LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_fc_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_lven_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_ldo_lv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_vset_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_rf_fe_lo_en_dc25_gen_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_rf_fe_lo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_rf_fe_lo_en_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_test_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_test_buf_ibias_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Observation tx buffer bias control\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_test_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_test_buf_res_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Observation tx buffer resistor control\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx0_test_buf_term_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_test_buf_term_ena_digi\",\n",
      "                \"blockid\": \"obstx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Termination enable of the obstx test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_adc_write_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_write_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the functions bypass and main enable\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_amux_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_amux_buf_ds_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b010\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bb_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bb_ctrl_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bb_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bb_g_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bb_g_ctrl_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"NC\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bbf_nw_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_ds_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b010\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bbf_nw_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_en_fc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the fast charge function in the voltage reference block\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bbf_nw_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_ibias_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0010\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bbf_nw_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_ladder_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the resistor ladder in the voltage reference block\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bbf_nw_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_res_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b10\",\n",
      "                \"description\": \"Sets the resistance value of the RDAC wich generates the bias voltaje.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_bbf_nw_vcm_ctl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_bbf_nw_vcm_ctl_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b110\",\n",
      "                \"description\": \"Input for set up the voltage reference in a range of 666mV to 776mV for 0 and 7 codes respectively. Default value=6 for 760mV in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_cap_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_cap_ctrl_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Input for set up the capacitance value in the base band filter (non-available control capacitors)\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_bias_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_bias_ena_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bias control of the clock tree of observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_bypass_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the LDO of the observation tx clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_ctrl_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ctrl_ileak_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Leakage control for the observation tx clock tree LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_ctrl_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ctrl_ipt_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"IPT control for the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ena_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_ena_fc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_lv_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Low-voltage control for the observation tx LDO clock tree\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_rx_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_rx_ena_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the observation tx LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_rx_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_rx_ena_fc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the observation tx LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_rx_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_rx_ictrl_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0010\",\n",
      "                \"description\": \"Bias control of the observation tx LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_clk_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_clk_vset_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Sets the voltage of the observation tx clock tree LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_tst_buf_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_tst_buf_byp_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_core_tst_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_core_tst_buf_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the test buffer after BBF\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_amux_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_amux_sel_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls of the AMUX above\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_mix_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_bias_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_mix_bias_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_bias_ip_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the mixer DC-bias voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_mix_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_mix_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_ibias_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the ref. current for the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_mix_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_mix_buf_res_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_spare_bits_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_spare_bits_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000000000000000000000\",\n",
      "                \"description\": \"NC\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_ctb_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_ctc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_dc_err_sink_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_dc_err_surc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the TIA opamp, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_op_cc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_op_rc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_i_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_i_rt_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_ladder_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_ctb_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_ctc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_dc_err_sink_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_dc_err_surc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code for IIP2 cal. code forQ-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_op_cc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_op_rc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_q_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_q_rt_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_vcm_buf_ibias_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the TIA Vcm buffer ref. current\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_vcm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_vcm_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_fe_tia_vcm_set_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_fe_tia_vcm_set_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_hv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_hv_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_hv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_hv_fc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_hv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_hv_vset_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_bypass_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_ctrlileak_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls the current drawn from LV LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_ctrlipt_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls the bias current of opamp in LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_fc_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_lven_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_ldo_lv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_ldo_lv_vset_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_rf_fe_lo_en_dc25_gen_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_rf_fe_lo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_rf_fe_lo_en_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_test_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_test_buf_ibias_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Observation tx buffer bias control\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_test_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_test_buf_res_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Observation tx buffer resistor control\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx1_test_buf_term_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_test_buf_term_ena_digi\",\n",
      "                \"blockid\": \"obstx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Termination enable of the obstx test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_1p5ldo_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_en_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO 1.5V i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_1p5ldo_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_en_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO 1.5V q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_1p5ldo_fc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_fc_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_1p5ldo_fc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_fc_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_1p5ldo_vset_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_vset_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_1p5ldo_vset_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_vset_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current source cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling avdd ldo output value\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ai_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_amux_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_amux_sel_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"selecting AMUX control lines\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_cali_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_ena_m_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_cali_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_ena_p_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_cali_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_val_m_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_cali_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_val_p_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_calq_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_ena_m_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_calq_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_ena_p_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_calq_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_val_m_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_calq_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_val_p_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ckin_edgsel_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ckin_edgsel_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ckin_edgsel_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ckin_edgsel_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable CLK generation (25% sample)\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_i0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i0_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_i1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i1_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_i2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i2_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_i3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i3_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_q0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q0_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_q1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q1_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_q2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q2_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_clk_skew_q3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q3_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_curgen_ctrl_bg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_curgen_ctrl_bg_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"BG_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_curgen_ctrl_np_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_curgen_ctrl_np_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"NP_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_curgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_curgen_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling Current Generation\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dac_delay_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dac_delay_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop i-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dac_delay_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dac_delay_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop q-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo current leak cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ipt current cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_di_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_i0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i0_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_i1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i1_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_i2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i2_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_i3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i3_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_q0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q0_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_q1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q1_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_q2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q2_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_dith_q3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q3_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_en_adci_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_en_adci_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_en_adcq_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_en_adcq_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_gain_buf_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_gain_buf_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl ipth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_gain_buf_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_gain_buf_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl qpth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_i_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_inbuf_curctrl_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_inbuf_curctrl_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_inbuf_curctrl_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_inbuf_curctrl_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"en avdd ldo qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ipt current cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_aq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd ldo bypass qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd_ldo enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_ldo_dq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_q_en_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_short_daci_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_short_daci_in_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_short_dacq_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_short_dacq_in_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_spare_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_tc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_tc_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_tc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_tc_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_test_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_test_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_tst_rescal_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Scale of Current measurment at AMX\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref0_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref0_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref0_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref0_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref1_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref1_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref1_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref1_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref2_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref2_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref2_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref2_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref3_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref3_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref3_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref3_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref_en_i_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc0_vref_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref_en_q_digi\",\n",
      "                \"blockid\": \"obstx_adc0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_1p5ldo_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_en_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO 1.5V i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_1p5ldo_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_en_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO 1.5V q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_1p5ldo_fc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_fc_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_1p5ldo_fc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_fc_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_1p5ldo_vset_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_vset_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_1p5ldo_vset_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_1p5ldo_vset_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current source cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling avdd ldo output value\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ai_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ai_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_amux_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_amux_sel_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"selecting AMUX control lines\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_cali_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_ena_m_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_cali_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_ena_p_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_cali_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_val_m_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_cali_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_cali_val_p_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_calq_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_ena_m_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_calq_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_ena_p_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_calq_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_val_m_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_calq_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_calq_val_p_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ckin_edgsel_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ckin_edgsel_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ckin_edgsel_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ckin_edgsel_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable CLK generation (25% sample)\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_i0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i0_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_i1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i1_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_i2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i2_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_i3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_i3_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_q0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q0_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_q1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q1_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_q2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q2_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_clk_skew_q3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_clk_skew_q3_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_curgen_ctrl_bg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_curgen_ctrl_bg_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"BG_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_curgen_ctrl_np_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_curgen_ctrl_np_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"NP_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_curgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_curgen_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling Current Generation\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dac_delay_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dac_delay_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop i-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dac_delay_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dac_delay_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop q-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo current leak cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ipt current cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_di_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_di_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_i0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i0_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_i1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i1_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_i2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i2_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_i3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_i3_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_q0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q0_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_q1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q1_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_q2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q2_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_dith_q3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_dith_q3_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_en_adci_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_en_adci_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_en_adcq_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_en_adcq_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_gain_buf_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_gain_buf_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl ipth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_gain_buf_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_gain_buf_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl qpth\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_i_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_inbuf_curctrl_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_inbuf_curctrl_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_inbuf_curctrl_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_inbuf_curctrl_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"en avdd ldo qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ipt current cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_aq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_aq_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_bypass_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd ldo bypass qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd_ldo enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_fc_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_ileak_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_ipt_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_lv_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_ldo_dq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_ldo_dq_vset_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_q_en_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_short_daci_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_short_daci_in_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_short_dacq_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_short_dacq_in_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_spare_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_tc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_tc_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_tc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_tc_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_test_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_test_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_tst_rescal_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Scale of Current measurment at AMX\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref0_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref0_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref0_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref0_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref1_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref1_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref1_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref1_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref2_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref2_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref2_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref2_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref3_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref3_set_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref3_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref3_set_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref_en_i_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstx_adc1_vref_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"obstx_adc_vref_en_q_digi\",\n",
      "                \"blockid\": \"obstx_adc1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"OBSTX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"obstxadc0_ck_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_ck_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_en_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_en_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_i_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_i_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_i_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_i_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_q_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_q_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_q_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_out_q_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_valid_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_data_valid_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dataoutvld_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dataoutvld_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith0_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith0_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith0_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith0_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith1_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith1_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith1_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith1_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith2_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith2_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith2_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith2_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith3_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith3_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith3_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc0_dith3_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_ck_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_ck_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_en_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_en_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_i_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_i_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_i_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_i_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_q_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_q_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_q_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_out_q_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_valid_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_data_valid_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dataoutvld_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dataoutvld_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith0_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith0_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith0_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith0_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith1_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith1_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith1_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith1_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith2_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith2_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith2_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith2_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith3_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith3_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith3_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc1_dith3_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc_clkx1a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc_clkx1b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc_clkx2a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"obstxadc_clkx2b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"qtx_obstx_ldo_0p85_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstx_ldo_0p85_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstx_ldo_1p5_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstx_ldo_1p5_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_cldo1p5_q_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_cldo1p5_q_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_ldo_avdd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_ldo_avdd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_ldo_dvdd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_ldo_dvdd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo1p5_i_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo1p5_i_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_dv_i_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_dv_i_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_dv_q_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_dv_q_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_A_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_A_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_A_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_A_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_B_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_B_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_B_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refi_B_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_A_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_A_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_A_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_A_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_B_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_B_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_B_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_obstxadc_vldo_refq_B_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_fbk_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_fbk_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_fwd_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_fwd_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_lo_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_lo_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_vco_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_vco_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_vco_hv_A\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"qtx_rfpll_vldo_avdd_vco_hv_B\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"rfpll0_cp_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_in_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump NMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_cp_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_ip_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump PMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_cp_leakn_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakn_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump NMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_cp_leakp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakp_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump PMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_dithermethod_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithermethod_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects DSM dithering method. 0:dither applied to input, 1: dither applied to quantizer\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_dithlvl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithlvl_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"selects DSM dithering level. 0: no dithering 3:highest level of dithering\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables DSM when high\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_frac_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"21\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_frac_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 22,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000000000\",\n",
      "                \"description\": \"DSM fractional part (signed binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_integ_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_integ_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"DSM integer (unsinged binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_ssc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables SSC\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_ssc_mode_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_mode_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects SSC wave forms. 0: triangle, 1: ramp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_ssc_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_step_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"selects SSC step size  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_ssc_stepmult_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_stepmult_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"selects SSC step multiplier update rate (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_dsm_ssc_thresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"20\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_thresh_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 21,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000000000000000000\",\n",
      "                \"description\": \"selects pick of the ramp or triangle  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk path\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fdbk LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fdbk_ndiv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ndiv_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"set MMD divider (Fix div) division ratio to \\\"ndiv+8\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fwd_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fwd_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fwd_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fwd_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_fwd_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fwd LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IBG current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for INP current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IPT current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lo_div_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_div_ctrl_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set division ratio at Lopath 0: reset mod,e 1: no division VCO test mode, N: divide by N valid for N=2,4,8,10,12\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lo_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lo_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lo_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lo_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lo_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set lo_path LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lpf_c1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c1_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C1 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lpf_c3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c3_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C3 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lpf_r2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r2_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R2 resistor\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_lpf_r3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r3_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R3 resistor 100 for SVCO and 111 for QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_pfd_delay_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfd_delay_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"set delay of PFD feedback\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_pfdcp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfdcp_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables PFD and CP\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_resetb_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Resets RFPLL\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_tc_capset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_capset_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"sets ramp generation cap for temp comp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_tc_ck\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rfpll0_tc_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_code_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Temprature compensation code\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_tc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables Temprature compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_tc_hithresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_hithresh_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Upper threshold for Vctrl 01 for 800mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_tc_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_ibias_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Temprature compensation ramp current control\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_tc_lothresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_lothresh_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Lower threshold for Vctrl 10 for 200mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_calen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_calen_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables VCO calibration (only 1 when calibration VCO)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_capsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_capsel_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"select the number of caps switched on in VCO CAP BANK\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_kvco_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_kvco_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"select KVCO. 0: lowest KVCO  3:highest KVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypassed VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set  VCO LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll0_vco_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_sel_digi\",\n",
      "                \"blockid\": \"rfpll0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select operational VCO. 0:SVCO 1:QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_cp_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_in_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump NMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_cp_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_ip_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump PMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_cp_leakn_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakn_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump NMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_cp_leakp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakp_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump PMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_dithermethod_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithermethod_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects DSM dithering method. 0:dither applied to input, 1: dither applied to quantizer\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_dithlvl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithlvl_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"selects DSM dithering level. 0: no dithering 3:highest level of dithering\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables DSM when high\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_frac_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"21\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_frac_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 22,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000000000\",\n",
      "                \"description\": \"DSM fractional part (signed binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_integ_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_integ_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"DSM integer (unsinged binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_ssc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables SSC\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_ssc_mode_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_mode_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects SSC wave forms. 0: triangle, 1: ramp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_ssc_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_step_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"selects SSC step size  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_ssc_stepmult_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_stepmult_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"selects SSC step multiplier update rate (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_dsm_ssc_thresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"20\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_thresh_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 21,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000000000000000000\",\n",
      "                \"description\": \"selects pick of the ramp or triangle  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk path\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fdbk LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fdbk_ndiv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ndiv_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"set MMD divider (Fix div) division ratio to \\\"ndiv+8\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fwd_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fwd_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fwd_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fwd_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_fwd_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fwd LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IBG current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for INP current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IPT current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lo_div_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_div_ctrl_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set division ratio at Lopath 0: reset mod,e 1: no division VCO test mode, N: divide by N valid for N=2,4,8,10,12\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lo_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lo_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lo_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lo_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lo_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set lo_path LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lpf_c1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c1_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C1 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lpf_c3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c3_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C3 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lpf_r2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r2_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R2 resistor\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_lpf_r3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r3_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R3 resistor 100 for SVCO and 111 for QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_pfd_delay_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfd_delay_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"set delay of PFD feedback\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_pfdcp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfdcp_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables PFD and CP\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_resetb_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Resets RFPLL\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_tc_capset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_capset_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"sets ramp generation cap for temp comp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_tc_ck\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rfpll1_tc_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_code_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Temprature compensation code\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_tc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables Temprature compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_tc_hithresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_hithresh_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Upper threshold for Vctrl 01 for 800mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_tc_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_ibias_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Temprature compensation ramp current control\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_tc_lothresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_lothresh_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Lower threshold for Vctrl 10 for 200mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_calen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_calen_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables VCO calibration (only 1 when calibration VCO)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_capsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_capsel_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"select the number of caps switched on in VCO CAP BANK\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_kvco_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_kvco_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"select KVCO. 0: lowest KVCO  3:highest KVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypassed VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set  VCO LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll1_vco_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_sel_digi\",\n",
      "                \"blockid\": \"rfpll1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select operational VCO. 0:SVCO 1:QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_cp_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_in_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump NMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_cp_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_ip_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump PMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_cp_leakn_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakn_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump NMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_cp_leakp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakp_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump PMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_dithermethod_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithermethod_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects DSM dithering method. 0:dither applied to input, 1: dither applied to quantizer\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_dithlvl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithlvl_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"selects DSM dithering level. 0: no dithering 3:highest level of dithering\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables DSM when high\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_frac_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"21\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_frac_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 22,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000000000\",\n",
      "                \"description\": \"DSM fractional part (signed binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_integ_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_integ_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"DSM integer (unsinged binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_ssc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables SSC\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_ssc_mode_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_mode_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects SSC wave forms. 0: triangle, 1: ramp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_ssc_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_step_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"selects SSC step size  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_ssc_stepmult_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_stepmult_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"selects SSC step multiplier update rate (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_dsm_ssc_thresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"20\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_thresh_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 21,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000000000000000000\",\n",
      "                \"description\": \"selects pick of the ramp or triangle  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk path\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fdbk LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fdbk_ndiv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ndiv_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"set MMD divider (Fix div) division ratio to \\\"ndiv+8\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fwd_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fwd_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fwd_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fwd_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_fwd_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fwd LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IBG current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for INP current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IPT current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lo_div_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_div_ctrl_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set division ratio at Lopath 0: reset mod,e 1: no division VCO test mode, N: divide by N valid for N=2,4,8,10,12\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lo_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lo_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lo_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lo_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lo_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set lo_path LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lpf_c1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c1_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C1 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lpf_c3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c3_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C3 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lpf_r2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r2_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R2 resistor\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_lpf_r3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r3_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R3 resistor 100 for SVCO and 111 for QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_pfd_delay_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfd_delay_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"set delay of PFD feedback\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_pfdcp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfdcp_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables PFD and CP\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_resetb_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Resets RFPLL\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_tc_capset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_capset_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"sets ramp generation cap for temp comp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_tc_ck\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rfpll2_tc_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_code_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Temprature compensation code\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_tc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables Temprature compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_tc_hithresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_hithresh_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Upper threshold for Vctrl 01 for 800mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_tc_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_ibias_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Temprature compensation ramp current control\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_tc_lothresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_lothresh_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Lower threshold for Vctrl 10 for 200mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_calen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_calen_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables VCO calibration (only 1 when calibration VCO)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_capsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_capsel_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"select the number of caps switched on in VCO CAP BANK\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_kvco_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_kvco_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"select KVCO. 0: lowest KVCO  3:highest KVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypassed VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set  VCO LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll2_vco_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_sel_digi\",\n",
      "                \"blockid\": \"rfpll2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select operational VCO. 0:SVCO 1:QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_cp_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_in_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump NMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_cp_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_ip_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"charge pump PMOS current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_cp_leakn_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakn_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump NMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_cp_leakp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_cp_leakp_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"charge pump PMOS leakage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_dithermethod_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithermethod_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects DSM dithering method. 0:dither applied to input, 1: dither applied to quantizer\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_dithlvl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_dithlvl_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"selects DSM dithering level. 0: no dithering 3:highest level of dithering\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables DSM when high\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_frac_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"21\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_frac_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 22,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000000000\",\n",
      "                \"description\": \"DSM fractional part (signed binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_integ_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"5\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_integ_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 6,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000\",\n",
      "                \"description\": \"DSM integer (unsinged binary)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_ssc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables SSC\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_ssc_mode_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_mode_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selects SSC wave forms. 0: triangle, 1: ramp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_ssc_step_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_step_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"selects SSC step size  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_ssc_stepmult_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_stepmult_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"selects SSC step multiplier update rate (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_dsm_ssc_thresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"20\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_dsm_ssc_thresh_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 21,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000000000000000000000\",\n",
      "                \"description\": \"selects pick of the ramp or triangle  (use SSC calculator)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk path\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fdbk LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fdbk LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fdbk LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fdbk_ndiv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fdbk_ndiv_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"set MMD divider (Fix div) division ratio to \\\"ndiv+8\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fwd_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fwd_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables fwd LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fwd_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fwd_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put fwd LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_fwd_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_fwd_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set fwd LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IBG current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for INP current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses current mirror filter for IPT current\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lo_div_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_div_ctrl_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set division ratio at Lopath 0: reset mod,e 1: no division VCO test mode, N: divide by N valid for N=2,4,8,10,12\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lo_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypasses lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lo_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables lo_path LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lo_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lo_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put lo_path LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lo_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lo_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set lo_path LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lpf_c1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c1_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C1 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lpf_c3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_c3_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf C3 cap\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lpf_r2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r2_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R2 resistor\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_lpf_r3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_lpf_r3_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"set value of lpf R3 resistor 100 for SVCO and 111 for QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_pfd_delay_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfd_delay_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"set delay of PFD feedback\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_pfdcp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_pfdcp_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables PFD and CP\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_resetb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_resetb_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Resets RFPLL\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_tc_capset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_capset_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"sets ramp generation cap for temp comp\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_tc_ck\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rfpll3_tc_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_code_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Temprature compensation code\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_tc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables Temprature compensation\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_tc_hithresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_hithresh_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Upper threshold for Vctrl 01 for 800mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_tc_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_ibias_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Temprature compensation ramp current control\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_tc_lothresh_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_tc_lothresh_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Lower threshold for Vctrl 10 for 200mV\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_calen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_calen_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enables VCO calibration (only 1 when calibration VCO)\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_capsel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_capsel_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"description\": \"select the number of caps switched on in VCO CAP BANK\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_kvco_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_kvco_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"select KVCO. 0: lowest KVCO  3:highest KVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_ldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_bypass_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bypassed VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_en_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_fc_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in fast charge mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_lv_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"put  VCO LDO in low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_ldo_vset_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"set  VCO LDO output voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rfpll3_vco_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rfpll_vco_sel_digi\",\n",
      "                \"blockid\": \"rfpll3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RFPLL\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select operational VCO. 0:SVCO 1:QVCO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_bb_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_ctrl_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"on_value\": \"'b1000000000\",\n",
      "                \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_bb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_bb_g_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_g_ctrl_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"on_value\": \"'b10000\",\n",
      "                \"description\": \"Gain control of the receiver baseband filter\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_tst_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_tst_buf_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the test buffer after BBF\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_core_txt_buf_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_txt_buf_byp_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_sel_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls of the AMUX above\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_mix_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_mix_bias_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_ip_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the mixer DC-bias voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_mix_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_mix_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Controls the ref. current for the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_mix_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_res_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_spare_bits_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_spare_bits_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000000000000000000000\",\n",
      "                \"description\": \"Bits <3:0> 4-bit MSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15 ; Bits <7:4>  4-bit MSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15; Bits <31:8> are not used\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctb_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_cc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_rc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_i_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_rt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_ladder_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctb_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code for IIP2 cal. code forQ-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_cc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_rc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_q_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_rt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the TIA Vcm buffer ref. current\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_vcm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_fe_tia_vcm_set_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_set_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b101\",\n",
      "                \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_hv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_hv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_fc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_hv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_vset_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_bypass_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlileak_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the current drawn from LV LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlipt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the bias current of opamp in LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_fc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_lven_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_ldo_lv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_vset_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LO buffer of the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the LO buffer in the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ictrl_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Bias control of the LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_lo_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_dc25_gen_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rf_fe_lo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_1p5ldo_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_1p5ldo_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_1p5ldo_fc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_1p5ldo_fc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_1p5ldo_vset_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_1p5ldo_vset_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_bypass_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_fc_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ileak_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ipt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current source cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_lv_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling avdd ldo output value\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ai_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_vset_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_sel_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"selecting AMUX control lines\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_cali_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_m_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_cali_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_p_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_cali_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_m_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_cali_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_p_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_calq_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_m_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_calq_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_p_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_calq_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_m_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_calq_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_p_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ck_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_ck_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_ckin_edgsel_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ckin_edgsel_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables CLK generation (25% sample)\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_i0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i0_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_i1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i1_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_i2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i2_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_i3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i3_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_q0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q0_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_q1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q1_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_q2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q2_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clk_skew_q3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q3_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_clkx1a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_clkx1b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_clkx2a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_clkx2b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_curgen_ctrl_bg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_bg_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"BG_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_curgen_ctrl_np_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_np_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"NP_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_curgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling Current Generation\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dac_delay_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop i-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dac_delay_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop q-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_data_en_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_en_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_i_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_i_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_i_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_i_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_q_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_q_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_q_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_out_q_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_valid_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_data_valid_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dataoutvld_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dataoutvld_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_di_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_bypass_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_di_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_di_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_fc_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_di_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_ipt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ipt current cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_di_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_lv_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_di_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_vset_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith0_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith0_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith0_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith0_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith1_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith1_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith1_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith1_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith2_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith2_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith2_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith2_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith3_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith3_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith3_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith3_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx0_rxadc_dith_i0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i0_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_i1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i1_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_i2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i2_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_i3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i3_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_q0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q0_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_q1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q1_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_q2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q2_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dith_q3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q3_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_dvddldo_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dvddldo_ileak_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_en_adci_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adci_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_en_adcq_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adcq_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_gain_buf_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl ipth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_gain_buf_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl qpth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_i_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ld_aq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ld_aq_bypass_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_aq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"en avdd ldo qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_aq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_fc_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_aq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ileak_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_aq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ipt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ipt current cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_aq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_lv_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_aq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_vset_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_bypass_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd ldo bypass qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"dvdd_ldo enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_fc_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ileak_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ipt_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_lv_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_ldo_dq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_vset_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_q_en_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_short_daci_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_daci_in_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_short_dacq_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_dacq_in_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_spare_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_tc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_tc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_test_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_test_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Scale of Current measurment at AMX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref0_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref0_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref1_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref1_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref2_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref2_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref3_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref3_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_i_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx0_rxadc_vref_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_q_digi\",\n",
      "                \"blockid\": \"rx0\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_bb_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_ctrl_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"on_value\": \"'b1000000000\",\n",
      "                \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_bb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_bb_g_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_g_ctrl_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"on_value\": \"'b10000\",\n",
      "                \"description\": \"Gain control of the receiver baseband filter\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_tst_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_tst_buf_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the test buffer after BBF\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_core_txt_buf_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_txt_buf_byp_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_sel_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls of the AMUX above\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_mix_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_mix_bias_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_ip_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the mixer DC-bias voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_mix_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_mix_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Controls the ref. current for the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_mix_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_res_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_spare_bits_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_spare_bits_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000000000000000000000\",\n",
      "                \"description\": \"Bits <3:0> 4-bit MSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15 ; Bits <7:4>  4-bit MSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15; Bits <31:8> are not used\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctb_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_cc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_rc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_i_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_rt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_ladder_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctb_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code for IIP2 cal. code forQ-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_cc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_rc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_q_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_rt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the TIA Vcm buffer ref. current\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_vcm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_fe_tia_vcm_set_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_set_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b101\",\n",
      "                \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_hv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_hv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_fc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_hv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_vset_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_bypass_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlileak_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the current drawn from LV LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlipt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the bias current of opamp in LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_fc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_lven_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_ldo_lv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_vset_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LO buffer of the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the LO buffer in the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ictrl_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Bias control of the LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_lo_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_dc25_gen_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rf_fe_lo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_1p5ldo_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_1p5ldo_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_1p5ldo_fc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_1p5ldo_fc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_1p5ldo_vset_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_1p5ldo_vset_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_bypass_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_fc_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ileak_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ipt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current source cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_lv_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling avdd ldo output value\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ai_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_vset_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_sel_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"selecting AMUX control lines\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_cali_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_m_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_cali_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_p_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_cali_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_m_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_cali_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_p_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_calq_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_m_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_calq_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_p_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_calq_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_m_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_calq_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_p_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ck_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_ck_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_ckin_edgsel_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ckin_edgsel_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables CLK generation (25% sample)\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_i0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i0_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_i1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i1_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_i2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i2_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_i3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i3_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_q0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q0_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_q1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q1_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_q2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q2_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clk_skew_q3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q3_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_clkx1a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_clkx1b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_clkx2a\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_clkx2b\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_curgen_ctrl_bg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_bg_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"BG_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_curgen_ctrl_np_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_np_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"NP_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_curgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling Current Generation\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dac_delay_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop i-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dac_delay_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop q-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_data_en_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_en_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_i_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_i_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_i_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_i_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_q_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_q_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_q_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_out_q_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_valid_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_data_valid_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dataoutvld_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dataoutvld_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_di_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_bypass_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_di_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_di_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_fc_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_di_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_ipt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ipt current cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_di_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_lv_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_di_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_vset_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith0_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith0_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith0_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith0_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith1_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith1_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith1_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith1_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith2_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith2_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith2_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith2_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith3_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith3_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith3_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith3_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx1_rxadc_dith_i0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i0_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_i1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i1_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_i2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i2_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_i3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i3_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_q0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q0_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_q1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q1_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_q2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q2_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dith_q3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q3_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_dvddldo_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dvddldo_ileak_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_en_adci_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adci_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_en_adcq_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adcq_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_gain_buf_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl ipth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_gain_buf_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl qpth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_i_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ld_aq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ld_aq_bypass_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_aq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"en avdd ldo qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_aq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_fc_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_aq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ileak_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_aq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ipt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ipt current cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_aq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_lv_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_aq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_vset_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_bypass_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd ldo bypass qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"dvdd_ldo enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_fc_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ileak_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ipt_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_lv_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_ldo_dq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_vset_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_q_en_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_short_daci_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_daci_in_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_short_dacq_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_dacq_in_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_spare_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_tc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_tc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_test_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_test_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Scale of Current measurment at AMX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref0_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref0_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref1_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref1_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref2_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref2_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref3_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref3_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_i_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx1_rxadc_vref_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_q_digi\",\n",
      "                \"blockid\": \"rx1\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_bb_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_ctrl_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"on_value\": \"'b1000000000\",\n",
      "                \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_bb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_bb_g_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_g_ctrl_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"on_value\": \"'b10000\",\n",
      "                \"description\": \"Gain control of the receiver baseband filter\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_tst_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_tst_buf_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the test buffer after BBF\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_core_txt_buf_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_txt_buf_byp_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_sel_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls of the AMUX above\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_mix_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_mix_bias_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_ip_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the mixer DC-bias voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_mix_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_mix_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Controls the ref. current for the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_mix_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_res_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_spare_bits_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_spare_bits_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000000000000000000000\",\n",
      "                \"description\": \"Bits <3:0> 4-bit MSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15 ; Bits <7:4>  4-bit MSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15; Bits <31:8> are not used\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctb_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_cc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_rc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_i_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_rt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_ladder_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctb_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code for IIP2 cal. code forQ-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_cc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_rc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_q_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_rt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the TIA Vcm buffer ref. current\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_vcm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_fe_tia_vcm_set_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_set_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b101\",\n",
      "                \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_hv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_hv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_fc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_hv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_vset_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_bypass_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlileak_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the current drawn from LV LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlipt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the bias current of opamp in LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_fc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_lven_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_ldo_lv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_vset_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LO buffer of the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the LO buffer in the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ictrl_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Bias control of the LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_lo_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_dc25_gen_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rf_fe_lo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_1p5ldo_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_1p5ldo_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_1p5ldo_fc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_1p5ldo_fc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_1p5ldo_vset_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_1p5ldo_vset_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_bypass_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_fc_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ileak_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ipt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current source cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_lv_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling avdd ldo output value\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ai_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_vset_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_sel_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"selecting AMUX control lines\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_cali_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_m_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_cali_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_p_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_cali_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_m_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_cali_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_p_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_calq_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_m_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_calq_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_p_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_calq_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_m_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_calq_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_p_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ck_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_ck_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_ckin_edgsel_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ckin_edgsel_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables CLK generation (25% sample)\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_i0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i0_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_i1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i1_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_i2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i2_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_i3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i3_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_q0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q0_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_q1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q1_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_q2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q2_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_clk_skew_q3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q3_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_curgen_ctrl_bg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_bg_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"BG_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_curgen_ctrl_np_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_np_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"NP_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_curgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling Current Generation\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dac_delay_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop i-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dac_delay_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop q-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_data_en_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_en_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_i_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_i_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_i_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_i_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_q_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_q_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_q_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_out_q_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_valid_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_data_valid_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dataoutvld_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dataoutvld_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_di_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_bypass_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_di_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_di_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_fc_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_di_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_ipt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ipt current cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_di_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_lv_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_di_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_vset_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith0_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith0_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith0_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith0_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith1_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith1_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith1_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith1_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith2_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith2_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith2_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith2_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith3_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith3_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith3_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith3_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx2_rxadc_dith_i0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i0_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_i1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i1_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_i2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i2_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_i3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i3_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_q0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q0_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_q1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q1_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_q2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q2_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dith_q3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q3_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_dvddldo_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dvddldo_ileak_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_en_adci_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adci_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_en_adcq_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adcq_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_gain_buf_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl ipth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_gain_buf_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl qpth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_i_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ld_aq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ld_aq_bypass_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_aq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"en avdd ldo qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_aq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_fc_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_aq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ileak_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_aq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ipt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ipt current cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_aq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_lv_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_aq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_vset_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_bypass_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd ldo bypass qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"dvdd_ldo enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_fc_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ileak_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ipt_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_lv_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_ldo_dq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_vset_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_q_en_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_short_daci_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_daci_in_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_short_dacq_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_dacq_in_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_spare_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_tc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_tc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_test_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_test_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Scale of Current measurment at AMX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref0_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref0_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref1_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref1_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref2_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref2_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref3_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref3_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_i_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx2_rxadc_vref_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_q_digi\",\n",
      "                \"blockid\": \"rx2\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_bb_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"9\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_ctrl_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 10,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000\",\n",
      "                \"on_value\": \"'b1000000000\",\n",
      "                \"description\": \"Bandwidth control input terminal. Since 4.44MHz to 640HMz for 0 and 1000 codes, respectively, in TT corner.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_bb_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Input to able=0/ disable=1 the voltaje reference and decoder blocks\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_bb_g_ctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_bb_g_ctrl_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"on_value\": \"'b10000\",\n",
      "                \"description\": \"Gain control of the receiver baseband filter\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the bias top, inside the rx_mix_tia_bbf_top\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of BG current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_bias_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of 1/R current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass 11K resistor, for RC-filter of PTAT current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_bias_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Selects the resistor value of current*R function before routing Vbg,Vinp or Vptat to AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_bias_tstctrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_bias_tstctrl_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Selects Vbg, Vinp, or Vptat to be routed to AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_tst_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_tst_buf_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the test buffer after BBF\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_core_txt_buf_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_core_txt_buf_byp_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables a bypass path inside the test buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the AMUX at \\\"rx_mix_tia_bbf_top\\\"\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_amux_sel_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls of the AMUX above\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_mix_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_mix_bias_ip_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_bias_ip_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the mixer DC-bias voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_mix_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the mixer DC-bias buffer after the current-mirror\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_mix_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Controls the ref. current for the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_mix_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_mix_buf_res_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Controls the resistor to bias devices inside the mixer DC-bias buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_spare_bits_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"31\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_spare_bits_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 32,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000000000000000000000\",\n",
      "                \"description\": \"Bits <3:0> 4-bit MSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15 ; Bits <7:4>  4-bit MSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15; Bits <31:8> are not used\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctb_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_ctc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code IIP2 cal. code for I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, I-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_cc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_op_rc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp I-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_i_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_i_rt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, I-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_ladder_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_ladder_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_ctb_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"6\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctb_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 7,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000\",\n",
      "                \"description\": \"Controls the fine TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_ctc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_ctc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Controls the coarse TIA feedback cap, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_sink_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Negative code for IIP2 cal. code for Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_dc_err_surc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Positive code for IIP2 cal. code forQ-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the TIA opamp, Q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_op_cc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_cc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-cap of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_op_rc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_op_rc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the compensation-resistor of TIA opamp Q-path, values should be 0,1,3, 7\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_q_rt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_q_rt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"5-bit LSB of Control <9:0> for the TIA-Gain, Q-path, values: 0, 1, 3, 7, 15, 31\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_buf_ibias_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Controls the TIA Vcm buffer ref. current\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_vcm_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the buffer after the resistor-ladder for TIA opamp Vcm ref.\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_fe_tia_vcm_set_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_fe_tia_vcm_set_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b101\",\n",
      "                \"description\": \"Selects the value of TIA Vcm voltage, from the resistor-ladder\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_hv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the high-voltage (1.5V) RX LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_hv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_fc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_hv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_hv_vset_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_bypass_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass the HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlileak_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the current drawn from LV LDO output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_ctrlipt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"on_value\": \"'b100\",\n",
      "                \"description\": \"Controls the bias current of opamp in LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the LV LDO, Vout= 0.921+0.0187*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_fc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Bypass a 385K resistor on RC filter the ref. voltage of LV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_lven_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Change the Vout of LV LDO, Vout= 0.741+0.0149*ldo_lv_vset\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_ldo_lv_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_ldo_lv_vset_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Selects the value of HV LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_ena_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LO buffer of the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_ena_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ena_fc_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Fast charge of the LO buffer in the receiver\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_ictrl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_ictrl_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"on_value\": \"'b1000\",\n",
      "                \"description\": \"Bias control of the LO buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_iq_delay_i_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_m_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_iq_delay_i_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_i_p_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive I channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_iq_delay_q_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_m_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the negative Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_lo_iq_delay_q_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_lo_iq_delay_q_p_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"Delay control for the positive Q channel of the observation tx\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_dc25_gen_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the 50% to 25% block for Mixer LO\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rf_fe_lo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rf_fe_lo_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables the last LO buffer, before RC biasing of the mixer\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_1p5ldo_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_1p5ldo_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_en_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enables LDO 1.5V q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_1p5ldo_fc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_1p5ldo_fc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_fc_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"Bypass 1.5v LDO Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_1p5ldo_vset_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_1p5ldo_vset_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_1p5ldo_vset_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"1.5v LDO output setting q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_bypass_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables avdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_fc_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ileak_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_ipt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo current source cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_lv_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling avdd ldo output value\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ai_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ai_vset_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_amux_sel_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"selecting AMUX control lines\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_cali_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_m_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_cali_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_ena_p_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_cali_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_m_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_cali_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_cali_val_p_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_calq_ena_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_m_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_calq_ena_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_ena_p_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Enabled Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_calq_val_m_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_m_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Negative Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_calq_val_p_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_calq_val_p_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 14,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000000000\",\n",
      "                \"description\": \"Calibration Value for Positive Cap q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ck_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_ck_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_ckin_edgsel_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample i-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ckin_edgsel_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ckin_edgsel_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"selecting rising/fall of sample q-path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables CLK generation (25% sample)\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_i0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i0_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_i1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i1_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_i2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i2_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_i3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_i3_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_q0_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q0_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC0_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_q1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q1_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC1_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_q2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q2_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC2_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_clk_skew_q3_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_clk_skew_q3_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b01000000\",\n",
      "                \"description\": \"CLK_skewing_ADC3_qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_curgen_ctrl_bg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_bg_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"BG_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_curgen_ctrl_np_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_ctrl_np_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"NP_current_cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_curgen_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_curgen_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enabling Current Generation\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dac_delay_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop i-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dac_delay_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dac_delay_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Varying delay of asyncron logic loop q-pth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_data_en_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_en_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_i_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_i_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_i_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_i_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_q_0\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_q_1\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_q_2\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_out_q_3\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"13\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_valid_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_data_valid_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dataoutvld_i\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dataoutvld_q\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_di_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_bypass_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_di_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables dvdd LDO ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_di_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_fc_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass dvdd-ldo Filter i_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_di_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_ipt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ipt current cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_di_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_lv_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_di_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_di_vset_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith0_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith0_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith0_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith0_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith1_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith1_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith1_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith1_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith2_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith2_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith2_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith2_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith3_i_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith3_i_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith3_q_n\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith3_q_p\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"rx3_rxadc_dith_i0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i0_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_i1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i1_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_i2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i2_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_i3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_i3_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_q0_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q0_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC0 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_q1_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q1_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC1 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_q2_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q2_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC2 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dith_q3_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dith_q3_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable psedo-Randon noise injection ADC3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_dvddldo_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_dvddldo_ileak_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo current leak cntrl\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_en_adci_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adci_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_en_adcq_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_en_adcq_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Enable ADC0,1,2,3 qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_gain_buf_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl ipth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_gain_buf_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_gain_buf_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"input buffer gain cntrl qpth\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_i_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_i_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_inbuf_curcctrl_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Input buffer current cntrl ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ld_aq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ld_aq_bypass_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_aq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"en avdd ldo qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_aq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_fc_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Bypass avdd-ldo Filter q_path\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_aq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ileak_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_aq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_ipt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"avdd_ldo ipt current cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_aq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_lv_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_aq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_aq_vset_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting avdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_bypass_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"dvdd ldo bypass qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"dvdd_ldo enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_fc_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_fc_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ileak_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_ipt_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"dvdd_ldo ileak cntrl qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_lv_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_lv_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enabling dvdd-ldo high voltage output qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_ldo_dq_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_ldo_dq_vset_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"Setting dvdd ldo out put voltage\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_q_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_q_en_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Power down ADC qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_short_daci_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_daci_in_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_short_dacq_in_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_short_dacq_in_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"short the CDAC to VCM qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_spare_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_spare_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_tc_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_tc_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tc_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Delay control for latching out put qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_test_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_test_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000000\",\n",
      "                \"description\": \"RESERVED\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_tst_rescal_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_tst_rescal_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b00000\",\n",
      "                \"description\": \"Scale of Current measurment at AMX\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref0_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref0_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref0_set_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC0 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref1_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref1_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref1_set_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC1 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref2_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref2_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref2_set_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC2 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref3_set_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref3_set_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref3_set_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"ADC3 Reference Voltage level setting qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref_en_i_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_i_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable ipath\"\n",
      "            }\n",
      "        },\n",
      "        \"rx3_rxadc_vref_en_q_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"rx_rxadc_vref_en_q_digi\",\n",
      "                \"blockid\": \"rx3\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"RX\",\n",
      "                \"default\": \"'b0000\",\n",
      "                \"description\": \"ADC0/1/2/3 enable qpath\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_en_tst_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_en_tst_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO output voltage to be connected to PIN amux_out\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_enable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_enable_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable ADC clock tree buffer back-to-back inverters\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_fc_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_lven_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Enable LDO lven input\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_vco_bypass_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Control LDO bypass input\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_vco_ctrlileak_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Control LDO ileak inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_vco_ctrlipt_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Control LDO ipt inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_ldo_vset_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"Control LDO vset inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select Inputs, not used\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clk_tree_spare_reg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clk_tree_spare_reg_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"General Spare Registers\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clkbuf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clkbuf_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"enable adc clock buf\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_adc_clkrate_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_adc_clkrate_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"adc clock rate selection, 0=983M,1=491M, 2=244M\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_clk\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"digital\"\n",
      "        },\n",
      "        \"sys_clocks_amux_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_clocks_amux_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable amux\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_clocks_amux_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_clocks_amux_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"amux selection\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_coarse_cfix_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_coarse_cfix_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"bit to fo shift VCO tuning range with a fixed step (if needed)\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cp_a_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cp_a_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"charge pump current selection If sys_cp_b=0 then:\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cp_b_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cp_b_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"charge pump 2x current\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cp_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cp_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"charge pump enable\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cp_skew_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cp_skew_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"charge pump skew select\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cpldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cpldo_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"charge pump ldo enable\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cpldo_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cpldo_en_fc_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"charge pump ldo fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cpldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cpldo_lv_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"charege pump ldo low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_cpldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_cpldo_vset_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0100\",\n",
      "                \"description\": \"charege pump ldo output voltage control\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_div6_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_div6_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Select between a divider by 6 or a divider by 6.5\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_div6p5_rst_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_div6p5_rst_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"reset pin for div6p5\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_hkadc_clk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_hkadc_clk_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable hkadc\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ibg_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ibg_flt_byp_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable ibg filter bypass\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ibias_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ibias_ref_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"ref buffer ibias enable\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_il_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_il_ref_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable il pll ref clk\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_inp_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_inp_flt_byp_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable ibg filter bypass\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ipt_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ipt_flt_byp_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable ibg filter bypass\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_lbhbmux_cl_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_lbhbmux_cl_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"sys pll loop filter c3 control at the amux\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ldo_adc_clktree\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_ldo_clk_ref\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_ldo_fbk_path\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_ldo_fwdpath\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_ldo_ref_rfpll_clktree\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_ldo_serdes\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_ldo_vco\": {\n",
      "            \"direction\": \"output\",\n",
      "            \"porttype\": \"power\",\n",
      "            \"supply_type\": \"volts\"\n",
      "        },\n",
      "        \"sys_lockdet_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_lockdet_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"lock detect enbale\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_lpf_c1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_lpf_c1_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b11010\",\n",
      "                \"description\": \"sys pll loop filter c1\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_lpf_c2_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_lpf_c2_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b11100\",\n",
      "                \"description\": \"sys pll loop filter c2\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_lpf_r1_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_lpf_r1_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00111\",\n",
      "                \"description\": \"sys pll loop filter r1\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_mmd_ldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_mmd_ldo_lv_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"mmd ldo low voltage mode\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_mmldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_mmldo_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"mmd ldo enable\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_mmldo_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_mmldo_en_fc_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"mmd ldo fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_mmldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_mmldo_vset_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0100\",\n",
      "                \"description\": \"mmd ldo output voltage control\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_pfd_edge_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_pfd_edge_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"sys pll pfd edge selection\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_pll_pmonclk_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_pll_pmonclk_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable pmon cock\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_en_tst_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_en_tst_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO output voltage to be connected to PIN amux_out\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_enable_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_enable_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable Ref clock tree buffer back-to-back inverters\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"Enable LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_fc_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable LDO fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_lven_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_lven_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"Enable LDO lven input\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_vco_bypass_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Control LDO bypass input\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_vco_ctrlileak_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Control LDO ileak inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_vco_ctrlipt_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"Control LDO ipt inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_ldo_vset_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1011\",\n",
      "                \"description\": \"Control LDO vset inputs\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"Select Inputs, not used\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_clk_tree_spare_reg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"15\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_clk_tree_spare_reg_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 16,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0000000000000000\",\n",
      "                \"description\": \"General Spare Registers\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_outbuf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_outbuf_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable sys clock\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_ref_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_ref_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b00\",\n",
      "                \"description\": \"select ref\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_rfpll_ref_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_rfpll_ref_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable rf pll ref clock\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_select_divider6p5_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_select_divider6p5_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"select 6p5 div\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_bias_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_bias_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"enable vco bias\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_coarse_code_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"7\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_coarse_code_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 8,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b10000000\",\n",
      "                \"description\": \"vco calibration code\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_core_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_core_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"enable vco core\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_core_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_core_en_fc_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"enable vco core fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_ext_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_ext_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enables the option to write (1) or read (0) the VCTRL using the AMUX\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_ibias_ibg_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_ibias_ibg_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b01111\",\n",
      "                \"description\": \"Increase the amount of IBG current into the tail current of the VCO\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_ibias_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"4\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_ibias_ipt_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 5,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b01111\",\n",
      "                \"description\": \"Increase the amount of IPT current into the tail current of the VCO\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"enable internal vco\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vco_vctrl_cal_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vco_vctrl_cal_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Internal calibration mode, possible values are 000: Mission Mode\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_bypass_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_bypass_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"vco ldo bypass\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_ctrl_ileak_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_ctrl_ileak_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls leakage current in the LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_ctrl_ipt_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_ctrl_ipt_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b000\",\n",
      "                \"description\": \"Controls biasing current for LDO OpAmp\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b1\",\n",
      "                \"description\": \"enable VCO LDO\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_en_fc_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_en_fc_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"enable vco ldo fast charge\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_lv_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_lv_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1\",\n",
      "                \"description\": \"If asserted the VCO LDO is in low voltage mode (0.75-0.9V range), otherwise is in high voltage mode (0.9-1.18V range)\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcoldo_vset_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcoldo_vset_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1001\",\n",
      "                \"description\": \"Sets VCO LDO output voltage: 0> 0.75V; 15>0.95V\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vcotest_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vcotest_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"This register puts the external VCTRL in write mode, otherwise it would be on read mode, to enable this feature we need to assert sys_vco_ext_en register\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vctrl_buf_ds_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vctrl_buf_ds_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b100\",\n",
      "                \"description\": \"Data strength for the test buffer on VCO Vctrl\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vctrl_buf_en_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vctrl_buf_en_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"Enable for test buffer on VCO Vctrl\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vctrl_buf_flt_byp_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vctrl_buf_flt_byp_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"LPF noise filter bypass for VCO Vctrl buffer\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vctrl_buf_ibias_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vctrl_buf_ibias_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"Sets bias current in test buffer on VCO ctrl\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vctrl_buf_res_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"1\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vctrl_buf_res_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 2,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b10\",\n",
      "                \"description\": \"Resistor programmability for the test buffer on VCO Vctrl\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vrbias_high_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vrbias_high_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b010\",\n",
      "                \"description\": \"VCO varactor high voltage bias\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_vrbias_low_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"2\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_vrbias_low_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 3,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b001\",\n",
      "                \"description\": \"VCO varactor low voltage bias\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_xclk983_sel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_xclk983_sel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"description\": \"external 983M reference\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_xref_en_tst_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_xref_en_tst_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 1,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b0\",\n",
      "                \"on_value\": \"'b0\",\n",
      "                \"description\": \"enable external reference test\"\n",
      "            }\n",
      "        },\n",
      "        \"sys_xref_ldosel_digi\": {\n",
      "            \"direction\": \"input\",\n",
      "            \"lsb\": \"0\",\n",
      "            \"msb\": \"3\",\n",
      "            \"porttype\": \"register\",\n",
      "            \"reg_info\": {\n",
      "                \"name\": \"sys_xref_ldosel_digi\",\n",
      "                \"blockid\": \"sys\",\n",
      "                \"width\": 4,\n",
      "                \"sheet\": \"SYSCLK\",\n",
      "                \"default\": \"'b1000\",\n",
      "                \"description\": \"clock ref buffer LDO control\"\n",
      "            }\n",
      "        }\n",
      "    },\n",
      "    \"regs\": {\n",
      "        \"cm_amux_buffer_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_buffer_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_buffer_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_buffer_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_buffer_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_temp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_amux_temp_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_adc_ctrl1_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_adc_ctrl2_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_atrim_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_clkgen_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_clkgen_en_div16_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_dac_data_in_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_data_out_lv_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_done_lv_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_en_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_fast_mode_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_mode_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_mux_sel_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_osc_ok_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_pwr_ok_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_sample_clk_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_sar_clk_ok_lv_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_test_mode_en_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_test_mode_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_test_select_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_vref_1p2_ok_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_vref_bypass_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_hkadc_vref_settle_prog_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_clk_div_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_clkgen_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_data_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_data_ready_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_read_data_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_rst_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_sel_osc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_spare_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_vdd_probe_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_procsens_vdd_probe_ungated_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_en_signal_con_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_offset_cal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_sens_en_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_sens_offset_cal_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_sens_pwr_ok_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_temp_sens_vref_1p2_ok_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_buff_rfpwr_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_channel_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_cml_buff_i_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_ldo_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"cm_tiq_oa_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"cm\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_ana_mux_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_ana_mux_mon_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_ck2dig_fdly_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_ck2digsel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_ena_lo_rcv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_iacw_cc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_iacw_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_ick_dcc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_iq_delay_i_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_iq_delay_i_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_iq_delay_q_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_iq_delay_q_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_lo_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_lo_ena_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_lo_ictrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_nrz_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_pck2digsel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_qacw_cc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_qacw_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_qck_dcc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"dpa_reset_b_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"dpa0a\",\n",
      "                \"dpa0b\",\n",
      "                \"dpa1a\",\n",
      "                \"dpa1b\",\n",
      "                \"dpa2a\",\n",
      "                \"dpa2b\",\n",
      "                \"dpa3a\",\n",
      "                \"dpa3b\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_cal_comp_out_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_dig_intf_resetb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ext_reg_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ext_reg_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ext_reg_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ext_regfc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ibias_adj_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ibias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_pd_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_pll_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_pll_dcc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ref_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ref_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ref_hb_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ref_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_cm_ref_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_lin_gain_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx2tx_dta_fwd_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_byte_clk_pol_inv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cal_byp_clk_ph_45_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cal_byp_clk_ph_e_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cal_byp_clk_ph_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cal_cmp_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdf_accum_freeze_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdf_flip_input_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_hold_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_int_freeze_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_integ_gain_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_load_accum_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_load_int_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_loadreg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_loop_o_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_phase_step_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_pol_inv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map0_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map4_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map5_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map6_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_quad_map7_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_cdr_vote_mask_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkei_dcd_cal_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkei_dcd_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkei_dcd_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkeq_dcd_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkeq_dcd_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkip_dcd_cal_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkip_dcd_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkip_dcd_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkqp_dcd_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_clkqp_dcd_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_config_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dc_offset_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dc_offset_cal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dc_offset_cal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_deser_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_deser_ls_data_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dig_flip_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dll_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dll_input_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dll_locked_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_eq_bypass_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_eq_cap_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_eq_flt_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_eq_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_eq_tia_size_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_equ_bias_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_equ_cal_active_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_equ_vcom_cal_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_equ_vref_tst_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_equ_vref_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_input_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_para_rate_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pd_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph45_cal_sign_45_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph45_cal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph90e_cal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph90e_cal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph90q_cal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph90q_cal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph_cal_extnd_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph_cal_sel_45_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_ph_cal_sel_qi_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pi_cal_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pi_flt_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pi_slew_rate_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pi_vflt_tst_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_pi_vref_tst_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_qclk2deser_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_rate_clk_pol_inv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_reset_b_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_rsync_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_rsync_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_rx2tx_lbk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_cal_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_fltr_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_ibcal_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_ibcal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_ibcal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_ical_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_ical_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_ical_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_iref_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_qbcal_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_qbcal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_qbcal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_qcal_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_qcal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_sa_qcal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_term_cal_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_term_dc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_term_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_term_res_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_term_vcom_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_term_vcom_vsel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_tx2rx_lbk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_vcom_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_vcom_cal_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_rx_vcom_cal_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx2rx_int_lbk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_byte_clk_pol_inv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_config_cntrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_dig_flip_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_drvr_is_hz_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_ls_dta_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_para_rate_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_pd_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_pll_clk_dcc_sign_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_pll_clk_dcc_val_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_predrvr_buff_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_adj_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_hb_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_predrvr_reg_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_pretap_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_pretap_disable_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rate_clk_pol_inv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_reg_adj_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_reg_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_reg_fltr_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_reg_hb_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_reg_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_res_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_reset_b_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rx_det_2dig_n_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rx_det_2dig_p_digo\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rx_ext_lbk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rxdet_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rxdet_puls_in_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_rxdet_vref_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_sel_cmp_out2dig_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_ser_dta_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_ser_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_tap_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_tap_disable_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_tsync_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_tx_tsync_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il0\",\n",
      "                \"il1\",\n",
      "                \"il2\",\n",
      "                \"il3\",\n",
      "                \"il4\",\n",
      "                \"il5\",\n",
      "                \"il6\",\n",
      "                \"il7\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_amux_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_en_tst_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_enable_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_clk_tree_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hstport_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hstport_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hstport_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hstport_test_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hstport_test_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hststport_ldo_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hststport_ldo_ctrl_iileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hststport_ldo_ctrl_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hststport_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hststport_ldo_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"il_hststport_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"il\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_div16_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_div16_pol_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_ext_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv2_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_hsdiv3_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_bsbnd_lsdiv2_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_bias_inp_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_bias_tst_rescal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_core_bias_tstctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_cp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_cp_ib_dw_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_cp_ib_up_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_cp_ileak_dw_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_cp_ileak_up_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_clk_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_dither_level_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_dither_method_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_enable_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_n_int_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_spare_reg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_dsm_ssc_resetb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_fdbk_path_resetb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_bsbnd_div_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_sc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fdbk_div_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_fwdpath_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ldo_vco_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_lpf_c1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_lpf_c2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_lpf_c3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_lpf_r1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_mmd_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_pfd_delay_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_pfd_edge_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_scc_wave_type_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_spare_reg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ssc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ssc_frac_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ssc_step_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ssc_stepmult_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_ssc_thresh_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_tst_ext_vctrl_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_tst_ext_vctrl_write_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_tst_int_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_bias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_bias_ibg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_bias_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_buffer_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_cfix_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_coarse_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_core_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_en_temp_comp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_kvco_boost_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_rdac_temp_comp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_spares_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_temp_ca_ibg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_temp_cb_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_varbias1_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vco_varbias2_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"ilpll_vctrl_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"ilpll\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_amux_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_amux_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_i_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_rfpwr_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_htest_state_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_bias_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_bp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ctrl_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ctrl_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_ena_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx0_lo_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_amux_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_amux_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_i_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_rfpwr_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_htest_state_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_bias_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_bp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ctrl_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ctrl_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_ena_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_drx1_lo_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_quadtx0_amux_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_quadtx0_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_quadtx0_obstx_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_quadtx1_amux_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_quadtx1_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"lo_quadtx1_obstx_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"lo\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_buff_drive_strength_selector_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_buff_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_buff_filter_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_buff_ibias_selector_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_buff_resistor_cal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_enable_amux_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_il_enable_cal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_il_res_adj_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ivref_rcode_60k_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ivref_rcode_8p6k_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ivref_rcode_inp10k_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ivref_rcode_inp60k_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ivref_test_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ivref_test_isel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ldo_ipt_cntl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"mb_rcal_isel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"mb\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_write_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_amux_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bb_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bb_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bb_g_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bbf_nw_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bbf_nw_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bbf_nw_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bbf_nw_ladder_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bbf_nw_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_bbf_nw_vcm_ctl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_cap_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_bias_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_ctrl_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_ctrl_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_ena_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_i_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_i_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_q_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_iq_delay_q_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_rx_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_rx_ena_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_rx_ictrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_clk_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_bias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_bias_inp_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_bias_tst_rescal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_bias_tstctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_tst_buf_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_core_tst_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_mix_bias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_mix_bias_ip_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_mix_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_spare_bits_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_ctb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_ctc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_op_cc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_op_rc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_i_rt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_ladder_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_ctb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_ctc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_op_cc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_op_rc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_q_rt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_vcm_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_fe_tia_vcm_set_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_hv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_hv_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_hv_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_ldo_lv_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_rf_fe_lo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_test_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_test_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_test_buf_term_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx0\",\n",
      "                \"obstx1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_en_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_en_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_fc_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_fc_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_vset_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_1p5ldo_vset_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ai_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_cali_ena_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_cali_ena_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_cali_val_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_cali_val_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_calq_ena_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_calq_ena_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_calq_val_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_calq_val_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ckin_edgsel_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ckin_edgsel_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i0_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_i3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q0_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_clk_skew_q3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_curgen_ctrl_bg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_curgen_ctrl_np_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_curgen_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dac_delay_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dac_delay_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_di_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_i0_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_i1_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_i2_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_i3_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_q0_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_q1_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_q2_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_dith_q3_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_en_adci_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_en_adcq_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_gain_buf_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_gain_buf_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_i_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_inbuf_curctrl_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_inbuf_curctrl_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_aq_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_ldo_dq_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_q_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_short_daci_in_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_short_dacq_in_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_spare_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_tc_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_tc_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_test_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_tst_rescal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref0_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref0_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref1_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref1_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref2_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref2_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref3_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref3_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref_en_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"obstx_adc_vref_en_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"obstx_adc0\",\n",
      "                \"obstx_adc1\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_cp_in_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_cp_ip_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_cp_leakn_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_cp_leakp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_dithermethod_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_dithlvl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_frac_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_integ_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_mode_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_step_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_stepmult_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_dsm_ssc_thresh_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fdbk_ndiv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_fwd_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_ibg_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_inp_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_ipt_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lo_div_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lo_ldo_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lo_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lo_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lo_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lo_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lpf_c1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lpf_c3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lpf_r2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_lpf_r3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_pfd_delay_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_pfdcp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_resetb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_tc_capset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_tc_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_tc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_tc_hithresh_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_tc_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_tc_lothresh_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_calen_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_capsel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_kvco_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_ldo_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rfpll_vco_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rfpll0\",\n",
      "                \"rfpll1\",\n",
      "                \"rfpll2\",\n",
      "                \"rfpll3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_bb_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_bb_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_bb_g_ctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_bias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_bias_ibg_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_bias_inp_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_bias_ipt_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_bias_tst_rescal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_bias_tstctrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_tst_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_core_txt_buf_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_mix_bias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_mix_bias_ip_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_mix_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_mix_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_mix_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_mix_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_spare_bits_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_ctb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_ctc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_dc_err_sink_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_dc_err_surc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_op_cc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_op_rc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_i_rt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_ladder_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_ctb_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_ctc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_dc_err_sink_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_dc_err_surc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_op_cc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_op_rc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_q_rt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_vcm_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_vcm_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_fe_tia_vcm_set_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_hv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_hv_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_hv_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_ldo_lv_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_ena_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_ena_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_ictrl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_iq_delay_i_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_iq_delay_i_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_iq_delay_q_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_lo_iq_delay_q_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rf_fe_lo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_en_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_en_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_fc_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_fc_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_vset_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_1p5ldo_vset_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ai_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_cali_ena_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_cali_ena_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_cali_val_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_cali_val_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_calq_ena_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_calq_ena_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_calq_val_m_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_calq_val_p_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ckin_edgsel_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ckin_edgsel_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i0_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_i3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q0_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_clk_skew_q3_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_curgen_ctrl_bg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_curgen_ctrl_np_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_curgen_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dac_delay_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dac_delay_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_di_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_di_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_di_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_di_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_di_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_di_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_i0_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_i1_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_i2_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_i3_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_q0_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_q1_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_q2_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dith_q3_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_dvddldo_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_en_adci_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_en_adcq_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_gain_buf_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_gain_buf_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_i_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ld_aq_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_aq_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_fc_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_lv_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_ldo_dq_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_q_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_short_daci_in_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_short_dacq_in_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_spare_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_tc_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_tc_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_test_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_tst_rescal_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref0_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref0_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref1_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref1_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref2_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref2_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref3_set_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref3_set_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref_en_i_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"rx_rxadc_vref_en_q_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"rx0\",\n",
      "                \"rx1\",\n",
      "                \"rx2\",\n",
      "                \"rx3\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_en_tst_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_enable_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clk_tree_spare_reg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clkbuf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_adc_clkrate_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_clocks_amux_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_clocks_amux_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_coarse_cfix_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cp_a_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cp_b_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cp_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cp_skew_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cpldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cpldo_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cpldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_cpldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_div6_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_div6p5_rst_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_hkadc_clk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ibg_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ibias_ref_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_il_ref_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_inp_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ipt_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_lbhbmux_cl_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_lockdet_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_lpf_c1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_lpf_c2_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_lpf_r1_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_mmd_ldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_mmldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_mmldo_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_mmldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_pfd_edge_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_pll_pmonclk_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_en_tst_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_enable_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_lven_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_ldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_clk_tree_spare_reg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_outbuf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_ref_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_rfpll_ref_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_select_divider6p5_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_bias_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_coarse_code_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_core_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_core_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_ext_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_ibias_ibg_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_ibias_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vco_vctrl_cal_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_bypass_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_ctrl_ileak_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_ctrl_ipt_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_en_fc_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_lv_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcoldo_vset_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vcotest_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vctrl_buf_ds_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vctrl_buf_en_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vctrl_buf_flt_byp_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vctrl_buf_ibias_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vctrl_buf_res_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vrbias_high_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_vrbias_low_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_xclk983_sel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_xref_en_tst_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        },\n",
      "        \"sys_xref_ldosel_digi\": {\n",
      "            \"blocks\": [\n",
      "                \"sys\"\n",
      "            ]\n",
      "        }\n",
      "    },\n",
      "    \"reg_blocks\": {\n",
      "        \"cm\": {\n",
      "            \"regs\": {\n",
      "                \"cm_amux_buffer_ds_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"cm_amux_buffer_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_amux_buffer_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_amux_buffer_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_amux_buffer_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"cm_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_amux_temp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_amux_temp_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_hkadc_adc_ctrl1_lv_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"cm_hkadc_adc_ctrl2_lv_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"cm_hkadc_atrim_lv_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"cm_hkadc_clkgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_clkgen_en_div16_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_dac_data_in_lv_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"cm_hkadc_en_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_fast_mode_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_mode_lv_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"cm_hkadc_mux_sel_lv_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"cm_hkadc_osc_ok_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_pwr_ok_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"cm_hkadc_sample_clk_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_test_mode_en_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_test_mode_lv_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"cm_hkadc_test_select_lv_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"cm_hkadc_vref_1p2_ok_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"cm_hkadc_vref_bypass_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_hkadc_vref_settle_prog_lv_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"cm_procsens_clk_div_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"cm_procsens_clkgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_procsens_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_procsens_read_data_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_procsens_rst_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_procsens_sel_osc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_procsens_spare_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_procsens_vdd_probe_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_procsens_vdd_probe_ungated_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_temp_buf_ds_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"cm_temp_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_temp_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_temp_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"cm_temp_en_signal_con_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_temp_offset_cal_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"cm_temp_sens_en_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_temp_sens_offset_cal_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_temp_sens_pwr_ok_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_temp_sens_vref_1p2_ok_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_tiq_buff_rfpwr_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_tiq_channel_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"cm_tiq_cml_buff_i_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_tiq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_tiq_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_tiq_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_tiq_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"cm_tiq_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_tiq_oa_buf_ds_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"cm_tiq_oa_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_tiq_oa_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"cm_tiq_oa_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"cm_tiq_oa_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"cm_procsens_data_ready_digo\"\n",
      "        },\n",
      "        \"dpa0a\": {\n",
      "            \"regs\": {\n",
      "                \"dpa0a_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa0a_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa0a_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa0a_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa0a_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa0a_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa0a_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa0a_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0a_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0a_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0a_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0a_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0a_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa0a_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa0a_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa0a_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa0a_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa0a_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa0a_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa0a_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0a_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa0b\": {\n",
      "            \"regs\": {\n",
      "                \"dpa0b_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa0b_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa0b_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa0b_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa0b_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa0b_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa0b_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa0b_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0b_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0b_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0b_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0b_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0b_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa0b_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa0b_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa0b_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa0b_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa0b_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa0b_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa0b_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa0b_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa1a\": {\n",
      "            \"regs\": {\n",
      "                \"dpa1a_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa1a_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa1a_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa1a_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa1a_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa1a_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa1a_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa1a_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1a_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1a_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1a_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1a_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1a_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa1a_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa1a_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa1a_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa1a_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa1a_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa1a_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa1a_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1a_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa1b\": {\n",
      "            \"regs\": {\n",
      "                \"dpa1b_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa1b_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa1b_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa1b_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa1b_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa1b_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa1b_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa1b_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1b_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1b_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1b_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1b_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1b_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa1b_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa1b_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa1b_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa1b_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa1b_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa1b_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa1b_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa1b_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa2a\": {\n",
      "            \"regs\": {\n",
      "                \"dpa2a_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa2a_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa2a_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa2a_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa2a_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa2a_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa2a_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa2a_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2a_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2a_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2a_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2a_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2a_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa2a_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa2a_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa2a_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa2a_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa2a_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa2a_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa2a_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2a_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa2b\": {\n",
      "            \"regs\": {\n",
      "                \"dpa2b_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa2b_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa2b_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa2b_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa2b_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa2b_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa2b_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa2b_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2b_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2b_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2b_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2b_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2b_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa2b_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa2b_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa2b_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa2b_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa2b_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa2b_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa2b_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa2b_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa3a\": {\n",
      "            \"regs\": {\n",
      "                \"dpa3a_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa3a_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa3a_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa3a_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa3a_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa3a_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa3a_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa3a_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3a_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3a_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3a_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3a_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3a_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa3a_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa3a_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa3a_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa3a_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa3a_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa3a_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa3a_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3a_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"dpa3b\": {\n",
      "            \"regs\": {\n",
      "                \"dpa3b_ana_mux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa3b_ana_mux_mon_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa3b_ck2dig_fdly_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa3b_ck2digsel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"dpa3b_ena_lo_rcv_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa3b_iacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa3b_iacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa3b_ick_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3b_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3b_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3b_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3b_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3b_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"dpa3b_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa3b_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"dpa3b_nrz_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"dpa3b_pck2digsel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"dpa3b_qacw_cc_digi\": {\n",
      "                    \"default\": \"'b000000000000000\"\n",
      "                },\n",
      "                \"dpa3b_qacw_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000000\"\n",
      "                },\n",
      "                \"dpa3b_qck_dcc_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"dpa3b_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"il0\": {\n",
      "            \"regs\": {\n",
      "                \"il0_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il0_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il0_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il0_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il0_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il0_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il0_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il0_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il0_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il0_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il0_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il0_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il0_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il0_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il0_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il0_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il0_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il0_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il0_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il0_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il0_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il0_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il0_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il0_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il0_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il0_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il0_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il0_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il0_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il0_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il0_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il0_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il1\": {\n",
      "            \"regs\": {\n",
      "                \"il1_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il1_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il1_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il1_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il1_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il1_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il1_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il1_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il1_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il1_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il1_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il1_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il1_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il1_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il1_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il1_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il1_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il1_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il1_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il1_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il1_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il1_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il1_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il1_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il1_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il1_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il1_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il1_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il1_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il1_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il1_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il1_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il2\": {\n",
      "            \"regs\": {\n",
      "                \"il2_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il2_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il2_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il2_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il2_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il2_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il2_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il2_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il2_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il2_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il2_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il2_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il2_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il2_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il2_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il2_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il2_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il2_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il2_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il2_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il2_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il2_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il2_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il2_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il2_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il2_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il2_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il2_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il2_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il2_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il2_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il2_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il3\": {\n",
      "            \"regs\": {\n",
      "                \"il3_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il3_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il3_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il3_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il3_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il3_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il3_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il3_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il3_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il3_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il3_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il3_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il3_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il3_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il3_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il3_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il3_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il3_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il3_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il3_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il3_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il3_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il3_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il3_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il3_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il3_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il3_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il3_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il3_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il3_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il3_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il3_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il4\": {\n",
      "            \"regs\": {\n",
      "                \"il4_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il4_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il4_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il4_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il4_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il4_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il4_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il4_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il4_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il4_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il4_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il4_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il4_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il4_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il4_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il4_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il4_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il4_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il4_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il4_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il4_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il4_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il4_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il4_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il4_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il4_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il4_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il4_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il4_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il4_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il4_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il4_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il5\": {\n",
      "            \"regs\": {\n",
      "                \"il5_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il5_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il5_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il5_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il5_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il5_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il5_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il5_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il5_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il5_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il5_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il5_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il5_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il5_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il5_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il5_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il5_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il5_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il5_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il5_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il5_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il5_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il5_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il5_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il5_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il5_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il5_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il5_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il5_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il5_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il5_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il5_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il6\": {\n",
      "            \"regs\": {\n",
      "                \"il6_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il6_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il6_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il6_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il6_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il6_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il6_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il6_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il6_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il6_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il6_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il6_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il6_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il6_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il6_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il6_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il6_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il6_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il6_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il6_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il6_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il6_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il6_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il6_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il6_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il6_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il6_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il6_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il6_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il6_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il6_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il6_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il7\": {\n",
      "            \"regs\": {\n",
      "                \"il7_cm_dig_intf_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_ext_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_ext_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_cm_ext_reg_vset_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il7_cm_ext_regfc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_cm_ibias_adj_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il7_cm_ibias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il7_cm_pll_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_pll_byp_dcc_clk_path_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_pll_dcc_cal_mux_sel_digi\": {\n",
      "                    \"default\": \"'b11\"\n",
      "                },\n",
      "                \"il7_cm_pll_dcc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_cm_pll_rx_clk_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_ref_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_cm_ref_hb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il7_cm_ref_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_cm_ref_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il7_lin_gain_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"il7_rx2tx_dta_fwd_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cal_byp_clk_ph_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cal_byp_clk_ph_e_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_cal_byp_clk_ph_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_cal_cmp_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il7_rx_cdf_accum_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdf_flip_input_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_dbg_out_ctrl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il7_rx_cdr_hold_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_int_freeze_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_integ_gain_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"il7_rx_cdr_load_accum_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_load_int_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_loadreg_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000000000000\"\n",
      "                },\n",
      "                \"il7_rx_cdr_phase_step_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map0_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map1_digi\": {\n",
      "                    \"default\": \"'b0001\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map2_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map3_digi\": {\n",
      "                    \"default\": \"'b0110\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map4_digi\": {\n",
      "                    \"default\": \"'b1010\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map5_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map6_digi\": {\n",
      "                    \"default\": \"'b1111\"\n",
      "                },\n",
      "                \"il7_rx_cdr_quad_map7_digi\": {\n",
      "                    \"default\": \"'b1100\"\n",
      "                },\n",
      "                \"il7_rx_cdr_vote_mask_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il7_rx_clkei_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_clkei_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_clkei_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_clkeq_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_clkeq_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_clkeq_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_clkip_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_clkip_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_clkip_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_clkqp_dcd_cal_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_clkqp_dcd_sign_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_clkqp_dcd_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_config_digi\": {\n",
      "                    \"default\": \"'b1101100000000110\"\n",
      "                },\n",
      "                \"il7_rx_dc_offset_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_dc_offset_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_dc_offset_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_deser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_deser_ls_data_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_dll_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_dll_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_dll_locked_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_dll_pfd_input_mux_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_eq_bypass_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_eq_cap_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il7_rx_eq_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_eq_res_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"il7_rx_eq_tia_size_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_equ_bias_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_equ_cal_active_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_equ_vcom_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_equ_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_equ_vref_vset_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_input_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_pd_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_ph45_cal_sign_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_ph45_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_ph90e_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_ph90e_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_ph90q_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_ph90q_cal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_ph_cal_extnd_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il7_rx_ph_cal_sel_45_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_ph_cal_sel_dcd_ph_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_ph_cal_sel_qi_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_pi_cal_comp_vref_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_pi_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_pi_flt_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_pi_slew_rate_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"il7_rx_pi_vflt_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_pi_vref_tst_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_qclk2deser_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_rsync_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_rsync_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_rx2tx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_cal_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il7_rx_sa_fltr_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_ibcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_sa_ibcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_ibcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_sa_ical_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_sa_ical_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_ical_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_sa_iref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_qbcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_sa_qbcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_qbcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_sa_qcal_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_rx_sa_qcal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_sa_qcal_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_rx_term_cal_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_term_dc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_term_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_term_res_code_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"il7_rx_term_vcom_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_term_vcom_vsel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_tx2rx_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_vcom_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_vcom_cal_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_rx_vcom_cal_val_digi\": {\n",
      "                    \"default\": \"'b100000\"\n",
      "                },\n",
      "                \"il7_tx2rx_int_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_byte_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_config_cntrl_digi\": {\n",
      "                    \"default\": \"'b0000110100000000\"\n",
      "                },\n",
      "                \"il7_tx_dig_flip_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_drvr_is_hz_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_ls_dta_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_para_rate_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_pd_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_pll_clk_dcc_byp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_pll_clk_dcc_sign_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_pll_clk_dcc_val_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_tx_predrvr_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_predrvr_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il7_tx_predrvr_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_predrvr_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_predrvr_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_predrvr_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_pretap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_tx_pretap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_rate_clk_pol_inv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_reg_adj_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il7_tx_reg_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_reg_fltr_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_reg_hb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_reg_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_res_code_digi\": {\n",
      "                    \"default\": \"'b000000\",\n",
      "                    \"on_value\": \"'b110000\"\n",
      "                },\n",
      "                \"il7_tx_reset_b_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_rx_ext_lbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_rxdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_rxdet_puls_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_rxdet_vref_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il7_tx_sel_cmp_out2dig_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_ser_dta_sel_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_ser_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il7_tx_tap_code_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"il7_tx_tap_disable_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_tsync_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il7_tx_tsync_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": \"il7_tx_rx_det_2dig_p_digo\"\n",
      "        },\n",
      "        \"il\": {\n",
      "            \"regs\": {\n",
      "                \"il_amux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il_clk_tree_en_tst_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il_clk_tree_enable_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_lven_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_vco_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"il_clk_tree_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"il_hstport_ds_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"il_hstport_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1111\"\n",
      "                },\n",
      "                \"il_hstport_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"il_hstport_test_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il_hstport_test_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"il_hststport_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"il_hststport_ldo_ctrl_iileak_digi\": {\n",
      "                    \"default\": \"'b001\"\n",
      "                },\n",
      "                \"il_hststport_ldo_ctrl_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"il_hststport_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"il_hststport_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"il_hststport_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"ilpll\": {\n",
      "            \"regs\": {\n",
      "                \"ilpll_bsbnd_div16_en_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_div16_pol_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_ext_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_hsdiv2_ctrl_digi\": {\n",
      "                    \"default\": \"'b01\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_hsdiv2_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_hsdiv2_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_hsdiv3_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_bsbnd_lsdiv2_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_core_amux_buf_ds_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"ilpll_core_amux_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_core_amux_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_core_amux_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"ilpll_core_amux_buf_res_digi\": {\n",
      "                    \"default\": \"'b10\"\n",
      "                },\n",
      "                \"ilpll_core_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_core_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"ilpll_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b01111\"\n",
      "                },\n",
      "                \"ilpll_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"ilpll_cp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_cp_ib_dw_ctrl_digi\": {\n",
      "                    \"default\": \"'b0011\"\n",
      "                },\n",
      "                \"ilpll_cp_ib_up_ctrl_digi\": {\n",
      "                    \"default\": \"'b0011\"\n",
      "                },\n",
      "                \"ilpll_cp_ileak_dw_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"ilpll_cp_ileak_up_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"ilpll_dsm_clk_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_dsm_dither_level_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_dsm_dither_method_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_dsm_enable_ds_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_dsm_n_int_digi\": {\n",
      "                    \"default\": \"'b001001\"\n",
      "                },\n",
      "                \"ilpll_dsm_spare_reg_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"ilpll_dsm_ssc_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_fdbk_path_resetb_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b001\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b101\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_lven_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_bsbnd_div_vset_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b001\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b001\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_lven_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_sc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_fdbk_div_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b001\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b101\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_lven_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_fwdpath_vset_digi\": {\n",
      "                    \"default\": \"'b0101\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_lven_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ldo_vco_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"ilpll_lpf_c1_digi\": {\n",
      "                    \"default\": \"'b11110\",\n",
      "                    \"on_value\": \"'b11111\"\n",
      "                },\n",
      "                \"ilpll_lpf_c2_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"ilpll_lpf_c3_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"ilpll_lpf_r1_digi\": {\n",
      "                    \"default\": \"'b01000\"\n",
      "                },\n",
      "                \"ilpll_mmd_sel_digi\": {\n",
      "                    \"default\": \"'b011011\"\n",
      "                },\n",
      "                \"ilpll_pfd_delay_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"ilpll_pfd_edge_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_scc_wave_type_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_spare_reg_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"ilpll_ssc_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_ssc_frac_digi\": {\n",
      "                    \"default\": \"'b0011010110000010110101\"\n",
      "                },\n",
      "                \"ilpll_ssc_step_digi\": {\n",
      "                    \"default\": \"'b0000000110000100\"\n",
      "                },\n",
      "                \"ilpll_ssc_stepmult_digi\": {\n",
      "                    \"default\": \"'b00000001\"\n",
      "                },\n",
      "                \"ilpll_ssc_thresh_digi\": {\n",
      "                    \"default\": \"'b001111101000000011111\"\n",
      "                },\n",
      "                \"ilpll_tst_ext_vctrl_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_tst_ext_vctrl_write_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_tst_int_vset_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"ilpll_vco_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_vco_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_vco_bias_ibg_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"ilpll_vco_bias_ipt_digi\": {\n",
      "                    \"default\": \"'b10100\"\n",
      "                },\n",
      "                \"ilpll_vco_buffer_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_vco_cfix_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_vco_coarse_code_digi\": {\n",
      "                    \"default\": \"'b1000000000\"\n",
      "                },\n",
      "                \"ilpll_vco_core_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_vco_en_temp_comp_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"ilpll_vco_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"ilpll_vco_kvco_boost_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"ilpll_vco_rdac_temp_comp_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"ilpll_vco_spares_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"ilpll_vco_temp_ca_ibg_digi\": {\n",
      "                    \"default\": \"'b0111\"\n",
      "                },\n",
      "                \"ilpll_vco_temp_cb_ipt_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"ilpll_vco_varbias1_sel_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"ilpll_vco_varbias2_sel_digi\": {\n",
      "                    \"default\": \"'b110\"\n",
      "                },\n",
      "                \"ilpll_vctrl_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"lo\": {\n",
      "            \"regs\": {\n",
      "                \"lo_drx0_amux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"lo_drx0_htest_amux_buf_ds_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"lo_drx0_htest_amux_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_htest_amux_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_htest_amux_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx0_htest_amux_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"lo_drx0_htest_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_htest_i_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx0_htest_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_htest_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_htest_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_htest_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx0_htest_rfpwr_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx0_htest_state_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"lo_drx0_lo_bias_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_ctrl_ileak_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_ctrl_ipt_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"lo_drx0_lo_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0010\"\n",
      "                },\n",
      "                \"lo_drx1_amux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"lo_drx1_htest_amux_buf_ds_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"lo_drx1_htest_amux_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_htest_amux_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_htest_amux_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx1_htest_amux_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"lo_drx1_htest_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_htest_i_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx1_htest_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_htest_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_htest_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_htest_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx1_htest_rfpwr_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"lo_drx1_htest_state_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"lo_drx1_lo_bias_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_bp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_ctrl_ileak_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_ctrl_ipt_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"lo_drx1_lo_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0010\"\n",
      "                },\n",
      "                \"lo_quadtx0_amux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_quadtx0_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"lo_quadtx0_obstx_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_quadtx1_amux_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"lo_quadtx1_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"lo_quadtx1_obstx_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"mb\": {\n",
      "            \"regs\": {\n",
      "                \"mb_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"mb_buff_drive_strength_selector_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"mb_buff_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"mb_buff_filter_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"mb_buff_ibias_selector_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"mb_buff_resistor_cal_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"mb_enable_amux_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"mb_il_enable_cal_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"mb_il_res_adj_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"mb_ivref_rcode_60k_digi\": {\n",
      "                    \"default\": \"'b10000\"\n",
      "                },\n",
      "                \"mb_ivref_rcode_8p6k_digi\": {\n",
      "                    \"default\": \"'b01111\"\n",
      "                },\n",
      "                \"mb_ivref_rcode_inp10k_digi\": {\n",
      "                    \"default\": \"'b01111\"\n",
      "                },\n",
      "                \"mb_ivref_rcode_inp60k_digi\": {\n",
      "                    \"default\": \"'b01111\"\n",
      "                },\n",
      "                \"mb_ivref_test_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"mb_ivref_test_isel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"mb_ldo_ipt_cntl_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"mb_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b01\"\n",
      "                },\n",
      "                \"mb_rcal_isel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"obstx0\": {\n",
      "            \"regs\": {\n",
      "                \"obstx0_adc_write_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_amux_buf_ds_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"obstx0_bb_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"obstx0_bb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx0_bb_g_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_bbf_nw_ds_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"obstx0_bbf_nw_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_bbf_nw_ibias_digi\": {\n",
      "                    \"default\": \"'b0010\"\n",
      "                },\n",
      "                \"obstx0_bbf_nw_ladder_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx0_bbf_nw_res_digi\": {\n",
      "                    \"default\": \"'b10\"\n",
      "                },\n",
      "                \"obstx0_bbf_nw_vcm_ctl_digi\": {\n",
      "                    \"default\": \"'b110\"\n",
      "                },\n",
      "                \"obstx0_cap_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_clk_bias_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_clk_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_clk_ctrl_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx0_clk_ctrl_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx0_clk_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_clk_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_clk_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx0_clk_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx0_clk_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx0_clk_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx0_clk_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx0_clk_rx_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_clk_rx_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_clk_rx_ictrl_digi\": {\n",
      "                    \"default\": \"'b0010\"\n",
      "                },\n",
      "                \"obstx0_clk_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_core_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"obstx0_core_tst_buf_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_core_tst_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_mix_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_mix_bias_ip_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_mix_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_mix_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_mix_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_mix_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"obstx0_fe_spare_bits_digi\": {\n",
      "                    \"default\": \"'b00000000000000000000000000000000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_i_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_ladder_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_q_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_vcm_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_vcm_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_fe_tia_vcm_set_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx0_ldo_hv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_ldo_hv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_ldo_hv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_lven_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_ldo_lv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_rf_fe_lo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx0_test_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx0_test_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"obstx0_test_buf_term_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"obstx1\": {\n",
      "            \"regs\": {\n",
      "                \"obstx1_adc_write_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_amux_buf_ds_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"obstx1_bb_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"obstx1_bb_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx1_bb_g_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_bbf_nw_ds_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"obstx1_bbf_nw_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_bbf_nw_ibias_digi\": {\n",
      "                    \"default\": \"'b0010\"\n",
      "                },\n",
      "                \"obstx1_bbf_nw_ladder_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx1_bbf_nw_res_digi\": {\n",
      "                    \"default\": \"'b10\"\n",
      "                },\n",
      "                \"obstx1_bbf_nw_vcm_ctl_digi\": {\n",
      "                    \"default\": \"'b110\"\n",
      "                },\n",
      "                \"obstx1_cap_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_clk_bias_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_clk_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_clk_ctrl_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx1_clk_ctrl_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx1_clk_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_clk_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_clk_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx1_clk_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx1_clk_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx1_clk_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx1_clk_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx1_clk_rx_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_clk_rx_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_clk_rx_ictrl_digi\": {\n",
      "                    \"default\": \"'b0010\"\n",
      "                },\n",
      "                \"obstx1_clk_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_core_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"obstx1_core_tst_buf_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_core_tst_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_mix_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_mix_bias_ip_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_mix_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_mix_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_mix_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_mix_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"obstx1_fe_spare_bits_digi\": {\n",
      "                    \"default\": \"'b00000000000000000000000000000000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_i_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_ladder_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_q_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_vcm_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_vcm_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_fe_tia_vcm_set_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx1_ldo_hv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_ldo_hv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_ldo_hv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_lven_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_ldo_lv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_rf_fe_lo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx1_test_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx1_test_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"obstx1_test_buf_term_ena_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"obstx_adc0\": {\n",
      "            \"regs\": {\n",
      "                \"obstx_adc0_1p5ldo_en_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_1p5ldo_en_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_1p5ldo_fc_i_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_1p5ldo_fc_q_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_1p5ldo_vset_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_1p5ldo_vset_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ai_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_cali_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_cali_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_cali_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_cali_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_calq_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_calq_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_calq_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_calq_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_ckin_edgsel_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ckin_edgsel_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_i0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_i1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_i2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_i3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_q0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_q1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_q2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_clk_skew_q3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc0_curgen_ctrl_bg_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_curgen_ctrl_np_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_curgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dac_delay_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_dac_delay_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_di_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_di_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_di_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_di_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_di_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_di_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_di_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_i0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_i1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_i2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_i3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_q0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_q1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_q2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_dith_q3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_en_adci_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_en_adcq_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_gain_buf_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_gain_buf_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_i_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_inbuf_curctrl_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_inbuf_curctrl_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_aq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_fc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_ldo_dq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_q_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc0_short_daci_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_short_dacq_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_spare_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"obstx_adc0_tc_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_tc_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc0_test_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx_adc0_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref0_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref0_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref1_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref1_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref2_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref2_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref3_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref3_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref_en_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc0_vref_en_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"obstx_adc1\": {\n",
      "            \"regs\": {\n",
      "                \"obstx_adc1_1p5ldo_en_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_1p5ldo_en_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_1p5ldo_fc_i_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_1p5ldo_fc_q_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_1p5ldo_vset_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_1p5ldo_vset_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ai_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_cali_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_cali_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_cali_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_cali_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_calq_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_calq_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_calq_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_calq_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_ckin_edgsel_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ckin_edgsel_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_i0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_i1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_i2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_i3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_q0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_q1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_q2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_clk_skew_q3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"obstx_adc1_curgen_ctrl_bg_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_curgen_ctrl_np_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_curgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dac_delay_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_dac_delay_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_di_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_di_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_di_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_di_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_di_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_di_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_di_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_i0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_i1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_i2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_i3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_q0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_q1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_q2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_dith_q3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_en_adci_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_en_adcq_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_gain_buf_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_gain_buf_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_i_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_inbuf_curctrl_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_inbuf_curctrl_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_aq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_fc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_ldo_dq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_q_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"obstx_adc1_short_daci_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_short_dacq_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_spare_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"obstx_adc1_tc_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_tc_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"obstx_adc1_test_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"obstx_adc1_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref0_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref0_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref1_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref1_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref2_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref2_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref3_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref3_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref_en_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"obstx_adc1_vref_en_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rfpll0\": {\n",
      "            \"regs\": {\n",
      "                \"rfpll0_cp_in_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll0_cp_ip_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll0_cp_leakn_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_cp_leakp_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_dsm_dithermethod_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_dsm_dithlvl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_dsm_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_dsm_frac_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll0_dsm_integ_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll0_dsm_ssc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_dsm_ssc_mode_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_dsm_ssc_step_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rfpll0_dsm_ssc_stepmult_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rfpll0_dsm_ssc_thresh_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_fdbk_ndiv_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll0_fwd_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fwd_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fwd_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fwd_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_fwd_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_lo_div_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_lo_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_lo_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_lo_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_lo_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_lo_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_lpf_c1_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll0_lpf_c3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll0_lpf_r2_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll0_lpf_r3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll0_pfd_delay_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_pfdcp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_resetb_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_tc_capset_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_tc_code_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll0_tc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_tc_hithresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_tc_ibias_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_tc_lothresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_vco_calen_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_vco_capsel_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"rfpll0_vco_kvco_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll0_vco_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_vco_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_vco_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_vco_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll0_vco_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll0_vco_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rfpll1\": {\n",
      "            \"regs\": {\n",
      "                \"rfpll1_cp_in_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll1_cp_ip_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll1_cp_leakn_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_cp_leakp_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_dsm_dithermethod_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_dsm_dithlvl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_dsm_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_dsm_frac_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll1_dsm_integ_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll1_dsm_ssc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_dsm_ssc_mode_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_dsm_ssc_step_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rfpll1_dsm_ssc_stepmult_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rfpll1_dsm_ssc_thresh_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_fdbk_ndiv_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll1_fwd_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fwd_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fwd_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fwd_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_fwd_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_lo_div_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_lo_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_lo_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_lo_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_lo_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_lo_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_lpf_c1_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll1_lpf_c3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll1_lpf_r2_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll1_lpf_r3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll1_pfd_delay_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_pfdcp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_resetb_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_tc_capset_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_tc_code_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll1_tc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_tc_hithresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_tc_ibias_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_tc_lothresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_vco_calen_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_vco_capsel_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"rfpll1_vco_kvco_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll1_vco_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_vco_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_vco_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_vco_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll1_vco_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll1_vco_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rfpll2\": {\n",
      "            \"regs\": {\n",
      "                \"rfpll2_cp_in_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll2_cp_ip_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll2_cp_leakn_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_cp_leakp_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_dsm_dithermethod_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_dsm_dithlvl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_dsm_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_dsm_frac_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll2_dsm_integ_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll2_dsm_ssc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_dsm_ssc_mode_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_dsm_ssc_step_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rfpll2_dsm_ssc_stepmult_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rfpll2_dsm_ssc_thresh_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_fdbk_ndiv_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll2_fwd_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fwd_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fwd_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fwd_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_fwd_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_lo_div_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_lo_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_lo_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_lo_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_lo_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_lo_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_lpf_c1_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll2_lpf_c3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll2_lpf_r2_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll2_lpf_r3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll2_pfd_delay_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_pfdcp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_resetb_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_tc_capset_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_tc_code_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll2_tc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_tc_hithresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_tc_ibias_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_tc_lothresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_vco_calen_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_vco_capsel_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"rfpll2_vco_kvco_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll2_vco_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_vco_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_vco_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_vco_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll2_vco_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll2_vco_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rfpll3\": {\n",
      "            \"regs\": {\n",
      "                \"rfpll3_cp_in_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll3_cp_ip_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll3_cp_leakn_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_cp_leakp_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_dsm_dithermethod_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_dsm_dithlvl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_dsm_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_dsm_frac_digi\": {\n",
      "                    \"default\": \"'b0000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll3_dsm_integ_digi\": {\n",
      "                    \"default\": \"'b000000\"\n",
      "                },\n",
      "                \"rfpll3_dsm_ssc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_dsm_ssc_mode_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_dsm_ssc_step_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rfpll3_dsm_ssc_stepmult_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rfpll3_dsm_ssc_thresh_digi\": {\n",
      "                    \"default\": \"'b000000000000000000000\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_fdbk_ndiv_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll3_fwd_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fwd_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fwd_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fwd_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_fwd_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_lo_div_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_lo_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_lo_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_lo_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_lo_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_lo_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_lpf_c1_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll3_lpf_c3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll3_lpf_r2_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll3_lpf_r3_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rfpll3_pfd_delay_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_pfdcp_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_resetb_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_tc_capset_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_tc_code_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rfpll3_tc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_tc_hithresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_tc_ibias_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_tc_lothresh_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_vco_calen_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_vco_capsel_digi\": {\n",
      "                    \"default\": \"'b0000000000\"\n",
      "                },\n",
      "                \"rfpll3_vco_kvco_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rfpll3_vco_ldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_vco_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_vco_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_vco_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rfpll3_vco_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rfpll3_vco_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rx0\": {\n",
      "            \"regs\": {\n",
      "                \"rx0_bb_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000000000\",\n",
      "                    \"on_value\": \"'b1000000000\"\n",
      "                },\n",
      "                \"rx0_bb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_bb_g_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\",\n",
      "                    \"on_value\": \"'b10000\"\n",
      "                },\n",
      "                \"rx0_core_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx0_core_tst_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_core_txt_buf_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_fe_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_fe_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_fe_mix_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_fe_mix_bias_ip_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_mix_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_fe_mix_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_fe_mix_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx0_fe_mix_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx0_fe_spare_bits_digi\": {\n",
      "                    \"default\": \"'b00000000000000000000000000000000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_i_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_ladder_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_q_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_vcm_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_fe_tia_vcm_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_fe_tia_vcm_set_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b101\"\n",
      "                },\n",
      "                \"rx0_ldo_hv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_ldo_hv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_ldo_hv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_lven_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_ldo_lv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx0_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx0_lo_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx0_lo_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx0_lo_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx0_lo_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx0_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rf_fe_lo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_1p5ldo_en_i_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_1p5ldo_en_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_1p5ldo_fc_i_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_1p5ldo_fc_q_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_1p5ldo_vset_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_1p5ldo_vset_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ai_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_cali_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_cali_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_cali_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_cali_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_calq_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_calq_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_calq_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_calq_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ckin_edgsel_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ckin_edgsel_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_i0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_i1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_i2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_i3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_q0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_q1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_q2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_clk_skew_q3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_curgen_ctrl_bg_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_curgen_ctrl_np_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_curgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dac_delay_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_dac_delay_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_di_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_di_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_di_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_di_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_di_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_di_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_i0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_i1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_i2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_i3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_q0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_q1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_q2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dith_q3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_dvddldo_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_en_adci_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_en_adcq_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_gain_buf_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_gain_buf_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_i_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ld_aq_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_aq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_aq_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_aq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_aq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_aq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_aq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_fc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_ldo_dq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_q_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx0_rxadc_short_daci_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_short_dacq_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_spare_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_tc_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_tc_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx0_rxadc_test_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx0_rxadc_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref0_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref0_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref1_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref1_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref2_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref2_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref3_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref3_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref_en_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx0_rxadc_vref_en_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rx1\": {\n",
      "            \"regs\": {\n",
      "                \"rx1_bb_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000000000\",\n",
      "                    \"on_value\": \"'b1000000000\"\n",
      "                },\n",
      "                \"rx1_bb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_bb_g_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\",\n",
      "                    \"on_value\": \"'b10000\"\n",
      "                },\n",
      "                \"rx1_core_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx1_core_tst_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_core_txt_buf_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_fe_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_fe_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_fe_mix_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_fe_mix_bias_ip_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_mix_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_fe_mix_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_fe_mix_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx1_fe_mix_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx1_fe_spare_bits_digi\": {\n",
      "                    \"default\": \"'b00000000000000000000000000000000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_i_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_ladder_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_q_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_vcm_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_fe_tia_vcm_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_fe_tia_vcm_set_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b101\"\n",
      "                },\n",
      "                \"rx1_ldo_hv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_ldo_hv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_ldo_hv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_lven_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_ldo_lv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx1_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx1_lo_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx1_lo_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx1_lo_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx1_lo_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx1_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rf_fe_lo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_1p5ldo_en_i_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_1p5ldo_en_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_1p5ldo_fc_i_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_1p5ldo_fc_q_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_1p5ldo_vset_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_1p5ldo_vset_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ai_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_cali_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_cali_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_cali_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_cali_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_calq_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_calq_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_calq_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_calq_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ckin_edgsel_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ckin_edgsel_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_i0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_i1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_i2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_i3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_q0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_q1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_q2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_clk_skew_q3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_curgen_ctrl_bg_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_curgen_ctrl_np_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_curgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dac_delay_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_dac_delay_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_di_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_di_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_di_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_di_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_di_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_di_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_i0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_i1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_i2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_i3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_q0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_q1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_q2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dith_q3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_dvddldo_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_en_adci_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_en_adcq_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_gain_buf_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_gain_buf_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_i_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ld_aq_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_aq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_aq_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_aq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_aq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_aq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_aq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_fc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_ldo_dq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_q_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx1_rxadc_short_daci_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_short_dacq_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_spare_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_tc_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_tc_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx1_rxadc_test_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx1_rxadc_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref0_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref0_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref1_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref1_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref2_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref2_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref3_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref3_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref_en_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx1_rxadc_vref_en_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rx2\": {\n",
      "            \"regs\": {\n",
      "                \"rx2_bb_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000000000\",\n",
      "                    \"on_value\": \"'b1000000000\"\n",
      "                },\n",
      "                \"rx2_bb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_bb_g_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\",\n",
      "                    \"on_value\": \"'b10000\"\n",
      "                },\n",
      "                \"rx2_core_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx2_core_tst_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_core_txt_buf_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_fe_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_fe_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_fe_mix_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_fe_mix_bias_ip_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_mix_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_fe_mix_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_fe_mix_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx2_fe_mix_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx2_fe_spare_bits_digi\": {\n",
      "                    \"default\": \"'b00000000000000000000000000000000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_i_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_ladder_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_q_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_vcm_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_fe_tia_vcm_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_fe_tia_vcm_set_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b101\"\n",
      "                },\n",
      "                \"rx2_ldo_hv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_ldo_hv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_ldo_hv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_lven_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_ldo_lv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx2_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx2_lo_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx2_lo_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx2_lo_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx2_lo_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx2_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rf_fe_lo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_1p5ldo_en_i_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_1p5ldo_en_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_1p5ldo_fc_i_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_1p5ldo_fc_q_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_1p5ldo_vset_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_1p5ldo_vset_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ai_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_cali_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_cali_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_cali_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_cali_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_calq_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_calq_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_calq_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_calq_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ckin_edgsel_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ckin_edgsel_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_i0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_i1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_i2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_i3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_q0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_q1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_q2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_clk_skew_q3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_curgen_ctrl_bg_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_curgen_ctrl_np_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_curgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dac_delay_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_dac_delay_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_di_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_di_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_di_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_di_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_di_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_di_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_i0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_i1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_i2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_i3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_q0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_q1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_q2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dith_q3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_dvddldo_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_en_adci_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_en_adcq_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_gain_buf_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_gain_buf_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_i_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ld_aq_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_aq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_aq_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_aq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_aq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_aq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_aq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_fc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_ldo_dq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_q_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx2_rxadc_short_daci_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_short_dacq_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_spare_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_tc_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_tc_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx2_rxadc_test_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx2_rxadc_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref0_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref0_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref1_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref1_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref2_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref2_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref3_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref3_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref_en_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx2_rxadc_vref_en_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"rx3\": {\n",
      "            \"regs\": {\n",
      "                \"rx3_bb_ctrl_digi\": {\n",
      "                    \"default\": \"'b0000000000\",\n",
      "                    \"on_value\": \"'b1000000000\"\n",
      "                },\n",
      "                \"rx3_bb_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_bb_g_ctrl_digi\": {\n",
      "                    \"default\": \"'b00000\",\n",
      "                    \"on_value\": \"'b10000\"\n",
      "                },\n",
      "                \"rx3_core_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_core_bias_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_core_bias_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_core_bias_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_core_bias_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_core_bias_tstctrl_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx3_core_tst_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_core_txt_buf_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_fe_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_fe_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_fe_mix_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_fe_mix_bias_ip_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_mix_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_fe_mix_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_fe_mix_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx3_fe_mix_buf_res_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"rx3_fe_spare_bits_digi\": {\n",
      "                    \"default\": \"'b00000000000000000000000000000000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_i_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_ladder_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_ctb_digi\": {\n",
      "                    \"default\": \"'b0000000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_ctc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_dc_err_sink_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_dc_err_surc_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_op_cc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_op_rc_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_q_rt_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_vcm_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_fe_tia_vcm_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_fe_tia_vcm_set_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b101\"\n",
      "                },\n",
      "                \"rx3_ldo_hv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_ldo_hv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_ldo_hv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b000\",\n",
      "                    \"on_value\": \"'b100\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_lven_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_ldo_lv_vset_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx3_lo_ena_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_lo_ena_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_lo_ictrl_digi\": {\n",
      "                    \"default\": \"'b0000\",\n",
      "                    \"on_value\": \"'b1000\"\n",
      "                },\n",
      "                \"rx3_lo_iq_delay_i_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx3_lo_iq_delay_i_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx3_lo_iq_delay_q_m_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx3_lo_iq_delay_q_p_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx3_rf_fe_lo_en_dc25_gen_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rf_fe_lo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_1p5ldo_en_i_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_1p5ldo_en_q_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_1p5ldo_fc_i_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_1p5ldo_fc_q_digi\": {\n",
      "                    \"default\": \"'b1\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_1p5ldo_vset_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_1p5ldo_vset_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ai_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_amux_sel_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_cali_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_cali_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_cali_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_cali_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_calq_ena_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_calq_ena_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_calq_val_m_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_calq_val_p_digi\": {\n",
      "                    \"default\": \"'b00000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ckin_edgsel_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ckin_edgsel_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_i0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_i1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_i2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_i3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_q0_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_q1_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_q2_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_clk_skew_q3_digi\": {\n",
      "                    \"default\": \"'b01000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_curgen_ctrl_bg_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_curgen_ctrl_np_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_curgen_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dac_delay_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_dac_delay_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_di_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_di_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_di_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_di_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_di_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_di_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_i0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_i1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_i2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_i3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_q0_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_q1_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_q2_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dith_q3_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_dvddldo_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_en_adci_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_en_adcq_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_gain_buf_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_gain_buf_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_i_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_inbuf_curcctrl_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_inbuf_curcctrl_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ld_aq_bypass_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_aq_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_aq_fc_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_aq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_aq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_aq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_aq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_fc_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_lv_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_ldo_dq_vset_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_q_en_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"rx3_rxadc_short_daci_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_short_dacq_in_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_spare_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_tc_i_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_tc_q_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"rx3_rxadc_test_digi\": {\n",
      "                    \"default\": \"'b00000000\"\n",
      "                },\n",
      "                \"rx3_rxadc_tst_rescal_digi\": {\n",
      "                    \"default\": \"'b00000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref0_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref0_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref1_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref1_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref2_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref2_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref3_set_i_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref3_set_q_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref_en_i_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                },\n",
      "                \"rx3_rxadc_vref_en_q_digi\": {\n",
      "                    \"default\": \"'b0000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        },\n",
      "        \"sys\": {\n",
      "            \"regs\": {\n",
      "                \"sys_adc_clk_tree_en_tst_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_enable_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_lven_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_vco_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"sys_adc_clk_tree_spare_reg_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"sys_adc_clkbuf_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_adc_clkrate_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"sys_clocks_amux_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_clocks_amux_sel_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"sys_coarse_cfix_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_cp_a_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"sys_cp_b_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"sys_cp_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_cp_skew_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"sys_cpldo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_cpldo_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_cpldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_cpldo_vset_digi\": {\n",
      "                    \"default\": \"'b0100\"\n",
      "                },\n",
      "                \"sys_div6_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_div6p5_rst_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_hkadc_clk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ibg_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ibias_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_il_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_inp_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ipt_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_lbhbmux_cl_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"sys_lockdet_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_lpf_c1_digi\": {\n",
      "                    \"default\": \"'b11010\"\n",
      "                },\n",
      "                \"sys_lpf_c2_digi\": {\n",
      "                    \"default\": \"'b11100\"\n",
      "                },\n",
      "                \"sys_lpf_r1_digi\": {\n",
      "                    \"default\": \"'b00111\"\n",
      "                },\n",
      "                \"sys_mmd_ldo_lv_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_mmldo_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_mmldo_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_mmldo_vset_digi\": {\n",
      "                    \"default\": \"'b0100\"\n",
      "                },\n",
      "                \"sys_pfd_edge_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_pll_pmonclk_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_en_tst_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_enable_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_lven_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_vco_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_vco_ctrlileak_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_vco_ctrlipt_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_ldo_vset_digi\": {\n",
      "                    \"default\": \"'b1011\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"sys_ref_clk_tree_spare_reg_digi\": {\n",
      "                    \"default\": \"'b0000000000000000\"\n",
      "                },\n",
      "                \"sys_ref_outbuf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_ref_sel_digi\": {\n",
      "                    \"default\": \"'b00\"\n",
      "                },\n",
      "                \"sys_rfpll_ref_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_select_divider6p5_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vco_bias_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_vco_coarse_code_digi\": {\n",
      "                    \"default\": \"'b10000000\"\n",
      "                },\n",
      "                \"sys_vco_core_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_vco_core_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_vco_ext_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vco_ibias_ibg_digi\": {\n",
      "                    \"default\": \"'b01111\"\n",
      "                },\n",
      "                \"sys_vco_ibias_ipt_digi\": {\n",
      "                    \"default\": \"'b01111\"\n",
      "                },\n",
      "                \"sys_vco_sel_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"sys_vco_vctrl_cal_en_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"sys_vcoldo_bypass_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vcoldo_ctrl_ileak_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"sys_vcoldo_ctrl_ipt_digi\": {\n",
      "                    \"default\": \"'b000\"\n",
      "                },\n",
      "                \"sys_vcoldo_en_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b1\"\n",
      "                },\n",
      "                \"sys_vcoldo_en_fc_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vcoldo_lv_digi\": {\n",
      "                    \"default\": \"'b1\"\n",
      "                },\n",
      "                \"sys_vcoldo_vset_digi\": {\n",
      "                    \"default\": \"'b1001\"\n",
      "                },\n",
      "                \"sys_vcotest_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vctrl_buf_ds_digi\": {\n",
      "                    \"default\": \"'b100\"\n",
      "                },\n",
      "                \"sys_vctrl_buf_en_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vctrl_buf_flt_byp_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_vctrl_buf_ibias_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                },\n",
      "                \"sys_vctrl_buf_res_digi\": {\n",
      "                    \"default\": \"'b10\"\n",
      "                },\n",
      "                \"sys_vrbias_high_digi\": {\n",
      "                    \"default\": \"'b010\"\n",
      "                },\n",
      "                \"sys_vrbias_low_digi\": {\n",
      "                    \"default\": \"'b001\"\n",
      "                },\n",
      "                \"sys_xclk983_sel_digi\": {\n",
      "                    \"default\": \"'b0\"\n",
      "                },\n",
      "                \"sys_xref_en_tst_digi\": {\n",
      "                    \"default\": \"'b0\",\n",
      "                    \"on_value\": \"'b0\"\n",
      "                },\n",
      "                \"sys_xref_ldosel_digi\": {\n",
      "                    \"default\": \"'b1000\"\n",
      "                }\n",
      "            },\n",
      "            \"ro_regs\": {}\n",
      "        }\n",
      "    }\n",
      "}\n"
     ]
    }
   ],
   "source": [
    "#check for register existence add description default, and on value if they exist \n",
    "reg_extract = re.compile(r'(?P<blockid>(?P<block>(?:obstx_adc|[A-Za-z]+))\\d?[A-Za-z]?)_(?P<functn>\\w.*)_(?P<direction>dig[io])$')\n",
    "dut_spec['regs'] = {}\n",
    "dut_spec['reg_blocks'] = {}\n",
    "for port in dut_spec['ports']:\n",
    "    if dut_spec['ports'][port]['porttype'] in ['register']:\n",
    "        reg_mo = re.match(reg_extract,port)\n",
    "        if reg_mo:\n",
    "            register_name = '_'.join([reg_mo.group('block'),reg_mo.group('functn'),reg_mo.group('direction')])\n",
    "            block_id = reg_mo.group('blockid')\n",
    "            if register_name in top_registers['regs']:\n",
    "                dut_spec['ports'][port]['reg_info'] = {\n",
    "                    'name': register_name, \n",
    "                    'blockid': block_id,\n",
    "                    'width': top_registers['regs'][register_name]['width'],\n",
    "                    'sheet': top_registers['regs'][register_name]['sheet']\n",
    "                    }\n",
    "                if dut_spec['ports'][port]['direction'] in ['input']:\n",
    "                    dut_spec['ports'][port]['reg_info']['default'] = top_registers['regs'][register_name]['default']\n",
    "                    if top_registers['regs'][register_name].get('on_value'):\n",
    "                        dut_spec['ports'][port]['reg_info']['on_value'] = top_registers['regs'][register_name]['on_value']\n",
    "                if top_registers['regs'][register_name].get('description'):\n",
    "                    dut_spec['ports'][port]['reg_info']['description'] = top_registers['regs'][register_name]['description']\n",
    "                \n",
    "                if dut_spec['ports'][port].get('msb') != top_registers['regs'][register_name].get('msb'):\n",
    "                    print (f\"MSB mismatch {port} msb={dut_spec['ports'][port]['msb']} {register_name} msb={top_registers['regs'][register_name]['msb']}\" )\n",
    "                if register_name in dut_spec['regs']:\n",
    "                    dut_spec['regs'][register_name]['blocks'].append(reg_mo.group('blockid'))\n",
    "                else:\n",
    "                    dut_spec['regs'][register_name] = {'blocks': [reg_mo.group('blockid')]}\n",
    "                if not block_id in dut_spec['reg_blocks']:\n",
    "                    dut_spec['reg_blocks'][block_id] = {'regs':{}, 'ro_regs': {}}\n",
    "                if dut_spec['ports'][port]['direction'] in ['input']:\n",
    "                    dut_spec['reg_blocks'][block_id]['regs'][port] =  {'default':top_registers['regs'][register_name]['default']}\n",
    "                    if top_registers['regs'][register_name].get('on_value'):\n",
    "                        dut_spec['reg_blocks'][block_id]['regs'][port]['on_value'] = top_registers['regs'][register_name]['on_value']\n",
    "                else:\n",
    "                    dut_spec['reg_blocks'][block_id]['ro_regs'] = port                        \n",
    "                \n",
    "            else:\n",
    "                print(register_name, 'for port',port, \"is not found\")\n",
    "            #print (reg_mo.groupdict())\n",
    "        else:\n",
    "            print (\"no pattern match in \",port)\n",
    "passed_regs = 0\n",
    "failed_regs = 0\n",
    "for reg in top_registers['regs']:\n",
    "    if reg in dut_spec['regs'].keys():\n",
    "        passed_regs += 1\n",
    "    else:\n",
    "        print (reg, \"has no ports\")\n",
    "        failed_regs +=1\n",
    "if failed_regs: \n",
    "    print (f'ERROR: {failed_regs} registers did not have ports, - {passed_regs} did')\n",
    "else:\n",
    "    print (f'{failed_regs} registers did not have ports, - {passed_regs} did')\n",
    "    \n",
    "print ( json.dumps(dut_spec,indent=4))\n",
    "with open('dut_regs_spec.json', 'w') as f:\n",
    "    json.dump(dut_spec, f, indent=4)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "av3test",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
