Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Mar 10 14:49:31 2022
| Host         : DESKTOP-BGR9DV7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  441         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (441)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3124)
5. checking no_input_delay (19)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (441)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: SPI/sck_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 408 register/latch pins with no clock driven by root clock pin: clkDIv/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3124)
---------------------------------------------------
 There are 3124 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.456        0.000                      0                  105        0.263        0.000                      0                  105        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.456        0.000                      0                  105        0.263        0.000                      0                  105        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.038ns (40.342%)  route 3.014ns (59.658%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.135    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.440    14.781    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.038ns (40.342%)  route 3.014ns (59.658%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.135    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.440    14.781    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.038ns (40.342%)  route 3.014ns (59.658%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.135    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.440    14.781    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.038ns (40.342%)  route 3.014ns (59.658%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.135    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.440    14.781    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.135    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.038ns (41.508%)  route 2.872ns (58.492%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.993    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.038ns (41.508%)  route 2.872ns (58.492%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.993    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.038ns (41.508%)  route 2.872ns (58.492%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.993    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 2.038ns (41.508%)  route 2.872ns (58.492%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.993    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.038ns (42.670%)  route 2.738ns (57.330%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.539     9.859    SSG_DISP/CathMod/clear
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.442    14.783    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    14.593    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.733    

Slack (MET) :             4.733ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 2.038ns (42.670%)  route 2.738ns (57.330%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.562     5.083    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.079    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.674 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.674    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.791 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.791    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.908 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.231 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.071    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.377 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.196    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.320 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.539     9.859    SSG_DISP/CathMod/clear
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.442    14.783    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    14.593    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.954    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.558     1.441    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.701    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.826     1.953    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.560     1.443    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.956    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.955    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.955    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.704    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.954    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.704    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.955    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.558     1.441    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.703    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.826     1.953    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.560     1.443    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.705    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.829     1.956    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.704    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.955    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   SSG_DISP/CathMod/clk_div_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3156 Endpoints
Min Delay          3156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_36/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.934ns  (logic 2.845ns (8.639%)  route 30.089ns (91.361%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          0.880    27.572    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.327    27.899 r  MCU/Mem/memory_reg_bram_30_i_26/O
                         net (fo=10, routed)          5.035    32.934    MCU/Mem/memory_reg_bram_30_i_26_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_36/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_13/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.846ns  (logic 2.845ns (8.662%)  route 30.001ns (91.338%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          2.031    28.722    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.327    29.049 r  MCU/Mem/memory_reg_bram_10_i_21/O
                         net (fo=10, routed)          3.797    32.846    MCU/Mem/memory_reg_bram_10_i_21_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/Mem/memory_reg_bram_13/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_37/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.557ns  (logic 2.845ns (8.739%)  route 29.712ns (91.261%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          0.880    27.572    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I1_O)        0.327    27.899 r  MCU/Mem/memory_reg_bram_30_i_26/O
                         net (fo=10, routed)          4.658    32.557    MCU/Mem/memory_reg_bram_30_i_26_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_37/DIADI[17]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_11/DIADI[23]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.420ns  (logic 2.845ns (8.776%)  route 29.575ns (91.224%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          2.031    28.722    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.327    29.049 r  MCU/Mem/memory_reg_bram_10_i_21/O
                         net (fo=10, routed)          3.370    32.420    MCU/Mem/memory_reg_bram_10_i_21_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  MCU/Mem/memory_reg_bram_11/DIADI[23]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_36/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.383ns  (logic 2.845ns (8.785%)  route 29.538ns (91.215%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          0.669    27.361    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.327    27.688 r  MCU/Mem/memory_reg_bram_30_i_23/O
                         net (fo=10, routed)          4.696    32.383    MCU/Mem/memory_reg_bram_30_i_23_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_36/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_36/DIADI[19]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.290ns  (logic 2.845ns (8.811%)  route 29.445ns (91.189%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          0.887    27.579    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I1_O)        0.327    27.906 r  MCU/Mem/memory_reg_bram_30_i_24/O
                         net (fo=10, routed)          4.384    32.290    MCU/Mem/memory_reg_bram_30_i_24_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_36/DIADI[19]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_13/DIADI[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.204ns  (logic 2.845ns (8.834%)  route 29.359ns (91.166%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          1.608    28.299    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I1_O)        0.327    28.626 r  MCU/Mem/memory_reg_bram_10_i_36/O
                         net (fo=10, routed)          3.578    32.204    MCU/Mem/memory_reg_bram_10_i_36_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/Mem/memory_reg_bram_13/DIADI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_36/DIADI[18]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.173ns  (logic 2.845ns (8.843%)  route 29.328ns (91.157%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          0.999    27.690    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I2_O)        0.327    28.017 r  MCU/Mem/memory_reg_bram_30_i_25/O
                         net (fo=10, routed)          4.155    32.173    MCU/Mem/memory_reg_bram_30_i_25_n_0
    RAMB36_X0Y5          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_36/DIADI[18]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_27/DIADI[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.096ns  (logic 2.845ns (8.864%)  route 29.251ns (91.136%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          1.345    28.036    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I1_O)        0.327    28.363 r  MCU/Mem/memory_reg_bram_20_i_35/O
                         net (fo=10, routed)          3.733    32.096    MCU/Mem/memory_reg_bram_20_i_35_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  MCU/Mem/memory_reg_bram_27/DIADI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/Mem/memory_reg_mux_sel_reg_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/Mem/memory_reg_bram_13/DIADI[17]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.026ns  (logic 2.845ns (8.883%)  route 29.181ns (91.117%))
  Logic Levels:           14  (FDRE=1 LUT2=2 LUT6=9 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE                         0.000     0.000 r  MCU/Mem/memory_reg_mux_sel_reg_5/C
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MCU/Mem/memory_reg_mux_sel_reg_5/Q
                         net (fo=256, routed)         4.681     5.137    MCU/Mem/memory_reg_mux_sel_reg_5_n_0
    SLICE_X51Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.261 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_45/O
                         net (fo=1, routed)           0.000     5.261    MCU/Mem/ram_reg_r2_0_31_0_5_i_45_n_0
    SLICE_X51Y10         MUXF7 (Prop_muxf7_I1_O)      0.245     5.506 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_15/O
                         net (fo=1, routed)           1.993     7.500    MCU/Mem/ram_reg_r2_0_31_0_5_i_15_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I1_O)        0.298     7.798 r  MCU/Mem/ram_reg_r2_0_31_0_5_i_3/O
                         net (fo=87, routed)          2.874    10.672    MCU/RegF/ram_reg_r2_0_31_0_5/ADDRB2
    SLICE_X38Y27         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    10.796 r  MCU/RegF/ram_reg_r2_0_31_0_5/RAMB_D1/O
                         net (fo=14, routed)          2.345    13.141    MCU/Mem/rs20[3]
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124    13.265 r  MCU/Mem/memory_reg_bram_10_i_41/O
                         net (fo=17, routed)          1.605    14.869    MCU/ALU_B/DIADI[2]
    SLICE_X43Y29         LUT6 (Prop_lut6_I1_O)        0.124    14.993 r  MCU/ALU_B/memory_reg_bram_10_i_202/O
                         net (fo=111, routed)         2.700    17.693    MCU/Mem/B[3]
    SLICE_X58Y33         LUT6 (Prop_lut6_I2_O)        0.124    17.817 r  MCU/Mem/memory_reg_bram_10_i_258/O
                         net (fo=7, routed)           0.864    18.680    MCU/Mem/memory_reg_bram_10_i_258_n_0
    SLICE_X58Y31         LUT6 (Prop_lut6_I3_O)        0.124    18.804 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_199/O
                         net (fo=5, routed)           1.229    20.034    MCU/Mem/ram_reg_r1_0_31_0_5_i_199_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I2_O)        0.124    20.158 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_92/O
                         net (fo=1, routed)           0.990    21.148    MCU/Mem/ram_reg_r1_0_31_0_5_i_92_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I1_O)        0.124    21.272 r  MCU/Mem/ram_reg_r1_0_31_0_5_i_25/O
                         net (fo=87, routed)          3.497    24.769    MCU/Mem/IOBUS_addr[0]
    SLICE_X30Y37         LUT2 (Prop_lut2_I1_O)        0.150    24.919 r  MCU/Mem/memory_reg_bram_10_i_136/O
                         net (fo=57, routed)          1.395    26.314    MCU/Mem/memory_reg_bram_10_i_136_n_0
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.377    26.691 r  MCU/Mem/memory_reg_bram_10_i_124/O
                         net (fo=40, routed)          1.465    28.157    MCU/Mem/memory_reg_bram_10_i_124_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I1_O)        0.327    28.484 r  MCU/Mem/memory_reg_bram_10_i_27/O
                         net (fo=10, routed)          3.542    32.026    MCU/Mem/memory_reg_bram_10_i_27_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  MCU/Mem/memory_reg_bram_13/DIADI[17]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI/rreg_reg[5]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDPE                         0.000     0.000 r  SPI/rreg_reg[5]/C
    SLICE_X33Y25         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  SPI/rreg_reg[5]/Q
                         net (fo=2, routed)           0.131     0.259    SPI/rreg[5]
    SLICE_X33Y25         FDPE                                         r  SPI/rreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/rreg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDPE                         0.000     0.000 r  SPI/rreg_reg[0]/C
    SLICE_X31Y27         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SPI/rreg_reg[0]/Q
                         net (fo=2, routed)           0.121     0.262    SPI/rreg[0]
    SLICE_X31Y26         FDPE                                         r  SPI/rreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.967%)  route 0.080ns (30.033%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE                         0.000     0.000 r  MCU/PC/count_reg[31]/C
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[31]/Q
                         net (fo=7, routed)           0.080     0.221    MCU/Mem/Q[27]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.266 r  MCU/Mem/CSR_MEPC[31]_i_2/O
                         net (fo=1, routed)           0.000     0.266    MCU/OTTER_CSR/D[31]
    SLICE_X38Y38         FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.186ns (69.231%)  route 0.083ns (30.769%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  MCU/PC/count_reg[9]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[9]/Q
                         net (fo=7, routed)           0.083     0.224    MCU/Mem/Q[5]
    SLICE_X40Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.269 r  MCU/Mem/CSR_MEPC[9]_i_1/O
                         net (fo=1, routed)           0.000     0.269    MCU/OTTER_CSR/D[9]
    SLICE_X40Y31         FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/rreg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.942%)  route 0.119ns (42.058%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y24         FDPE                         0.000     0.000 r  SPI/rreg_reg[2]/C
    SLICE_X30Y24         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  SPI/rreg_reg[2]/Q
                         net (fo=2, routed)           0.119     0.283    SPI/rreg[2]
    SLICE_X30Y24         FDPE                                         r  SPI/rreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI_TDATA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SPI/dout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE                         0.000     0.000 r  SPI_TDATA_reg[7]/C
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SPI_TDATA_reg[7]/Q
                         net (fo=1, routed)           0.098     0.239    SPI/dout_reg_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I0_O)        0.045     0.284 r  SPI/dout_i_1/O
                         net (fo=1, routed)           0.000     0.284    SPI/dout_i_1_n_0
    SLICE_X32Y27         FDPE                                         r  SPI/dout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE                         0.000     0.000 r  MCU/PC/count_reg[8]/C
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[8]/Q
                         net (fo=7, routed)           0.110     0.251    MCU/Mem/Q[4]
    SLICE_X36Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  MCU/Mem/CSR_MEPC[8]_i_1/O
                         net (fo=1, routed)           0.000     0.296    MCU/OTTER_CSR/D[8]
    SLICE_X36Y30         FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/rreg_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.142%)  route 0.158ns (52.858%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDPE                         0.000     0.000 r  SPI/rreg_reg[1]/C
    SLICE_X31Y26         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SPI/rreg_reg[1]/Q
                         net (fo=2, routed)           0.158     0.299    SPI/rreg[1]
    SLICE_X30Y24         FDPE                                         r  SPI/rreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SPI/rreg_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            SPI/rreg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDPE                         0.000     0.000 r  SPI/rreg_reg[4]/C
    SLICE_X31Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  SPI/rreg_reg[4]/Q
                         net (fo=2, routed)           0.164     0.305    SPI/rreg[4]
    SLICE_X33Y25         FDPE                                         r  SPI/rreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MCU/PC/count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MCU/OTTER_CSR/CSR_MEPC_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.476%)  route 0.127ns (40.524%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE                         0.000     0.000 r  MCU/PC/count_reg[28]/C
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MCU/PC/count_reg[28]/Q
                         net (fo=9, routed)           0.127     0.268    MCU/Mem/Q[24]
    SLICE_X36Y37         LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  MCU/Mem/CSR_MEPC[28]_i_1/O
                         net (fo=1, routed)           0.000     0.313    MCU/OTTER_CSR/D[28]
    SLICE_X36Y37         FDRE                                         r  MCU/OTTER_CSR/CSR_MEPC_reg[28]/D
  -------------------------------------------------------------------    -------------------





