SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.0.240.2 -- WARNING: Map write only section -- Thu May 12 09:04:45 2022

SYSCONFIG DONE_OD=ON DONE_EX=OFF CONFIG_SECURE=OFF WAKE_UP=21 WAKE_ON_LOCK=OFF INBUF=ON MASTER_SPI_PORT=DISABLE SLAVE_SPI_PORT=DISABLE MY_ASSP=OFF ONE_TIME_PROGRAM=OFF ;
LOCATE COMP "opUART_Tx" SITE "109" ;
LOCATE COMP "ipClk" SITE "21" ;
LOCATE COMP "opLED[7]" SITE "37" ;
LOCATE COMP "opLED[6]" SITE "38" ;
LOCATE COMP "opLED[5]" SITE "39" ;
LOCATE COMP "opLED[4]" SITE "40" ;
LOCATE COMP "opLED[3]" SITE "43" ;
LOCATE COMP "opLED[2]" SITE "44" ;
LOCATE COMP "opLED[1]" SITE "45" ;
LOCATE COMP "opLED[0]" SITE "46" ;
LOCATE COMP "ipButtons[3]" SITE "50" ;
LOCATE COMP "ipButtons[2]" SITE "52" ;
LOCATE COMP "ipButtons[1]" SITE "53" ;
LOCATE COMP "ipButtons[0]" SITE "54" ;
LOCATE COMP "ipUART_Rx" SITE "110" ;
LOCATE COMP "ipnReset" SITE "19" ;
FREQUENCY PORT "ipClk" 50.000000 MHz ;
SCHEMATIC END ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_rxio" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser_UART_Inst_opTxio" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[8]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[9]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[10]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[11]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[12]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[13]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[14]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[15]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[16]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[17]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[18]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[19]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[20]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[21]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[22]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[23]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[24]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[25]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[26]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[27]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[28]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[29]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[30]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "clk_cnt[31]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_state[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_packet[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/tx_byte_length[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_state[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_packet[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/rx_len[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opTxReady" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Valid" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Length[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/opRxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/data_cache[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxSend" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/txData[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opTxBusy" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxValid" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/wr_byte_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/state[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rst" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[8]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[9]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[10]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[11]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[12]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[13]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[14]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[15]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[16]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[17]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[18]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[19]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[20]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[21]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[22]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[23]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[24]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[25]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[26]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[27]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[28]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[29]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[30]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_data[31]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/rd_byte_cnt[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrEnable" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[8]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[9]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[10]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[11]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[12]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[13]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[14]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[15]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[16]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[17]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[18]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[19]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[20]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[21]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[22]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[23]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[24]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[25]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[26]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[27]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[28]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[29]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[30]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opWrData[31]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Valid" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.SoP" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Destination[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opTxPkt.Data[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "control/opAddress[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opWrRegisters.LEDs[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[0]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[1]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[2]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[3]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[4]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[5]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[6]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[7]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[8]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[9]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[10]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[11]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[12]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[13]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[14]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[15]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[16]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[17]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[18]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[19]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[20]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[21]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[22]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[23]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[24]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[25]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[26]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[27]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[28]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[29]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[30]" ;
BLOCK PATH FROM PORT "ipnReset" TO CELL "register/opRdData[31]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_rxio" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser_UART_Inst_opTxio" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[16]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[17]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[18]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[19]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[20]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[21]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[22]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[23]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[24]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[25]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[26]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[27]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[28]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[29]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[30]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "clk_cnt[31]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_state[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_packet[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/tx_byte_length[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_state[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_packet[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/rx_len[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opTxReady" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Valid" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Length[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/opRxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/data_cache[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxSend" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/txData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opTxBusy" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxValid" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/wr_byte_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/state[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rst" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[16]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[17]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[18]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[19]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[20]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[21]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[22]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[23]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[24]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[25]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[26]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[27]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[28]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[29]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[30]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_data[31]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/rd_byte_cnt[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrEnable" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[16]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[17]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[18]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[19]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[20]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[21]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[22]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[23]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[24]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[25]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[26]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[27]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[28]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[29]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[30]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opWrData[31]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Valid" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.SoP" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Destination[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opTxPkt.Data[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "control/opAddress[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opWrRegisters.LEDs[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[0]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[1]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[2]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[3]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[4]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[5]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[6]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[7]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[8]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[9]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[10]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[11]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[12]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[13]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[14]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[15]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[16]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[17]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[18]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[19]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[20]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[21]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[22]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[23]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[24]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[25]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[26]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[27]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[28]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[29]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[30]" ;
BLOCK PATH FROM PORT "ipUART_Rx" TO CELL "register/opRdData[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_rxio" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser_UART_Inst_opTxio" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "clk_cnt[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_packet[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/tx_byte_length[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_packet[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/rx_len[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opTxReady" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Valid" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Source[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Length[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Destination[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/opRxStream.Data[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/data_cache[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxSend" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_TxData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_state[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/tx_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/txData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_state[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/rx_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opTxBusy" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxValid" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/opRxData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "packetiser/UART_Inst/clk_cnt2[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/wr_byte_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/state[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rst" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_data[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/rd_byte_cnt[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrEnable" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opWrData[31]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Valid" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.SoP" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Destination[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opTxPkt.Data[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "control/opAddress[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opWrRegisters.LEDs[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[0]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[1]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[2]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[3]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[4]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[5]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[6]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[7]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[8]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[9]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[10]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[11]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[12]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[13]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[14]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[15]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[16]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[17]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[18]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[19]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[20]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[21]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[22]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[23]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[24]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[25]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[26]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[27]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[28]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[29]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[30]" ;
BLOCK PATH FROM PORT "ipButtons[3]" TO CELL "register/opRdData[31]" ;
BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser_UART_Inst_rxio" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser_UART_Inst_opTxio" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[8]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[9]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[10]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[11]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[12]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[13]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[14]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[15]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[16]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[17]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[18]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[19]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[20]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[21]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[22]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[23]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[24]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[25]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[26]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[27]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[28]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[29]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[30]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "clk_cnt[31]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_state[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_packet[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_packet[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/tx_byte_length[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_state[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_packet[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_packet[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/rx_len[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opTxReady" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Valid" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Source[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Length[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Destination[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/opRxStream.Data[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/data_cache[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxSend" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_TxData[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_state[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/tx_cnt[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/txData[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_state[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/rx_cnt[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opTxBusy" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxValid" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/opRxData[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt[8]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[8]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "packetiser/UART_Inst/clk_cnt2[9]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/wr_byte_cnt[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/state[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/state[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/state[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/state[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rst" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rst" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[8]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[9]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[10]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[11]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[12]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[13]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[14]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[15]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[16]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[17]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[18]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[19]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[20]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[21]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[22]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[23]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[24]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[25]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[26]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[27]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[28]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[29]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[30]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_data[31]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/rd_byte_cnt[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrEnable" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[8]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[9]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[10]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[11]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[12]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[13]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[14]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[15]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[16]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[17]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[18]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[19]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[20]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[21]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[22]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[23]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[24]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[25]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[26]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[27]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[28]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[29]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[30]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opWrData[31]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Valid" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.SoP" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Destination[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opTxPkt.Data[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "control/opAddress[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opWrRegisters.LEDs[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[0]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[1]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[2]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[3]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[4]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[5]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[6]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[7]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[8]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[9]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[10]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[11]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[12]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[13]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[14]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[15]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[16]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[17]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[18]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[19]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[20]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[21]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[22]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[23]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[24]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[25]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[26]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[27]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[28]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[29]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[30]" TO PORT "opLED[7]" ;
BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opUART_Tx" ;
BLOCK PATH FROM CELL "register/opRdData[31]" TO PORT "opLED[7]" ;
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK JTAGPATHS ;
COMMERCIAL ;
