library ieee;
use ieee.std_logic_1164.all;

entity blnkctr is 
port ( clk         : in  std_ulogic;
       rst_n       : in  std_ulogic;       
       schalter_i  : in  std_ulogic;
       ld_short_o  : out std_ulogic;
       ld_long_o   : out std_ulogic;
       done_i      : in  std_ulogic;
       led_o       : out std_ulogic_vector(9 downto 0));  
end entity;

architecture rtl of blnkctr is

begin

end architecture rtl;
