$date
	Fri Oct 31 00:12:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module ex $end
$var wire 4 $ a [3:0] $end
$var wire 1 % and1 $end
$var wire 1 & and2 $end
$var wire 1 ' and3 $end
$var wire 1 ( and4 $end
$var wire 1 ) and5 $end
$var wire 1 * and6 $end
$var wire 1 + and7 $end
$var wire 1 , and8 $end
$var wire 4 - b [3:0] $end
$var wire 1 . bx $end
$var wire 1 / maxA $end
$var wire 1 0 maxB $end
$var wire 4 1 xi [3:0] $end
$var wire 4 2 out [3:0] $end
$var wire 4 3 bn [3:0] $end
$var wire 4 4 an [3:0] $end
$scope begin genblk1[0] $end
$var parameter 2 5 i $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 6 i $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 7 i $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 8 i $end
$upscope $end
$scope module mux1 $end
$var wire 1 / A $end
$var wire 1 9 AB $end
$var wire 1 : Abn $end
$var wire 1 0 B $end
$var wire 1 ; F $end
$var wire 1 < an $end
$var wire 1 = anB $end
$var wire 1 > anbn $end
$var wire 1 ? bn $end
$var wire 1 @ s0 $end
$var wire 1 A s1 $end
$var wire 1 B s2 $end
$var wire 1 . s3 $end
$upscope $end
$scope module mux2 $end
$var wire 1 / A $end
$var wire 1 C AB $end
$var wire 1 D Abn $end
$var wire 1 0 B $end
$var wire 1 E F $end
$var wire 1 F an $end
$var wire 1 G anB $end
$var wire 1 H anbn $end
$var wire 1 I bn $end
$var wire 1 J s0 $end
$var wire 1 K s1 $end
$var wire 1 L s2 $end
$var wire 1 . s3 $end
$upscope $end
$scope module mux3 $end
$var wire 1 / A $end
$var wire 1 M AB $end
$var wire 1 N Abn $end
$var wire 1 0 B $end
$var wire 1 O F $end
$var wire 1 P an $end
$var wire 1 Q anB $end
$var wire 1 R anbn $end
$var wire 1 S bn $end
$var wire 1 T s0 $end
$var wire 1 U s1 $end
$var wire 1 V s2 $end
$var wire 1 . s3 $end
$upscope $end
$scope module mux4 $end
$var wire 1 / A $end
$var wire 1 W AB $end
$var wire 1 X Abn $end
$var wire 1 0 B $end
$var wire 1 Y F $end
$var wire 1 Z an $end
$var wire 1 [ anB $end
$var wire 1 \ anbn $end
$var wire 1 ] bn $end
$var wire 1 ^ s0 $end
$var wire 1 _ s1 $end
$var wire 1 ` s2 $end
$var wire 1 . s3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 8
b10 7
b1 6
b0 5
$end
#0
$dumpvars
1`
0_
1^
1]
0\
0[
0Z
1Y
1X
0W
1V
1U
1T
1S
0R
0Q
0P
1O
1N
0M
1L
0K
1J
1I
0H
0G
0F
1E
1D
0C
1B
1A
1@
1?
0>
0=
0<
1;
1:
09
b0 4
b101 3
b1111 2
b1010 1
00
1/
z.
b1010 -
0,
0+
0*
0)
0(
0'
1&
0%
b1111 $
b1010 #
b1111 "
b1111 !
$end
#10
1>
1;
1<
0:
1F
1P
1Z
0/
0E
0O
b1000 !
b1000 2
0Y
b111 3
b1111 1
b111 4
0&
0D
0N
0X
0U
0L
0J
0V
0T
0`
0^
b1000 #
b1000 -
b1000 "
b1000 $
#20
1O
0?
0I
0S
1Q
0]
10
b10 !
b10 2
0;
b1101 1
b1101 3
1+
b1111 4
0>
0A
1U
0B
0@
b10 #
b10 -
b0 "
b0 $
#30
