{'out': {'CDeps': [[[], ['sel'], []], [[], ['sel'], []]],
         'CLines': [[None, '11:C', None], [None, '11:C', None]],
         'Clocked': False,
         'DDeps': [['sel', 'b', 'a'], ['sel', 'a', 'b']],
         'DLines': ['13:D', '12:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3c16b2390>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7fc3c16a4ed0>]}}
