

================================================================
== Vivado HLS Report for 'avg'
================================================================
* Date:           Thu Apr  8 00:31:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LabA_window_2d
* Solution:       problem
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.840 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1036807|  1036807| 5.184 ms | 5.184 ms |  1036807|  1036807|   none  |
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- ROW_COL  |  1036805|  1036805|         9|          3|          1|  345600|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|    265|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        0|      -|     333|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     333|    414|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |avg_mac_muladd_9nbkb_U1  |avg_mac_muladd_9nbkb  | i0 + i1 * i2 |
    |avg_mac_muladd_9nbkb_U2  |avg_mac_muladd_9nbkb  | i0 + i1 * i2 |
    |avg_mac_muladd_9nbkb_U3  |avg_mac_muladd_9nbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_fu_243_p2       |     +    |      0|  0|  26|          19|           1|
    |add_ln24_1_fu_165_p2     |     +    |      0|  0|  15|           9|           2|
    |add_ln24_3_fu_252_p2     |     +    |      0|  0|  14|          10|           2|
    |add_ln24_4_fu_225_p2     |     +    |      0|  0|  15|           9|           2|
    |c_fu_309_p2              |     +    |      0|  0|  14|          10|           1|
    |r_fu_171_p2              |     +    |      0|  0|  15|           9|           1|
    |ret_V_1_fu_349_p2        |     +    |      0|  0|  10|          10|          10|
    |ret_V_fu_340_p2          |     +    |      0|  0|  10|          10|          10|
    |tmp_2_fu_159_p2          |     +    |      0|  0|  14|          10|           2|
    |icmp_ln20_fu_193_p2      |   icmp   |      0|  0|  18|          19|          19|
    |icmp_ln22_fu_199_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln8_1_fu_284_p2     |   icmp   |      0|  0|  13|           9|           7|
    |icmp_ln8_fu_231_p2       |   icmp   |      0|  0|  13|           9|           7|
    |select_ln20_1_fu_213_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln20_2_fu_274_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln20_3_fu_296_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln20_fu_205_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln6_1_fu_266_p3   |  select  |      0|  0|   9|           1|           1|
    |select_ln6_fu_185_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln8_1_fu_289_p3   |  select  |      0|  0|   9|           1|           7|
    |select_ln8_fu_236_p3     |  select  |      0|  0|   9|           1|           7|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 265|         152|         120|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_148_p4             |   9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten_phi_fu_124_p4  |   9|          2|   19|         38|
    |ap_phi_mux_r_0_phi_fu_136_p4             |   9|          2|    9|         18|
    |c_0_reg_144                              |   9|          2|   10|         20|
    |din_V_address0                           |  21|          4|   19|         76|
    |indvar_flatten_reg_120                   |   9|          2|   19|         38|
    |r_0_reg_132                              |   9|          2|    9|         18|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         24|   97|        236|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln20_reg_431                    |  19|   0|   19|          0|
    |add_ln24_4_reg_425                  |   9|   0|    9|          0|
    |add_ln446_1_reg_457                 |  19|   0|   19|          0|
    |add_ln446_2_reg_487                 |  19|   0|   19|          0|
    |add_ln446_reg_467                   |  19|   0|   19|          0|
    |ap_CS_fsm                           |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |c_0_reg_144                         |  10|   0|   10|          0|
    |c_reg_462                           |  10|   0|   10|          0|
    |icmp_ln20_reg_399                   |   1|   0|    1|          0|
    |icmp_ln22_reg_403                   |   1|   0|    1|          0|
    |indvar_flatten_reg_120              |  19|   0|   19|          0|
    |r_0_reg_132                         |   9|   0|    9|          0|
    |r_reg_387                           |   9|   0|    9|          0|
    |select_ln20_1_reg_415               |   9|   0|    9|          0|
    |select_ln20_3_reg_441               |   9|   0|    9|          0|
    |select_ln20_reg_409                 |  10|   0|   10|          0|
    |select_ln6_reg_394                  |   9|   0|    9|          0|
    |tmp_V_1_reg_492                     |   8|   0|    8|          0|
    |tmp_V_2_reg_507                     |   8|   0|    8|          0|
    |tmp_V_reg_502                       |   8|   0|    8|          0|
    |trunc_ln_reg_512                    |   8|   0|    8|          0|
    |zext_ln446_3_reg_451                |  10|   0|   19|          9|
    |zext_ln446_5_reg_472                |  19|   0|   64|         45|
    |zext_ln446_5_reg_472_pp0_iter2_reg  |  19|   0|   64|         45|
    |icmp_ln20_reg_399                   |  64|  32|    1|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 333|  32|  369|         99|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      avg     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      avg     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      avg     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      avg     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      avg     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      avg     | return value |
|din_V_address0   | out |   19|  ap_memory |     din_V    |     array    |
|din_V_ce0        | out |    1|  ap_memory |     din_V    |     array    |
|din_V_q0         |  in |    8|  ap_memory |     din_V    |     array    |
|dout_V_address0  | out |   19|  ap_memory |    dout_V    |     array    |
|dout_V_ce0       | out |    1|  ap_memory |    dout_V    |     array    |
|dout_V_we0       | out |    1|  ap_memory |    dout_V    |     array    |
|dout_V_d0        | out |    8|  ap_memory |    dout_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

