<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Open FFBoard: dwc2_type.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_blue_128.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Open FFBoard
   </div>
   <div id="projectbrief">Open source force feedback firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('dwc2__type_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">dwc2_type.h</div></div>
</div><!--header-->
<div class="contents">
<a href="dwc2__type_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * The MIT License (MIT)</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (c) 2024, hathach (tinyusb.org)</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * of this software and associated documentation files (the &quot;Software&quot;), to deal</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * in the Software without restriction, including without limitation the rights</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * copies of the Software, and to permit persons to whom the Software is</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * furnished to do so, subject to the following conditions:</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * The above copyright notice and this permission notice shall be included in</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * all copies or substantial portions of the Software.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * THE SOFTWARE.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#ifndef TUSB_DWC2_TYPES_H_</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define TUSB_DWC2_TYPES_H_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &quot;stdint.h&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Controller</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>{</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  uintptr_t reg_base;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  uint32_t  irqnum;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  uint8_t   ep_count;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  uint8_t   ep_in_count;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  uint32_t  ep_fifo_size;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>}dwc2_controller_t;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">// DWC OTG HW Release versions</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">#define DWC2_CORE_REV_2_71a   0x4f54271a</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#define DWC2_CORE_REV_2_72a   0x4f54272a</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="preprocessor">#define DWC2_CORE_REV_2_80a   0x4f54280a</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">#define DWC2_CORE_REV_2_90a   0x4f54290a</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">#define DWC2_CORE_REV_2_91a   0x4f54291a</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">#define DWC2_CORE_REV_2_92a   0x4f54292a</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">#define DWC2_CORE_REV_2_94a   0x4f54294a</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="preprocessor">#define DWC2_CORE_REV_3_00a   0x4f54300a</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="preprocessor">#define DWC2_CORE_REV_3_10a   0x4f54310a</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#define DWC2_CORE_REV_4_00a   0x4f54400a</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">#define DWC2_CORE_REV_4_11a   0x4f54411a</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#define DWC2_CORE_REV_4_20a   0x4f54420a</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#define DWC2_FS_IOT_REV_1_00a 0x5531100a</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="preprocessor">#define DWC2_HS_IOT_REV_1_00a 0x5532100a</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define DWC2_CORE_REV_MASK    0x0000ffff</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// DWC OTG HW Core ID</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define DWC2_OTG_ID           0x4f540000</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define DWC2_FS_IOT_ID        0x55310000</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define DWC2_HS_IOT_ID        0x55320000</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#if 0</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">// HS PHY</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html">   77</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>{</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#a403e4c900d4b0315dd86b2ab5905195f">   79</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#a403e4c900d4b0315dd86b2ab5905195f">HS_PHYC_PLL</a>;         <span class="comment">// 000h This register is used to control the PLL of the HS PHY.</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#a909b50425568c8e6f76d7165f8bf5604">   80</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#a909b50425568c8e6f76d7165f8bf5604">Reserved04</a>;          <span class="comment">// 004h Reserved</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#af1a13d47dc2dc5c2f333cda4c2719505">   81</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#af1a13d47dc2dc5c2f333cda4c2719505">Reserved08</a>;          <span class="comment">// 008h Reserved</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#a8dd5aa2ba6384b1ebb55a6c08e4c04b1">   82</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#a8dd5aa2ba6384b1ebb55a6c08e4c04b1">HS_PHYC_TUNE</a>;        <span class="comment">// 00Ch This register is used to control the tuning interface of the High Speed PHY.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#a71cca9fd6a4c65a9475a3f002ace4382">   83</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#a71cca9fd6a4c65a9475a3f002ace4382">Reserved10</a>;          <span class="comment">// 010h Reserved</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#aae8038d2325084374bbc1af3af01b28b">   84</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#aae8038d2325084374bbc1af3af01b28b">Reserved14</a>;          <span class="comment">// 014h Reserved</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="struct_h_s___p_h_y_c___global_type_def.html#a3056ebec0d4a06a2f8db6e6fabc06641">   85</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="struct_h_s___p_h_y_c___global_type_def.html#a3056ebec0d4a06a2f8db6e6fabc06641">HS_PHYC_LDO</a>;         <span class="comment">// 018h This register is used to control the regulator (LDO).</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>} <a class="code hl_struct" href="struct_h_s___p_h_y_c___global_type_def.html">HS_PHYC_GlobalTypeDef</a>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ab77a612233797e2a1fbba2e31f9ab245a1acfef6519b2cc034bdf45857d7dc8bf">   90</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#ab77a612233797e2a1fbba2e31f9ab245a1acfef6519b2cc034bdf45857d7dc8bf">GOTGCTL_OTG_VERSION_1_3</a> = 0,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ab77a612233797e2a1fbba2e31f9ab245acf17e0ba7c83272882012aacccfbbdaf">   91</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#ab77a612233797e2a1fbba2e31f9ab245acf17e0ba7c83272882012aacccfbbdaf">GOTGCTL_OTG_VERSION_2_0</a> = 1,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>};</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32faae6220f4fa31be5cdcc7c869fccb309e">   95</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32faae6220f4fa31be5cdcc7c869fccb309e">GHWCFG2_OPMODE_HNP_SRP</a>         = 0,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa5914243b96ad53c3dd8ce0a60afe1998">   96</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa5914243b96ad53c3dd8ce0a60afe1998">GHWCFG2_OPMODE_SRP</a>             = 1,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fadc63a8d43fad75eaef90ebdcd59ee565">   97</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fadc63a8d43fad75eaef90ebdcd59ee565">GHWCFG2_OPMODE_NON_HNP_NON_SRP</a> = 2,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa9c928d15da8b88e5a317b8bd8e529050">   98</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa9c928d15da8b88e5a317b8bd8e529050">GHWCFG2_OPMODE_SRP_DEVICE</a>      = 3,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa071f23208c344855ad4e091e22548bd3">   99</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa071f23208c344855ad4e091e22548bd3">GHWCFFG2_OPMODE_NON_OTG_DEVICE</a> = 4,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa6981d2e0b1b9bd3cddfa1e7cca2e02dd">  100</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa6981d2e0b1b9bd3cddfa1e7cca2e02dd">GHWCFG2_OPMODE_SRP_HOST</a>        = 5,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fac5493a80c6f029d32b81412e6cf6de74">  101</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fac5493a80c6f029d32b81412e6cf6de74">GHWCFG2_OPMODE_NON_OTG_HOST</a>    = 6,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>};</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0a78ed8aa09a134f320cd48cbadd68c500">  104</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0a78ed8aa09a134f320cd48cbadd68c500">GHWCFG2_ARCH_SLAVE_ONLY</a>   = 0,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0a619109df248f5134e88d32b7ddb269de">  105</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0a619109df248f5134e88d32b7ddb269de">GHWCFG2_ARCH_EXTERNAL_DMA</a> = 1,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0abcbfff3583565355f8ea252c3900e60d">  106</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0abcbfff3583565355f8ea252c3900e60d">GHWCFG2_ARCH_INTERNAL_DMA</a> = 2,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>};</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcacdb7754441680a5e6dac678f1eeee68f">  110</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcacdb7754441680a5e6dac678f1eeee68f">GHWCFG2_HSPHY_NOT_SUPPORTED</a> = 0,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bca2f9abde44b520551ef47e8c97b1fe95d">  111</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bca2f9abde44b520551ef47e8c97b1fe95d">GHWCFG2_HSPHY_UTMI</a>          = 1, <span class="comment">// internal PHY (mostly)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcaca1cad56a95c230d80be1ee936dbf925">  112</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcaca1cad56a95c230d80be1ee936dbf925">GHWCFG2_HSPHY_ULPI</a>          = 2, <span class="comment">// external PHY (mostly)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcad88a5ca3481d19fd3228f0289967ef2c">  113</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcad88a5ca3481d19fd3228f0289967ef2c">GHWCFG2_HSPHY_UTMI_ULPI</a>     = 3, <span class="comment">// both</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>};</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a538bbc13f2d8afc95509f1af0a6899c4">  118</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a538bbc13f2d8afc95509f1af0a6899c4">GHWCFG2_FSPHY_NOT_SUPPORTED</a> = 0,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419abf5079bbea1e5ba6e7d313124e362857">  119</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419abf5079bbea1e5ba6e7d313124e362857">GHWCFG2_FSPHY_DEDICATED</a>     = 1, <span class="comment">// have dedicated FS PHY</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a27a088fb7e7e16fb2bba39a98722397f">  120</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a27a088fb7e7e16fb2bba39a98722397f">GHWCFG2_FSPHY_UTMI</a>          = 2, <span class="comment">// shared with UTMI+</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a9e2623f95a4431436cf2852ee2868ee7">  121</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a9e2623f95a4431436cf2852ee2868ee7">GHWCFG2_FSPHY_ULPI</a>          = 3, <span class="comment">// shared with ULPI</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>};</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a8231c79bedf4bd70f2b75b9c6456e6f1">  125</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a8231c79bedf4bd70f2b75b9c6456e6f1">GHWCFFG4_PHY_DATA_WIDTH_8</a>    = 0,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a49f67dcc19413598e53770a65d0c7e16">  126</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a49f67dcc19413598e53770a65d0c7e16">GHWCFFG4_PHY_DATA_WIDTH_16</a>   = 1,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a3c695ba22fb76f58c93cd14eebb949fe">  127</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a3c695ba22fb76f58c93cd14eebb949fe">GHWCFFG4_PHY_DATA_WIDTH_8_16</a> = 2, <span class="comment">// software selectable</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>};</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a46b6662ac2a383110dcc8f34588018b5">  131</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a46b6662ac2a383110dcc8f34588018b5">HPRT_SPEED_HIGH</a> = 0,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a1929ffe13b4cf830285e2243d2667ab8">  132</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a1929ffe13b4cf830285e2243d2667ab8">HPRT_SPEED_FULL</a> = 1,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a7ac44832b891916f935e6cb14f006066">HPRT_SPEED_LOW</a>  = 2</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a7ac44832b891916f935e6cb14f006066">  134</a></span>};</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a92a045b44579eea64c064cfe975a2253ad1c6320d4e37b6eab9ba7badcd5674f2">  137</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a92a045b44579eea64c064cfe975a2253ad1c6320d4e37b6eab9ba7badcd5674f2">GINTSTS_CMODE_DEVICE</a> = 0,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a92a045b44579eea64c064cfe975a2253ab2ec846ff6e09d1d3548a05d6df257ea">  138</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a92a045b44579eea64c064cfe975a2253ab2ec846ff6e09d1d3548a05d6df257ea">GINTSTS_CMODE_HOST</a>   = 1,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>};</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a55185920520007fbdb5f64e0b7763e57">  142</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a55185920520007fbdb5f64e0b7763e57">HCTSIZ_PID_DATA0</a> = 0, <span class="comment">// 00b</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a3ab81d407c699d9197b8714c88468e97">  143</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a3ab81d407c699d9197b8714c88468e97">HCTSIZ_PID_DATA2</a> = 1, <span class="comment">// 01b</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a400aa4d199f8515985366fd8937f0d03">  144</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a400aa4d199f8515985366fd8937f0d03">HCTSIZ_PID_DATA1</a> = 2, <span class="comment">// 10b</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017aab195eb797b242620a152421e2ba88aa">  145</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017aab195eb797b242620a152421e2ba88aa">HCTSIZ_PID_SETUP</a> = 3, <span class="comment">// 11b</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>};</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a52ddd4c4b4e9992ab3bf5f5f8fdfd696ab55785d523c7e8238af2bdbc4c0adc05">  148</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a52ddd4c4b4e9992ab3bf5f5f8fdfd696ab55785d523c7e8238af2bdbc4c0adc05">HCTSIZ_PID_MDATA</a> = 3,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>};</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea5239b90fec1999f9db2bebfc947034ca">  152</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea5239b90fec1999f9db2bebfc947034ca">GRXSTS_PKTSTS_GLOBALOUTNAK</a> = 1,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3eae1c43407397f3a9f81a41cdcb9640586">  153</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3eae1c43407397f3a9f81a41cdcb9640586">GRXSTS_PKTSTS_OUTRX</a>        = 2,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3eab07b20582203473af7ac722a35929513">  154</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3eab07b20582203473af7ac722a35929513">GRXSTS_PKTSTS_OUTDONE</a>      = 3,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea8dd19382b95c306e2e385bde66cdaa55">  155</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea8dd19382b95c306e2e385bde66cdaa55">GRXSTS_PKTSTS_SETUPDONE</a>    = 4,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea94d438d622094c8dff70211a2596f777">GRXSTS_PKTSTS_SETUPRX</a>      = 6</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea94d438d622094c8dff70211a2596f777">  157</a></span>};</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca535a593aaa661f2a8fd06dc4a17f0af5">  160</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca535a593aaa661f2a8fd06dc4a17f0af5">GRXSTS_PKTSTS_RX_DATA</a>    = 2,</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca4cacef664b44fc84a0542da2c5a4fb7b">  161</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca4cacef664b44fc84a0542da2c5a4fb7b">GRXSTS_PKTSTS_RX_COMPLETE</a>  = 3,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca713e2c07fc1fcc9629c77a36e2c454ad">  162</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca713e2c07fc1fcc9629c77a36e2c454ad">GRXSTS_PKTSTS_HOST_DATATOGGLE_ERR</a> = 5,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca2506cc9f0334e785a03e89b05a8d78d9">GRXSTS_PKTSTS_HOST_CHANNEL_HALTED</a> = 7</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca2506cc9f0334e785a03e89b05a8d78d9">  164</a></span>};</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// Same as TUSB_XFER_*</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="keyword">enum</span> {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a078f64e9741de4db81f536abc489df12">  168</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a078f64e9741de4db81f536abc489df12">HCCHAR_EPTYPE_CONTROL</a>     = 0,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a91ad97730b8907e09792ed92e05e78ff">  169</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a91ad97730b8907e09792ed92e05e78ff">HCCHAR_EPTYPE_ISOCHRONOUS</a> = 1,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a2ad8387019382f8062245a8cdc49c6be">  170</a></span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a2ad8387019382f8062245a8cdc49c6be">HCCHAR_EPTYPE_BULK</a>        = 2,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_enumvalue" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a4c064d98a697c3b4c451637870d74cb8">HCCHAR_EPTYPE_INTERRUPT</a>   = 3</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a4c064d98a697c3b4c451637870d74cb8">  172</a></span>};</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">// Common Register Bitfield</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0057742986f0bc9bd60c91e98eafbbce">  178</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0057742986f0bc9bd60c91e98eafbbce">ses_req_scs</a>           : 1; <span class="comment">//  0 Session request success</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad935bf1c1622a94747dc7c95c8ab0a92">  179</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad935bf1c1622a94747dc7c95c8ab0a92">ses_req</a>               : 1; <span class="comment">//  1 Session request</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#affc2087796c20be1c84c8d900780997c">  180</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#affc2087796c20be1c84c8d900780997c">vbval_ov_en</a>           : 1; <span class="comment">//  2 VBUS valid override enable</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a60c2b8d85d5bf19e48642c8558add624">  181</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a60c2b8d85d5bf19e48642c8558add624">vbval_ov_val</a>          : 1; <span class="comment">//  3 VBUS valid override value</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad75b3e166a1d80e28143ba7ea4fc7160">  182</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad75b3e166a1d80e28143ba7ea4fc7160">aval_ov_en</a>            : 1; <span class="comment">//  4 A-peripheral session valid override enable</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af80fac207a229c509de4cb78af89c899">  183</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af80fac207a229c509de4cb78af89c899">aval_ov_al</a>            : 1; <span class="comment">//  5 A-peripheral session valid override value</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aab22db780d56e0b5313642c6e43a3ca5">  184</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aab22db780d56e0b5313642c6e43a3ca5">bval_ov_en</a>            : 1; <span class="comment">//  6 B-peripheral session valid override enable</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afecd07a912abb3e2130d8b93b7989953">  185</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afecd07a912abb3e2130d8b93b7989953">bval_ov_val</a>           : 1; <span class="comment">//  7 B-peripheral session valid override value</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa74a53bb351190bd902adc9ae59e4d72">  186</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa74a53bb351190bd902adc9ae59e4d72">hng_scs</a>               : 1; <span class="comment">//  8 Host negotiation success</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6389e0402201ff04ae9edd0c88f8438d">  187</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6389e0402201ff04ae9edd0c88f8438d">hnp_rq</a>                : 1; <span class="comment">//  9 HNP (host negotiation protocol) request</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0aa189505320736ec110f1e3e6e0d4c">  188</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0aa189505320736ec110f1e3e6e0d4c">host_set_hnp_en</a>       : 1; <span class="comment">// 10 Host set HNP enable</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad1c881b4e908c604760a509293112534">  189</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad1c881b4e908c604760a509293112534">dev_hnp_en</a>            : 1; <span class="comment">// 11 Device HNP enabled</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abce2e1c4469084406bff1a5d4865f079">  190</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abce2e1c4469084406bff1a5d4865f079">embedded_host_en</a>      : 1; <span class="comment">// 12 Embedded host enable</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1202b5cac457ae6f6a5a0415d3374e2e">  191</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1202b5cac457ae6f6a5a0415d3374e2e">rsv13_14</a>              : 2; <span class="comment">// 13.14 Reserved</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a82e9614dace5a79d0da5244e9cf57fd5">  192</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a82e9614dace5a79d0da5244e9cf57fd5">dbnc_filter_bypass</a>    : 1; <span class="comment">// 15 Debounce filter bypass</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a87cf92a30061e1304fb4a441aab28a29">  193</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a87cf92a30061e1304fb4a441aab28a29">cid_status</a>            : 1; <span class="comment">// 16 Connector ID status</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9887044c757ad6b5ece4a4ab8387365b">  194</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9887044c757ad6b5ece4a4ab8387365b">dbnc_done</a>             : 1; <span class="comment">// 17 Debounce done</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6c9663b2378e5ca60595e0cdd891b43b">  195</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6c9663b2378e5ca60595e0cdd891b43b">ases_valid</a>            : 1; <span class="comment">// 18 A-session valid</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1ff50d236353d9150f2550a996b494e3">  196</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1ff50d236353d9150f2550a996b494e3">bses_valid</a>            : 1; <span class="comment">// 19 B-session valid</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae517a1576ec805a69bd070095002f397">  197</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae517a1576ec805a69bd070095002f397">otg_ver</a>               : 1; <span class="comment">// 20 OTG version 0: v1.3, 1: v2.0</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a754d4457a89bdd3e2055e268679a62c5">  198</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a754d4457a89bdd3e2055e268679a62c5">current_mode</a>          : 1; <span class="comment">// 21 Current mode of operation. Only from v3.00a</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9d44ae3287b8c5e00c7ffe24e7fd4b28">  199</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9d44ae3287b8c5e00c7ffe24e7fd4b28">mult_val_id_bc</a>        : 5; <span class="comment">// 22..26 Multi-valued input pin ID battery charger</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a19f31ed20793e66b4ae4487b24dc480d">  200</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a19f31ed20793e66b4ae4487b24dc480d">chirp_en</a>              : 1; <span class="comment">// 27 Chirp detection enable</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7155e988a3d48665552d5038a2f23653">  201</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7155e988a3d48665552d5038a2f23653">rsv28_30</a>              : 3; <span class="comment">// 28.30: Reserved</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b9ff7a434af24c3551008e3f5def033">  202</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b9ff7a434af24c3551008e3f5def033">test_mode_corr_eusb2</a>  : 1; <span class="comment">// 31 Test mode control for eUSB2 PHY</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a04047bc6d40cbc238c8b228bf6b5e6b2">  203</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a04047bc6d40cbc238c8b228bf6b5e6b2">dwc2_gotgctl_t</a>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">  204</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gotgctl_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aded139cd8402196ad705eef8e567eb19">  207</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aded139cd8402196ad705eef8e567eb19">rsv0_1</a>                : 2; <span class="comment">//  0..1  Reserved</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a76269f9cff5ec9cb572b683e9d7e97eb">  208</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a76269f9cff5ec9cb572b683e9d7e97eb">ses_end_det</a>           : 1; <span class="comment">//  2     Session end detected</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2b56d5e9ed3818a173813beeb306e9e5">  209</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2b56d5e9ed3818a173813beeb306e9e5">rsv3_7</a>                : 5; <span class="comment">//  3..7  Reserved</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a98a2dff1f244d52f529ca040adf855c0">  210</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a98a2dff1f244d52f529ca040adf855c0">srs_status_change</a>     : 1; <span class="comment">//  8     Session request success status change</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a86a8dc257f989446dcb81ea040071835">  211</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a86a8dc257f989446dcb81ea040071835">hns_status_change</a>     : 1; <span class="comment">//  9     Host negotiation success status change</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac4bbc0403d713b80b634557db7d2e297">  212</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac4bbc0403d713b80b634557db7d2e297">rsv10_16</a>              : 7; <span class="comment">// 10..16 Reserved</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abca7e832b9805da3bdf4f9223addfd22">  213</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abca7e832b9805da3bdf4f9223addfd22">hng_det</a>               : 1; <span class="comment">// 17     Host negotiation detected</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad64c58c0e3488a0ae7ff1ed761af7342">  214</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad64c58c0e3488a0ae7ff1ed761af7342">adev_timeout_change</a>   : 1; <span class="comment">// 18     A-device timeout change</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9887044c757ad6b5ece4a4ab8387365b">dbnc_done</a>             : 1; <span class="comment">// 19     Debounce done</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aeff753d39c764784231f5681d748091d">  216</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aeff753d39c764784231f5681d748091d">mult_val_lp_change</a>    : 1; <span class="comment">// 20     Multi-valued input pin change</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a46f67c21c2eb61440dfd3faa1304b515">  217</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a46f67c21c2eb61440dfd3faa1304b515">rsv21_31</a>              :11; <span class="comment">// 21..31 Reserved</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a89f208c66c1840c6788be378e34aa079">  218</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a89f208c66c1840c6788be378e34aa079">dwc2_gotgint_t</a>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gotgint_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a73559cba9318c0e04823b009c589bebd">  222</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a73559cba9318c0e04823b009c589bebd">gintmask</a>              :  1; <span class="comment">//  0 Global interrupt mask</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae36f7ae4d337c7b8c76d9a0bcbf6ba23">  223</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae36f7ae4d337c7b8c76d9a0bcbf6ba23">hbst_len</a>              :  4; <span class="comment">//  1..4 Burst length/type</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9129a5f45251f26f0648d3f30974cfa7">  224</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9129a5f45251f26f0648d3f30974cfa7">dma_en</a>                :  1; <span class="comment">//  5 DMA enable</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa4f01a085eec73660aea66ab1b4e888d">  225</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa4f01a085eec73660aea66ab1b4e888d">rsv6</a>                  :  1; <span class="comment">//  6 Reserved</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a144452ab048ac16f7b2619923daa4901">  226</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a144452ab048ac16f7b2619923daa4901">nptxf_empty_lvl</a>       :  1; <span class="comment">//  7 Non-periodic Tx FIFO empty level</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9835aaf5800d7deb3703a05daa3ca154">  227</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9835aaf5800d7deb3703a05daa3ca154">ptxf_empty_lvl</a>        :  1; <span class="comment">//  8 Periodic Tx FIFO empty level</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa6e5cb6b5ebfef817cb0fa3319c1b243">  228</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa6e5cb6b5ebfef817cb0fa3319c1b243">rsv9_20</a>               : 12; <span class="comment">//  9.20: Reserved</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a411e089c98836eaf704571df27a8287a">  229</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a411e089c98836eaf704571df27a8287a">remote_mem_support</a>    :  1; <span class="comment">// 21 Remote memory support</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac415552c7dd4a0632aaacffbaef28e72">  230</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac415552c7dd4a0632aaacffbaef28e72">notify_all_dma_write</a>  :  1; <span class="comment">// 22 Notify all DMA writes</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae058783f0fc2a54d2ffde699a9593a38">  231</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae058783f0fc2a54d2ffde699a9593a38">ahb_single</a>            :  1; <span class="comment">// 23 AHB single</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad4f24471fd7c3feec9852c1f5b46c2f7">  232</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad4f24471fd7c3feec9852c1f5b46c2f7">inv_desc_endian</a>       :  1; <span class="comment">// 24 Inverse descriptor endian</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa21f5b70bf53ead97be4d853fb3d6776">  233</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa21f5b70bf53ead97be4d853fb3d6776">rsv25_31</a>              :  7; <span class="comment">// 25..31 Reserved</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a9bbd2dcdee724d62c4616d92dbafc1ce">  234</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a9bbd2dcdee724d62c4616d92dbafc1ce">dwc2_gahbcfg_t</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gahbcfg_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8d253c98fdc98e4e622eac2369607bd5">  238</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8d253c98fdc98e4e622eac2369607bd5">timeout_cal</a>             :  3; <span class="comment">/* 0..2 Timeout calibration.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">    The USB standard timeout value for high-speed operation is 736 to 816 (inclusive) bit times. The USB standard</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">    timeout value for full- speed operation is 16 to 18 (inclusive) bit times. The application must program this field</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">    based on the speed of enumeration. The number of bit times added per PHY clock are as follows:</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">    - High-speed: PHY clock One 30-MHz = 16 bit times, One 60-MHz = 8 bit times</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">    - Full-speed: PHY clock One 30-MHz = 0.4 bit times, One 60-MHz = 0.2 bit times, One 48-MHz = 0.25 bit times */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a95cb6633dcd430fe14381ee4a0146893">  244</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a95cb6633dcd430fe14381ee4a0146893">phy_if16</a>                : 1; <span class="comment">// 3 PHY interface. 0: 8 bits, 1: 16 bits</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adb476a867a624de82548cafdd39ae785">  245</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adb476a867a624de82548cafdd39ae785">ulpi_utmi_sel</a>           : 1; <span class="comment">// 4 ULPI/UTMI select. 0: UTMI+, 1: ULPI</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae72cc25446558d386d6909cb763aea58">  246</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae72cc25446558d386d6909cb763aea58">fs_intf_sel</a>             : 1; <span class="comment">// 5 Fullspeed serial interface select. 0: 6-pin, 1: 3-pin</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac3a94490d48e0e39e5f782096f7c8727">  247</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac3a94490d48e0e39e5f782096f7c8727">phy_sel</a>                 : 1; <span class="comment">// 6 HS/FS PHY selection. 0: HS UTMI+ or ULPI, 1: FS serial transceiver</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a752eb3a38e6dbaa4c1d02b0322b9444d">  248</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a752eb3a38e6dbaa4c1d02b0322b9444d">ddr_sel</a>                 : 1; <span class="comment">// 7 ULPI DDR select. 0: Single data rate 8-bit, 1: Double data rate 4-bit</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8d9a9d68ee83257d5a594f59fd63bdc9">  249</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8d9a9d68ee83257d5a594f59fd63bdc9">srp_capable</a>             : 1; <span class="comment">// 8 SRP-capable</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab4d9b2722605cf61453d9e64a7091b43">  250</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab4d9b2722605cf61453d9e64a7091b43">hnp_capable</a>             : 1; <span class="comment">// 9 HNP-capable</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adfdb8bb5d03b192f7a00f398c1fa0cc9">  251</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adfdb8bb5d03b192f7a00f398c1fa0cc9">turnaround_time</a>         : 4; <span class="comment">// 10..13 Turnaround time. 9: 8-bit UTMI+, 5: 16-bit UTMI+</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9da3e9d815c1ded26a50329674ca55d8">  252</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9da3e9d815c1ded26a50329674ca55d8">rsv14</a>                   : 1; <span class="comment">// 14 Reserved</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4169ff4b5536354e50df67572ea1d238">  253</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4169ff4b5536354e50df67572ea1d238">phy_low_power_clk_sel</a>   : 1; <span class="comment">/* 15 PHY low-power clock select either 480-MHz or 48-MHz (low-power) PHY mode.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">    In FS/LS modes, the PHY can usually operate on a 48-MHz clock to save power. This bit is valid only for UTMI+ PHYs.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">    - 0: 480 Mhz internal PLL: the UTMI interface operates at either 60 MHz (8 bit) or 30 MHz (16-bit)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">    - 1 48 Mhz external clock: the UTMI interface operates at 48 MHz in FS mode and at either 48 or 6 MHz in LS mode */</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac8db9708194d7f5a71ce1ac8ed131b26">  257</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac8db9708194d7f5a71ce1ac8ed131b26">otg_i2c_sel</a>             : 1; <span class="comment">// 16 OTG I2C interface select. 0: UTMI-FS, 1: I2C for OTG signals</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afde8aa0f334f40068f05adc95a95a0f3">  258</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afde8aa0f334f40068f05adc95a95a0f3">ulpi_fsls</a>               : 1; <span class="comment">/* 17 ULPI FS/LS select. 0: ULPI, 1: ULPI FS/LS.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">                                             valid only when the FS serial transceiver is selected on the ULPI PHY. */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5a4a83b937e804cd41fb9677804eb457">  260</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5a4a83b937e804cd41fb9677804eb457">ulpi_auto_resume</a>        : 1; <span class="comment">// 18 ULPI Auto-resume</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0ed1247b6600ca6406f2d2625c7660d">  261</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0ed1247b6600ca6406f2d2625c7660d">ulpi_clk_sus_m</a>          : 1; <span class="comment">// 19 ULPI Clock SuspendM</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8f7488284d1c53a2a6cecd2112d01e55">  262</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8f7488284d1c53a2a6cecd2112d01e55">ulpi_ext_vbus_drv</a>       : 1; <span class="comment">// 20 ULPI External VBUS Drive</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9cce1f94b43931ea226a1c221be7fb08">  263</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9cce1f94b43931ea226a1c221be7fb08">ulpi_int_vbus_indicator</a> : 1; <span class="comment">// 21 ULPI Internal VBUS Indicator</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a87d735b68b95696072f32353bbf95f7c">  264</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a87d735b68b95696072f32353bbf95f7c">term_sel_dl_pulse</a>       : 1; <span class="comment">// 22 TermSel DLine pulsing</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaa48e08265bccc53b703630ed466103c">  265</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaa48e08265bccc53b703630ed466103c">indicator_complement</a>    : 1; <span class="comment">// 23 Indicator complement</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d0603d85473c9f4d3ee90e3400fb7f2">  266</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d0603d85473c9f4d3ee90e3400fb7f2">indicator_pass_through</a>  : 1; <span class="comment">// 24 Indicator pass through</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af48539acf5babb971cc3e2328ecaa0c7">  267</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af48539acf5babb971cc3e2328ecaa0c7">ulpi_if_protect_disable</a> : 1; <span class="comment">// 25 ULPI interface protect disable</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7fe0832dee77a60ce87ca60715661d1d">  268</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7fe0832dee77a60ce87ca60715661d1d">ic_usb_capable</a>          : 1; <span class="comment">// 26 IC_USB Capable</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a854cecdab947c0f134bb720f0ff8141f">  269</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a854cecdab947c0f134bb720f0ff8141f">ic_usb_traf_ctl</a>         : 1; <span class="comment">// 27 IC_USB Traffic Control</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a46b4064f73163a679de3af8a8f01c5b7">  270</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a46b4064f73163a679de3af8a8f01c5b7">tx_end_delay</a>            : 1; <span class="comment">// 28 TX end delay</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad4d23ca7f080b67c4a3e98ab8fac1739">  271</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad4d23ca7f080b67c4a3e98ab8fac1739">force_host_mode</a>         : 1; <span class="comment">// 29 Force host mode</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aee7af2ea3082a67993b4c399d38750cd">  272</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aee7af2ea3082a67993b4c399d38750cd">force_dev_mode</a>          : 1; <span class="comment">// 30 Force device mode</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae4a34ab1fcd4402301cd788500d41222">  273</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae4a34ab1fcd4402301cd788500d41222">corrupt_tx_pkt</a>          : 1; <span class="comment">// 31 Corrupt Tx packet. 0: normal, 1: debug</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a9dcaba64272f09a7812736acdd8bd89e">  274</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a9dcaba64272f09a7812736acdd8bd89e">dwc2_gusbcfg_t</a>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gusbcfg_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a62a9912cc17e613709818fcedacd1982">  278</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a62a9912cc17e613709818fcedacd1982">core_soft_rst</a>          : 1; <span class="comment">// 0 Core Soft Reset</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac6c339271da0777737665c1465883dd5">  279</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac6c339271da0777737665c1465883dd5">piufs_soft_rst</a>         : 1; <span class="comment">// 1 PIU FS Dedicated Controller Soft Reset</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af6e7a1129616e045aeac73d988a9c749">  280</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af6e7a1129616e045aeac73d988a9c749">frame_counter_rst</a>      : 1; <span class="comment">// 2 Frame Counter Reset (host)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a116a9b90d9d6d9895c58e59b0d8b2b96">  281</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a116a9b90d9d6d9895c58e59b0d8b2b96">intoken_q_flush</a>        : 1; <span class="comment">// 3 IN Token Queue Flush</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2af8cae48b084e8ff15aee1ac57cd05d">  282</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2af8cae48b084e8ff15aee1ac57cd05d">rx_fifo_flush</a>          : 1; <span class="comment">// 4 RX FIFO Flush</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a76e251fa5cbc0212f7930cf69ff3b0d9">  283</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a76e251fa5cbc0212f7930cf69ff3b0d9">tx_fifo_flush</a>          : 1; <span class="comment">// 5 TX FIFO Flush</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a93660519bd72533d02f765f061edb93d">  284</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a93660519bd72533d02f765f061edb93d">tx_fifo_num</a>            : 5; <span class="comment">// 6..10 TX FIFO Number</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a55ea86fd1808b80c310f694ba5052cee">  285</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a55ea86fd1808b80c310f694ba5052cee">rsv11_28</a>               :18; <span class="comment">// 11..28 Reserved</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a901c0b72c248e27129ae263ea24e95f3">  286</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a901c0b72c248e27129ae263ea24e95f3">core_soft_rst_done</a>     : 1; <span class="comment">// 29 Core Soft Reset Done, from v4.20a</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a168e5f2597f68b218f71af59e5083f05">  287</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a168e5f2597f68b218f71af59e5083f05">dma_req</a>                : 1; <span class="comment">// 30 DMA Request</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c2f6dd3a974fca42a7f34b182667631">  288</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c2f6dd3a974fca42a7f34b182667631">ahb_idle</a>               : 1; <span class="comment">// 31 AHB Idle</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a97fce08f3b325029004abe07a57c1faf">  289</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a97fce08f3b325029004abe07a57c1faf">dwc2_grstctl_t</a>;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_grstctl_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abfa291ee5cd51644eac98ec1f40a2338">  293</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abfa291ee5cd51644eac98ec1f40a2338">ep_ch_num</a>             : 4; <span class="comment">// 0..3 Endpoint/Channel Number</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6859b5ec60a1e023db9334e2f19a908d">  294</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6859b5ec60a1e023db9334e2f19a908d">byte_count</a>            :11; <span class="comment">// 4..14 Byte Count</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a485db47cab5eeafcba9a179988a9d8dc">  295</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a485db47cab5eeafcba9a179988a9d8dc">dpid</a>                  : 2; <span class="comment">// 15..16 Data PID</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a868f24abdd7c6cb169830113fd430ddc">  296</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a868f24abdd7c6cb169830113fd430ddc">packet_status</a>         : 4; <span class="comment">// 17..20 Packet Status</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8ec10741a24daa45614869048e486c48">  297</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8ec10741a24daa45614869048e486c48">frame_number</a>          : 4; <span class="comment">// 21..24 Frame Number</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa21f5b70bf53ead97be4d853fb3d6776">rsv25_31</a>              : 7; <span class="comment">// 25..31 Reserved</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a1b7e97dfa2f708f4120c6bf9240eecfb">  299</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a1b7e97dfa2f708f4120c6bf9240eecfb">dwc2_grxstsp_t</a>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_grxstsp_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">// Hardware Configuration</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab2eb2fdd0da6532cbea5d3f27be3be60">  304</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab2eb2fdd0da6532cbea5d3f27be3be60">op_mode</a>                : 3; <span class="comment">// 0..2 HNP/SRP Host/Device/OTG mode</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aadfc5f5589e5392e9b6d8b3788117177">  305</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aadfc5f5589e5392e9b6d8b3788117177">arch</a>                   : 2; <span class="comment">// 3..4 Slave/External/Internal DMA</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a75018b3372bd4800d0c421522d67ba3c">  306</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a75018b3372bd4800d0c421522d67ba3c">single_point</a>           : 1; <span class="comment">// 5 0: support hub and split | 1: no hub, no split</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af61c9cef70989d26269a9974533abc90">  307</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af61c9cef70989d26269a9974533abc90">hs_phy_type</a>            : 2; <span class="comment">// 6..7 0: not supported | 1: UTMI+ | 2: ULPI | 3: UTMI+ and ULPI</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0cf80caa3d96fddd0b06a5def14a16c2">  308</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0cf80caa3d96fddd0b06a5def14a16c2">fs_phy_type</a>            : 2; <span class="comment">// 8..9 0: not supported | 1: dedicated | 2: UTMI+ | 3: ULPI</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4e7bf4268ce59c1ce3f209563a2defba">  309</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4e7bf4268ce59c1ce3f209563a2defba">num_dev_ep</a>             : 4; <span class="comment">// 10..13 Number of device endpoints (excluding EP0)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a07f6285b9003873bd336b182a55c4c88">  310</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a07f6285b9003873bd336b182a55c4c88">num_host_ch</a>            : 4; <span class="comment">// 14..17 Number of host channel (excluding control)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adb76828c7fd61ff1f24f2b9375f05600">  311</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adb76828c7fd61ff1f24f2b9375f05600">period_channel_support</a> : 1; <span class="comment">// 18 Support Periodic OUT Host Channel</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac8a6c95c1646a33cb0119345b97c4681">  312</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac8a6c95c1646a33cb0119345b97c4681">enable_dynamic_fifo</a>    : 1; <span class="comment">// 19 Dynamic FIFO Sizing Enabled</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1fc092b51c6ee4da15c5e5d870b71f0c">  313</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1fc092b51c6ee4da15c5e5d870b71f0c">mul_proc_intrpt</a>        : 1; <span class="comment">// 20 Multi-Processor Interrupt enabled (OTG_MULTI_PROC_INTRPT)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adf7c1e9fc9e6fd27d58bec7e31a0b249">  314</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adf7c1e9fc9e6fd27d58bec7e31a0b249">reserved21</a>             : 1; <span class="comment">// 21 reserved</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a702f7a2f693ef1c88e1305835d6a79ec">  315</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a702f7a2f693ef1c88e1305835d6a79ec">nptx_q_depth</a>           : 2; <span class="comment">// 22..23 Non-periodic request queue depth: 0 = 2.  1 = 4, 2 = 8</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acdac9cbfaa3438a2f37f85762e893f79">  316</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acdac9cbfaa3438a2f37f85762e893f79">ptx_q_depth</a>            : 2; <span class="comment">// 24..25 Host periodic request queue depth: 0 = 2.  1 = 4, 2 = 8</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a73eeb07b3179673206a82a9011a444ef">  317</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a73eeb07b3179673206a82a9011a444ef">token_q_depth</a>          : 5; <span class="comment">// 26..30 Device IN token sequence learning queue depth: 0-30</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab081de8fc3c561b4e2418cfbba4a75de">  318</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab081de8fc3c561b4e2418cfbba4a75de">otg_enable_ic_usb</a>      : 1; <span class="comment">// 31 IC_USB mode specified for mode of operation</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ad4db987dd08d7e2bd29b0812287049f7">  319</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#ad4db987dd08d7e2bd29b0812287049f7">dwc2_ghwcfg2_t</a>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ghwcfg2_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a932c5d21dfc077cc54aa2a2f71f4c2af">  323</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a932c5d21dfc077cc54aa2a2f71f4c2af">xfer_size_width</a>          : 4;  <span class="comment">// 0..3 Transfer size counter in bits = 11 + n (max 19 bits)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4ad6076c5dc2f2a046397a89413b54f6">  324</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4ad6076c5dc2f2a046397a89413b54f6">packet_size_width</a>        : 3;  <span class="comment">// 4..6 Packet size counter in bits = 4 + n (max 10 bits)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afbcdd3ed0ec607a33b87baefb01ac12c">  325</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afbcdd3ed0ec607a33b87baefb01ac12c">otg_enable</a>               : 1;  <span class="comment">// 7 OTG capable</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67e0427b33e5523298ff3035f37a0620">  326</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67e0427b33e5523298ff3035f37a0620">i2c_enable</a>               : 1;  <span class="comment">// 8 I2C interface is available</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a13c1578945c9f98ab87d69f9a526888a">  327</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a13c1578945c9f98ab87d69f9a526888a">vendor_ctrl_itf</a>          : 1;  <span class="comment">// 9 Vendor control interface is available</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac1ee1edca976185b8cd3d12e9c7b6fee">  328</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac1ee1edca976185b8cd3d12e9c7b6fee">optional_feature_removed</a> : 1;  <span class="comment">// 10 remove User ID, GPIO, SOF toggle &amp; counter to save gate count</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adf2e041329d6ab0707f0eb36d05b16f2">  329</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adf2e041329d6ab0707f0eb36d05b16f2">synch_reset</a>              : 1;  <span class="comment">// 11 0: async reset | 1: synch reset</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6cbda6e886d5f36326c759f18afc1c08">  330</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6cbda6e886d5f36326c759f18afc1c08">otg_adp_support</a>          : 1;  <span class="comment">// 12 ADP logic is present along with HSOTG controller</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aeb0d3db8d24669bddcd55cc7a4ca4c02">  331</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aeb0d3db8d24669bddcd55cc7a4ca4c02">otg_enable_hsic</a>          : 1;  <span class="comment">// 13 1: HSIC-capable with shared UTMI PHY interface | 0: non-HSIC</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab06e73b96c9f85c99eb49d269a2b302e">  332</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab06e73b96c9f85c99eb49d269a2b302e">battery_charger_support</a>  : 1;  <span class="comment">// s14 upport battery charger</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9b32a3fe4e04048996e91e7f9a88b047">  333</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9b32a3fe4e04048996e91e7f9a88b047">lpm_mode</a>                 : 1;  <span class="comment">// 15 LPM mode</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5bf6ccab42e91325a4c4fb0d05775f61">  334</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5bf6ccab42e91325a4c4fb0d05775f61">dfifo_depth</a>              : 16; <span class="comment">// DFIFO depth - EP_LOC_CNT in terms of 32-bit words</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ae642f61c3647a078307b705095fe8193">  335</a></span>}<a class="code hl_typedef" href="dwc2__type_8h.html#ae642f61c3647a078307b705095fe8193">dwc2_ghwcfg3_t</a>;</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ghwcfg3_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span> </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7a2d34e285a1ea6be9f47486e3473fbd">  339</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7a2d34e285a1ea6be9f47486e3473fbd">num_dev_period_in_ep</a>     : 4; <span class="comment">// 0..3 Number of Device Periodic IN Endpoints</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adcc224a3b2bc12ef594a8ab886125f83">  340</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adcc224a3b2bc12ef594a8ab886125f83">partial_powerdown</a>        : 1; <span class="comment">// 4 Partial Power Down Enabled</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6779d1699d8bc005e90ce33bff4f5b27">  341</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6779d1699d8bc005e90ce33bff4f5b27">ahb_freq_min</a>             : 1; <span class="comment">// 5 1: minimum of AHB frequency is less than 60 MHz</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af4b5b96ee2cbbefed7d2bb9150c571a0">  342</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af4b5b96ee2cbbefed7d2bb9150c571a0">hibernation</a>              : 1; <span class="comment">// 6 Hibernation feature is enabled</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a645a16e8270501606ad0ff3d1ca0b7bd">  343</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a645a16e8270501606ad0ff3d1ca0b7bd">extended_hibernation</a>     : 1; <span class="comment">// 7 Extended Hibernation feature is enabled</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9f8bbbe691c011199f6063fa765364ae">  344</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9f8bbbe691c011199f6063fa765364ae">reserved8</a>                : 1; <span class="comment">// 8 Reserved</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8f44b399a914ae3f7af8a35c689d97f9">  345</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8f44b399a914ae3f7af8a35c689d97f9">enhanced_lpm_support1</a>    : 1; <span class="comment">// 9 Enhanced LPM Support1</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae2dce9c6645b4a159152bce192f3cdb4">  346</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae2dce9c6645b4a159152bce192f3cdb4">service_interval_flow</a>    : 1; <span class="comment">// 10 Service Interval flow is supported</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a62ad5626dbb8759543d6756cae32f672">  347</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a62ad5626dbb8759543d6756cae32f672">ipg_isoc_support</a>         : 1; <span class="comment">// 11 Interpacket GAP ISO OUT worst-case is supported</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c0c7ea894bfbb7ed9274f9febb9fc30">  348</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c0c7ea894bfbb7ed9274f9febb9fc30">acg_support</a>              : 1; <span class="comment">// 12 Active clock gating is supported</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aed0bbcd5d7a9d6967cb95ee3cc3d2820">  349</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aed0bbcd5d7a9d6967cb95ee3cc3d2820">enhanced_lpm_support</a>     : 1; <span class="comment">// 13 Enhanced LPM Support</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a09e62975b4519ccd5550cff875800625">  350</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a09e62975b4519ccd5550cff875800625">phy_data_width</a>           : 2; <span class="comment">// 14..15 0: 8 bits | 1: 16 bits | 2: 8/16 software selectable</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afce6deb6a6c9b1b07985e79c66e01359">  351</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afce6deb6a6c9b1b07985e79c66e01359">ctrl_ep_num</a>              : 4; <span class="comment">// 16..19 Number of Device control endpoints in addition to EP0</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2c155e860f1458d0950122f680366b6a">  352</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2c155e860f1458d0950122f680366b6a">iddg_filter</a>              : 1; <span class="comment">// 20 IDDG Filter Enabled</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac3b3042a02c16d3f434339d28e14b504">  353</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac3b3042a02c16d3f434339d28e14b504">vbus_valid_filter</a>        : 1; <span class="comment">// 21 VBUS Valid Filter Enabled</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a22f3402fe8a64f05b4a0b419e61f238a">  354</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a22f3402fe8a64f05b4a0b419e61f238a">a_valid_filter</a>           : 1; <span class="comment">// 22 A Valid Filter Enabled</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a301afe3d41bddb38ac1d95b429d686cc">  355</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a301afe3d41bddb38ac1d95b429d686cc">b_valid_filter</a>           : 1; <span class="comment">// 23 B Valid Filter Enabled</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a70f65960d806e9a77cb1cb68b2f31ff1">  356</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a70f65960d806e9a77cb1cb68b2f31ff1">session_end_filter</a>       : 1; <span class="comment">// 24 Session End Filter Enabled</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a80c0ad4e7654b398337d8ac85c39c7f6">  357</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a80c0ad4e7654b398337d8ac85c39c7f6">dedicated_fifos</a>          : 1; <span class="comment">// 25 Dedicated tx fifo for device IN Endpoint</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af64362888de63cd17888c0440a1a955e">  358</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af64362888de63cd17888c0440a1a955e">num_dev_in_eps</a>           : 4; <span class="comment">// 26..29 Number of Device IN Endpoints including EP0</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aca251198329267d673370c20baa63382">  359</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aca251198329267d673370c20baa63382">dma_desc_enabled</a>         : 1; <span class="comment">// scatter/gather DMA configuration enabled</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a50e8f64654c30a862a237e7da4ba1737">  360</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a50e8f64654c30a862a237e7da4ba1737">dma_desc_dynamic</a>         : 1; <span class="comment">// Dynamic scatter/gather DMA</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a14578220ebb74c99c01f31ee95a58f73">  361</a></span>}<a class="code hl_typedef" href="dwc2__type_8h.html#a14578220ebb74c99c01f31ee95a58f73">dwc2_ghwcfg4_t</a>;</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ghwcfg4_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">// Host Register Bitfield</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab354ba10f5a200e6ac8e6d7eb8b41a51">  369</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab354ba10f5a200e6ac8e6d7eb8b41a51">fifo_available</a>      : 16; <span class="comment">// 0..15 Number of words available in the Tx FIFO</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a71e0b05b7a4e9f589d887d458045d976">  370</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a71e0b05b7a4e9f589d887d458045d976">req_queue_available</a> :  8; <span class="comment">// 16..23 Number of spaces available in the NPT transmit request queue for both IN and OU</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>  <span class="comment">// 24..31 is top entry in the request queue that is currently being processed by the MAC</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0874016ecd8d9c2ace8394e5dc5a4d0">  372</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0874016ecd8d9c2ace8394e5dc5a4d0">qtop_terminate</a>      :  1; <span class="comment">// 24 Last entry for selected channel</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457e78a8d455776fbe7a1fd5e3c4ffe">  373</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457e78a8d455776fbe7a1fd5e3c4ffe">qtop_type</a>           :  2; <span class="comment">// 25..26 Token (0) In/Out (1) ZLP, (2) Ping/cspit, (3) Channel halt command</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a35dc3cf840b97f1fd5f76103408034bc">  374</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a35dc3cf840b97f1fd5f76103408034bc">qtop_ch_num</a>         :  4; <span class="comment">// 27..30 Channel number</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#adce04759fa5f56ac1b541e4e369a1d67">  375</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#adce04759fa5f56ac1b541e4e369a1d67">dwc2_hnptxsts_t</a>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hnptxsts_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab354ba10f5a200e6ac8e6d7eb8b41a51">fifo_available</a>      : 16; <span class="comment">// 0..15 Number of words available in the Tx FIFO</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a71e0b05b7a4e9f589d887d458045d976">req_queue_available</a> : 7; <span class="comment">// 16..22 Number of spaces available in the PTX transmit request queue</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0874016ecd8d9c2ace8394e5dc5a4d0">qtop_terminate</a>      : 1; <span class="comment">// 23 Last entry for selected channel</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acddead2c14338f3333c36698a6fe8796">  382</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acddead2c14338f3333c36698a6fe8796">qtop_last_period</a>    : 1; <span class="comment">// 24 Last entry for selected channel is a periodic entry</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457e78a8d455776fbe7a1fd5e3c4ffe">qtop_type</a>           : 2; <span class="comment">// 25..26 Token (0) In/Out (1) ZLP, (2) Ping/cspit, (3) Channel halt command</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a35dc3cf840b97f1fd5f76103408034bc">qtop_ch_num</a>         : 4; <span class="comment">// 27..30 Channel number</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6d47a7a82ad1ac23b48eaf555c80dc12">  385</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6d47a7a82ad1ac23b48eaf555c80dc12">qtop_odd_frame</a>      : 1; <span class="comment">// 31 Send in odd frame</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a41f08a5113be515a1eccc7a7e5e6c95c">  386</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a41f08a5113be515a1eccc7a7e5e6c95c">dwc2_hptxsts_t</a>;</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hptxsts_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab3f5ffec818b3fb76efa28bdbe33c47c">  390</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab3f5ffec818b3fb76efa28bdbe33c47c">conn_status</a>         : 1; <span class="comment">// 0 Port connect status</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a696df1c08fab1c0debb62d4d8c7814d6">  391</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a696df1c08fab1c0debb62d4d8c7814d6">conn_detected</a>       : 1; <span class="comment">// 1 Port connect detected</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad59b63923a243974d15c57464f58b0bf">  392</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad59b63923a243974d15c57464f58b0bf">enable</a>              : 1; <span class="comment">// 2 Port enable status</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7e8555c22a432d8b0a27d765ba83bd5b">  393</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7e8555c22a432d8b0a27d765ba83bd5b">enable_change</a>       : 1; <span class="comment">// 3 Port enable change</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a42c44afeec873421aba62f3828d4ba39">  394</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a42c44afeec873421aba62f3828d4ba39">over_current_active</a> : 1; <span class="comment">// 4 Port Over-current active</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab16485dc747805bb1e3b43141135b048">  395</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab16485dc747805bb1e3b43141135b048">over_current_change</a> : 1; <span class="comment">// 5 Port Over-current change</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad8b4e7be0c410f554753f489b792ac32">  396</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad8b4e7be0c410f554753f489b792ac32">resume</a>              : 1; <span class="comment">// 6 Port resume</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aff19ad17341271f249d56fd3e77992f9">  397</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aff19ad17341271f249d56fd3e77992f9">suspend</a>             : 1; <span class="comment">// 7 Port suspend</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6f67ea7812180b6656da342ec132f8e0">  398</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6f67ea7812180b6656da342ec132f8e0">reset</a>               : 1; <span class="comment">// 8 Port reset</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4df170734785c1b323c5306249fc4910">  399</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4df170734785c1b323c5306249fc4910">rsv9</a>                : 1; <span class="comment">// 9 Reserved</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1df4c5615f2637b516cd0279801df5e9">  400</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1df4c5615f2637b516cd0279801df5e9">line_status</a>         : 2; <span class="comment">// 10..11 Line status</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0b225e0d324fb6a26980820831cae1e9">  401</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0b225e0d324fb6a26980820831cae1e9">power</a>               : 1; <span class="comment">// 12 Port power</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aab9c92f73cf89080c0f598090129f80f">  402</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aab9c92f73cf89080c0f598090129f80f">test_control</a>        : 4; <span class="comment">// 13..16 Port Test control</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac39babfec13b56c30c79602f15c03519">  403</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac39babfec13b56c30c79602f15c03519">speed</a>               : 2; <span class="comment">// 17..18 Port speed</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1631f93656cbebc366c761827bd672db">  404</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1631f93656cbebc366c761827bd672db">rsv19_31</a>            :13; <span class="comment">// 19..31 Reserved</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#af1c0bd1e4130cf809ac0572e54905f20">  405</a></span>}<a class="code hl_typedef" href="dwc2__type_8h.html#af1c0bd1e4130cf809ac0572e54905f20">dwc2_hprt_t</a>;</div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hprt_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span> </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae4f69cdfab6867fd70764ceff3ccdee1">  409</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae4f69cdfab6867fd70764ceff3ccdee1">ep_size</a>         : 11; <span class="comment">// 0..10 Maximum packet size</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a28fab122aaf13316abb7dd2f4680e615">  410</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a28fab122aaf13316abb7dd2f4680e615">ep_num</a>          :  4; <span class="comment">// 11..14 Endpoint number</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ada13c971024ec76676a2aac774e2d362">  411</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ada13c971024ec76676a2aac774e2d362">ep_dir</a>          :  1; <span class="comment">// 15 Endpoint direction</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a242f08623b30bb985f51b2385e1f66fb">  412</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a242f08623b30bb985f51b2385e1f66fb">rsv16</a>           :  1; <span class="comment">// 16 Reserved</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac742006a87cb4a8881a923924cb828ba">  413</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac742006a87cb4a8881a923924cb828ba">low_speed_dev</a>   :  1; <span class="comment">// 17 Low-speed device</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0cdc1a9a95090d9ce8914ef40fd2f40f">  414</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0cdc1a9a95090d9ce8914ef40fd2f40f">ep_type</a>         :  2; <span class="comment">// 18..19 Endpoint type</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6dbcd79c982d7efc442fe0cf2a1e96ed">  415</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6dbcd79c982d7efc442fe0cf2a1e96ed">err_multi_count</a> :  2; <span class="comment">// 20..21 Error (splitEn = 1) / Multi (SplitEn = 0)  count</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae33063454e98c24ce76127c4637f1490">  416</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae33063454e98c24ce76127c4637f1490">dev_addr</a>        :  7; <span class="comment">// 22..28 Device address</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457fe01d4949842ad188fc14bb37577">  417</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457fe01d4949842ad188fc14bb37577">odd_frame</a>       :  1; <span class="comment">// 29 Odd frame</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae6dd3226ad9c9b252a424aa778ef6932">disable</a>         :  1; <span class="comment">// 30 Channel disable</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad59b63923a243974d15c57464f58b0bf">enable</a>          :  1; <span class="comment">// 31 Channel enable</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a9d9f00c5a6c8e87330e1becc4871ca4a">  420</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a9d9f00c5a6c8e87330e1becc4871ca4a">dwc2_channel_char_t</a>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_channel_char_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac83047a35506ed6e213f3ecb67557bb5">  424</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac83047a35506ed6e213f3ecb67557bb5">hub_port</a>        :  7; <span class="comment">// 0..6 Hub port number</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b7c20685a689da134522785349c3cef">  425</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b7c20685a689da134522785349c3cef">hub_addr</a>        :  7; <span class="comment">// 7..13 Hub address</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad786fa6d9c1d01264c61d726e57ebb62">  426</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad786fa6d9c1d01264c61d726e57ebb62">xact_pos</a>        :  2; <span class="comment">// 14..15 Transaction position</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af178c27158ff7b26f97b502e78ca8553">  427</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af178c27158ff7b26f97b502e78ca8553">split_compl</a>     :  1; <span class="comment">// 16 Split completion</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad70f8509b63d6507a3dc8190703b976d">  428</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad70f8509b63d6507a3dc8190703b976d">rsv17_30</a>        : 14; <span class="comment">// 17..30 Reserved</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2ba6d802fed1d897911ad4a73b597632">  429</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2ba6d802fed1d897911ad4a73b597632">split_en</a>        :  1; <span class="comment">// 31 Split enable</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ab6a85164bc846e438c8bb5af227c83eb">  430</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#ab6a85164bc846e438c8bb5af227c83eb">dwc2_channel_split_t</a>;</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_channel_split_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ba554f6113a626689da63674d04fde4">  434</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ba554f6113a626689da63674d04fde4">xfer_size</a>      : 19; <span class="comment">// 0..18 Transfer size in bytes</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d55d5541f64b954fc013d3f0a981730">  435</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d55d5541f64b954fc013d3f0a981730">packet_count</a>   : 10; <span class="comment">// 19..28 Number of packets</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a046424cc419c8a5b50e4216b931e3520">  436</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a046424cc419c8a5b50e4216b931e3520">pid</a>            :  2; <span class="comment">// 29..30 Packet ID</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aff01517be68ae90588e7125b8a1eefb6">  437</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aff01517be68ae90588e7125b8a1eefb6">do_ping</a>        :  1; <span class="comment">// 31 Do PING</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a286d75b7912d7d12be57312a5dcafe15">  438</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a286d75b7912d7d12be57312a5dcafe15">dwc2_channel_tsize_t</a>;</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_channel_tsize_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b65b6a270ef67f96b7ab4420e871348">  442</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b65b6a270ef67f96b7ab4420e871348">num</a>        : 16; <span class="comment">// 0..15 Frame number</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9e8611d13c7d19e96beb3c9c5fd76405">  443</a></span>  uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9e8611d13c7d19e96beb3c9c5fd76405">remainning</a> : 16; <span class="comment">// 16..31 Frame remaining</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ae6cc368482259a520ce8671017b2131a">  444</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#ae6cc368482259a520ce8671017b2131a">dwc2_hfnum_t</a>;</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hfnum_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">// Host Channel</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html">  448</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#af3ad01bea2f46081a03efd5847d70fde">  450</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#af3ad01bea2f46081a03efd5847d70fde">hcchar</a>;           <span class="comment">// 500 + 20*ch Host Channel Characteristics</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a8b36dba4d5e162d16c39b9a847bd3bee">  451</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_channel_char_t</a> <a class="code hl_variable" href="structdwc2__channel__t.html#a8b36dba4d5e162d16c39b9a847bd3bee">hcchar_bm</a>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>  };</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a42b0e299eee526ad2e0669bd684c31ea">  454</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#a42b0e299eee526ad2e0669bd684c31ea">hcsplt</a>;           <span class="comment">// 504 + 20*ch Host Channel Split Control</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#ab2516575bc06ee08792b21af895d9854">  455</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_channel_split_t</a> <a class="code hl_variable" href="structdwc2__channel__t.html#ab2516575bc06ee08792b21af895d9854">hcsplt_bm</a>;</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  };</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a159ec555e8f30c2b5c1136f733b5846f">  457</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#a159ec555e8f30c2b5c1136f733b5846f">hcint</a>;            <span class="comment">// 508 + 20*ch Host Channel Interrupt</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#ab16a252b16e20e1d24754e35a41f86d7">  458</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#ab16a252b16e20e1d24754e35a41f86d7">hcintmsk</a>;         <span class="comment">// 50C + 20*ch Host Channel Interrupt Mask</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a959187f115be1ec82afc5e0ba608a3ea">  460</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#a959187f115be1ec82afc5e0ba608a3ea">hctsiz</a>;           <span class="comment">// 510 + 20*ch Host Channel Transfer Size</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a063d57e3b4369dd637ac5318986f35bb">  461</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_channel_tsize_t</a> <a class="code hl_variable" href="structdwc2__channel__t.html#a063d57e3b4369dd637ac5318986f35bb">hctsiz_bm</a>;</div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  };</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#ae7af7bf7e551bb9fd5e0bcbca1d49af9">  463</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#ae7af7bf7e551bb9fd5e0bcbca1d49af9">hcdma</a>;            <span class="comment">// 514 + 20*ch Host Channel DMA Address</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a7836a791fc067219bfe297fde0e6f6b7">  464</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#a7836a791fc067219bfe297fde0e6f6b7">reserved518</a>;      <span class="comment">// 518 + 20*ch</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="structdwc2__channel__t.html#a84d048de2a4b2e79195968f78c7b7bea">  465</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__channel__t.html#a84d048de2a4b2e79195968f78c7b7bea">hcdmab</a>;           <span class="comment">// 51C + 20*ch Host Channel DMA Address</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>} <a class="code hl_struct" href="structdwc2__channel__t.html">dwc2_channel_t</a>;</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// Device Register Bitfield</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a> {</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ba554f6113a626689da63674d04fde4">xfer_size</a>    : 19; <span class="comment">// 0..18 Transfer size in bytes</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span> uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d55d5541f64b954fc013d3f0a981730">packet_count</a> : 10; <span class="comment">// 19..28 Number of packets</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa640e04d4c99c832a06e9beb20e84120">  474</a></span> uint32_t <a class="code hl_variable" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa640e04d4c99c832a06e9beb20e84120">mc_pid</a>       :  2; <span class="comment">// 29..30 IN: Multi Count, OUT: PID</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a90d670a796051a1926ec266651d886ba">  475</a></span>} <a class="code hl_typedef" href="dwc2__type_8h.html#a90d670a796051a1926ec266651d886ba">dwc2_ep_tsize_t</a>;</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ep_tsize_t</a>) == 4, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">// Endpoint IN</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html">  479</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#ac699af65897bc4cc40bae5cfdda6816b">  480</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#ac699af65897bc4cc40bae5cfdda6816b">diepctl</a>;          <span class="comment">// 900 + 20*ep Device IN Endpoint Control</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#ab2331deb3f6454c135869dcfdf7a0000">  481</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#ab2331deb3f6454c135869dcfdf7a0000">reserved04</a>;       <span class="comment">// 904</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#ad0917dab44dad2e5ded684b24c6cbebd">  482</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#ad0917dab44dad2e5ded684b24c6cbebd">diepint</a>;          <span class="comment">// 908 + 20*ep Device IN Endpoint Interrupt</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#acfb9c13c9f84b27803f74e5e498ffd96">  483</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#acfb9c13c9f84b27803f74e5e498ffd96">reserved0c</a>;       <span class="comment">// 90C</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#a3a9ec4d8be587883e4c7a53833f4033c">  485</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#a3a9ec4d8be587883e4c7a53833f4033c">dieptsiz</a>;         <span class="comment">// 910 + 20*ep Device IN Endpoint Transfer Size</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#a07070071e06ab56f1cf9fdc29b2506b8">  486</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ep_tsize_t</a> <a class="code hl_variable" href="structdwc2__epin__t.html#a07070071e06ab56f1cf9fdc29b2506b8">dieptsiz_bm</a>;</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  };</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#acf84b023bc072e06aa8f16de65cbc384">  488</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#acf84b023bc072e06aa8f16de65cbc384">diepdma</a>;          <span class="comment">// 914 + 20*ep Device IN Endpoint DMA Address</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#a138907f2661d03a805546a3b699516cb">  489</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#a138907f2661d03a805546a3b699516cb">dtxfsts</a>;          <span class="comment">// 918 + 20*ep Device IN Endpoint Tx FIFO Status</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="structdwc2__epin__t.html#a4e642a2d9494f069b14e7b76f9ea3a7c">  490</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__epin__t.html#a4e642a2d9494f069b14e7b76f9ea3a7c">reserved1c</a>;       <span class="comment">// 91C</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>} <a class="code hl_struct" href="structdwc2__epin__t.html">dwc2_epin_t</a>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">// Endpoint OUT</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html">  494</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#a126b1c72d2bfe836bf46ca02bf2e5185">  495</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epout__t.html#a126b1c72d2bfe836bf46ca02bf2e5185">doepctl</a>;          <span class="comment">// B00 + 20*ep Device OUT Endpoint Control</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#a5c8fe1e83b5fb840ba6cf4334bcd28ed">  496</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__epout__t.html#a5c8fe1e83b5fb840ba6cf4334bcd28ed">reserved04</a>;       <span class="comment">// B04</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#a4dd5d703b5c23fe0ba49be84acc2b912">  497</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epout__t.html#a4dd5d703b5c23fe0ba49be84acc2b912">doepint</a>;          <span class="comment">// B08 + 20*ep Device OUT Endpoint Interrupt</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#af165a21bcd5abd4ed821760f05a504b2">  498</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__epout__t.html#af165a21bcd5abd4ed821760f05a504b2">reserved0c</a>;       <span class="comment">// B0C</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#a10a7605633412aaebe9a6c10f20a35ae">  500</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epout__t.html#a10a7605633412aaebe9a6c10f20a35ae">doeptsiz</a>;         <span class="comment">// B10 + 20*ep Device OUT Endpoint Transfer Size</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#a24ec4cacf4e61cfd4fa6938f45f87fba">  501</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ep_tsize_t</a> <a class="code hl_variable" href="structdwc2__epout__t.html#a24ec4cacf4e61cfd4fa6938f45f87fba">doeptsiz_bm</a>;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>  };</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#ac402fc9b5895ad921a13d751a619581d">  503</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__epout__t.html#ac402fc9b5895ad921a13d751a619581d">doepdma</a>;          <span class="comment">// B14 + 20*ep Device OUT Endpoint DMA Address</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="structdwc2__epout__t.html#aeaebe8ab53884c70e0d3e00712d07055">  504</a></span>             uint32_t reserved18[2];    <span class="comment">// B18..B1C</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>} <a class="code hl_struct" href="structdwc2__epout__t.html">dwc2_epout_t</a>;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">// Universal Endpoint</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html">  508</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a6db03b7c9e47564bd3f6a794d1a233f4">  510</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a6db03b7c9e47564bd3f6a794d1a233f4">diepctl</a>;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#ac2e2d5fc5a651732efaa9658a0a1556d">  511</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#ac2e2d5fc5a651732efaa9658a0a1556d">doepctl</a>;</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#ad12470f6f40516f0bd1a925f9e152101">  512</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#ad12470f6f40516f0bd1a925f9e152101">ctl</a>;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>  };</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a4219a3bb0c32206354a9018f926f43d4">  514</a></span>  uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a4219a3bb0c32206354a9018f926f43d4">rsv04</a>;</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#ac4d99e208e4b6c8ec344d6d31362a0f1">  516</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#ac4d99e208e4b6c8ec344d6d31362a0f1">diepint</a>;</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a7ee1091ea1d2a5dcf0f2435ca29117fd">  517</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a7ee1091ea1d2a5dcf0f2435ca29117fd">doepint</a>;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>  };</div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a240626408b4c1d0b69861d011e35746f">  519</a></span>  uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a240626408b4c1d0b69861d011e35746f">rsv0c</a>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a49bc7f79dc384c9c183d6cf3a78d04f9">  521</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a49bc7f79dc384c9c183d6cf3a78d04f9">dieptsiz</a>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a3ff29382ae60d8ec3b883d2572bc5d6d">  522</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a3ff29382ae60d8ec3b883d2572bc5d6d">doeptsiz</a>;</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#af385151085a331ca8f889a10a5321bf8">  523</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ep_tsize_t</a> <a class="code hl_variable" href="structdwc2__dep__t.html#af385151085a331ca8f889a10a5321bf8">deptsiz_bm</a>;</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  };</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a88b409a13f20d93fa5b63025b246536e">  526</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a88b409a13f20d93fa5b63025b246536e">diepdma</a>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#abc209d326853e3aee7ab8a68ddfad9e4">  527</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#abc209d326853e3aee7ab8a68ddfad9e4">doepdma</a>;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  };</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#a8cee3f153c372058c0a6de1ceb1e1286">  529</a></span>  <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#a8cee3f153c372058c0a6de1ceb1e1286">dtxfsts</a>;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="structdwc2__dep__t.html#acfec3ec1300bd094302013f9fa96fbe9">  530</a></span>  uint32_t <a class="code hl_variable" href="structdwc2__dep__t.html#acfec3ec1300bd094302013f9fa96fbe9">rsv1c</a>;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>}<a class="code hl_struct" href="structdwc2__dep__t.html">dwc2_dep_t</a>;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#ae8367e40fbbd60b3cb4996d2ec2c6e0b">  533</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(<span class="keyword">sizeof</span>(<a class="code hl_struct" href="structdwc2__dep__t.html">dwc2_dep_t</a>) == 0x20, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// CSR Register Map</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">//--------------------------------------------------------------------</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html">  538</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>    <span class="comment">//------------- Core Global -------------//</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a119e8ac073b15036c2b923a67c62c6b9">  541</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a119e8ac073b15036c2b923a67c62c6b9">gotgctl</a>;          <span class="comment">// 000 OTG Control and Status</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a0bcd1cbd6d599ae9400d1cbc62fc692b">  542</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gotgctl_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a0bcd1cbd6d599ae9400d1cbc62fc692b">gotgctl_bm</a>;</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>  };</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a1805a35cdee2b8310ca9d26878934acd">  545</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a1805a35cdee2b8310ca9d26878934acd">gotgint</a>;          <span class="comment">// 004 OTG Interrupt</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a84d0f5d782bb244e61464d3705ea40fd">  546</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gotgint_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a84d0f5d782bb244e61464d3705ea40fd">gotgint_bm</a>;</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>  };</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a041a6aedebc5a6bdaf749bfadc452d0d">  549</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a041a6aedebc5a6bdaf749bfadc452d0d">gahbcfg</a>;          <span class="comment">// 008 AHB Configuration</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a7b917d72daf7dc036c4f8c65d83c6572">  550</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gahbcfg_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a7b917d72daf7dc036c4f8c65d83c6572">gahbcfg_bm</a>;</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>  };</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a28291d89f54ed8a13fbaad6091d6dba7">  553</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a28291d89f54ed8a13fbaad6091d6dba7">gusbcfg</a>;          <span class="comment">// 00c USB Configuration</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aa9440a243a5198403a733ebc7befc3e5">  554</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_gusbcfg_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#aa9440a243a5198403a733ebc7befc3e5">gusbcfg_bm</a>;</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  };</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#abdeb6bccd3411fa3f03779f0d2b24c3e">  557</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#abdeb6bccd3411fa3f03779f0d2b24c3e">grstctl</a>;          <span class="comment">// 010 Reset</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a3966855c9743ae78f12d975ccc5e880d">  558</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_grstctl_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a3966855c9743ae78f12d975ccc5e880d">grstctl_bm</a>;</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  };</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#abe94c3d24ed4ea9399457c1c01734ff0">  560</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#abe94c3d24ed4ea9399457c1c01734ff0">gintsts</a>;          <span class="comment">// 014 Interrupt</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aa9ac76c9782e363343c20469c5a20620">  561</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#aa9ac76c9782e363343c20469c5a20620">gintmsk</a>;          <span class="comment">// 018 Interrupt Mask</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#af55040ba91997407854fbd692b1cb9d4">  562</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#af55040ba91997407854fbd692b1cb9d4">grxstsr</a>;          <span class="comment">// 01c Receive Status Debug Read</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a8e1a8d8a22c699bbefa02800dd62da3e">  564</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a8e1a8d8a22c699bbefa02800dd62da3e">grxstsp</a>;          <span class="comment">// 020 Receive Status Read/Pop</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a5f0f70f15c347a2ad5ad6f10fbf69ec5">  565</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_grxstsp_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a5f0f70f15c347a2ad5ad6f10fbf69ec5">grxstsp_bm</a>;</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  };</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a229228a2eb2698235e2d7a9d1e8c1bc1">  567</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a229228a2eb2698235e2d7a9d1e8c1bc1">grxfsiz</a>;          <span class="comment">// 024 Receive FIFO Size</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a375ecf44aca74e551a780bf750b5849d">  569</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a375ecf44aca74e551a780bf750b5849d">dieptxf0</a>;         <span class="comment">// 028 EP0 Tx FIFO Size</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a081b3bfb292b4ce10746ecef4d595e08">  570</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a081b3bfb292b4ce10746ecef4d595e08">gnptxfsiz</a>;        <span class="comment">// 028 Non-periodic Transmit FIFO Size</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>  };</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a8022cf538a089e1b75715a51ce01fad2">  573</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a8022cf538a089e1b75715a51ce01fad2">hnptxsts</a>;         <span class="comment">// 02c Non-periodic Transmit FIFO/Queue Status</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a9f8d42ea6639c668dc77a8705c47059c">  574</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hnptxsts_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a9f8d42ea6639c668dc77a8705c47059c">hnptxsts_bm</a>;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ab97d132b81463f0a50888dc668f0868d">  575</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ab97d132b81463f0a50888dc668f0868d">gnptxsts</a>;</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>  };</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#acb21ebd50379d71f84a8af92cf2d2803">  577</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#acb21ebd50379d71f84a8af92cf2d2803">gi2cctl</a>;          <span class="comment">// 030 I2C Address</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a9bc033ca2a35e2b967939a61683b1536">  578</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a9bc033ca2a35e2b967939a61683b1536">gpvndctl</a>;         <span class="comment">// 034 PHY Vendor Control</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a134ecf90cc8e7b8085b819d8f4827e48">  580</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a134ecf90cc8e7b8085b819d8f4827e48">ggpio</a>;            <span class="comment">// 038 General Purpose IO</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a270af73d52b95b014aad7a39f7ac4b54">  581</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a270af73d52b95b014aad7a39f7ac4b54">stm32_gccfg</a>;      <span class="comment">// 038 STM32 General Core Configuration</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>  };</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#acdbaae59f7007d589c8a682e3c6426b3">  583</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#acdbaae59f7007d589c8a682e3c6426b3">guid</a>;             <span class="comment">// 03C User (Application programmable) ID</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a35d13e32b8729dd93f469a3581e1698e">  584</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a35d13e32b8729dd93f469a3581e1698e">gsnpsid</a>;          <span class="comment">// 040 Synopsys ID + Release version</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ad37f6e79a1d11235b8b65154804582fb">  585</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ad37f6e79a1d11235b8b65154804582fb">ghwcfg1</a>;          <span class="comment">// 044 User Hardware Configuration1: endpoint dir (2 bit per ep)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a15e3f704bbd25a9ab11964185f9b704c">  587</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a15e3f704bbd25a9ab11964185f9b704c">ghwcfg2</a>;          <span class="comment">// 048 User Hardware Configuration2</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a67e04593e81b41c12549d8a6b271479f">  588</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ghwcfg2_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a67e04593e81b41c12549d8a6b271479f">ghwcfg2_bm</a>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>  };</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aea15d251bc121f1ee880dc2c1f89afc0">  591</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#aea15d251bc121f1ee880dc2c1f89afc0">ghwcfg3</a>;          <span class="comment">// 04C User Hardware Configuration3</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ae2146c918044f119d96c8a4c256ba9b5">  592</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ghwcfg3_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#ae2146c918044f119d96c8a4c256ba9b5">ghwcfg3_bm</a>;</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  };</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a696a5a67759426dff25017fe42550eda">  595</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a696a5a67759426dff25017fe42550eda">ghwcfg4</a>;          <span class="comment">// 050 User Hardware Configuration4</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a78e8ed085ba06828bb7892b88cc232f2">  596</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_ghwcfg4_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a78e8ed085ba06828bb7892b88cc232f2">ghwcfg4_bm</a>;</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>  };</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a93918a27d834e59bb8da65e92c1c5dc8">  598</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a93918a27d834e59bb8da65e92c1c5dc8">glpmcfg</a>;          <span class="comment">// 054 Core LPM Configuration</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a6e648ca35c9ccb5c3958adb8e3560d07">  599</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a6e648ca35c9ccb5c3958adb8e3560d07">gpwrdn</a>;           <span class="comment">// 058 Power Down</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aef5cae4b488b9015f892480814454a53">  600</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#aef5cae4b488b9015f892480814454a53">gdfifocfg</a>;        <span class="comment">// 05C DFIFO Software Configuration</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a0a304ee6bcb742e747825ab9ec568ef8">  601</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a0a304ee6bcb742e747825ab9ec568ef8">gadpctl</a>;          <span class="comment">// 060 ADP Timer, Control and Status</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a16a71df7304ddf8ca19e643fe445dc9c">  602</a></span>             uint32_t reserved64[39];   <span class="comment">// 064..0FF</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a3223581a5043bde56c641a20e39d45ee">  603</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a3223581a5043bde56c641a20e39d45ee">hptxfsiz</a>;         <span class="comment">// 100 Host Periodic Tx FIFO Size</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#af1f6558e3f3b96a0673d95a75220a447">  604</a></span>    <span class="keyword">volatile</span> uint32_t dieptxf[15];      <span class="comment">// 104..13C Device Periodic Transmit FIFO Size</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a89243beedd6fa05da72d47c7b6296b5c">  605</a></span>             uint32_t reserved140[176]; <span class="comment">// 140..3FF</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <span class="comment">//------------ Host -------------//</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a071795d30d76834ebcaf03ff1a5ad2c1">  608</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a071795d30d76834ebcaf03ff1a5ad2c1">hcfg</a>;             <span class="comment">// 400 Host Configuration</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a17e11534985e36cc7548a510ace8f7b9">  609</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a17e11534985e36cc7548a510ace8f7b9">hfir</a>;             <span class="comment">// 404 Host Frame Interval</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a46e23580c4a9a1c8b8cc6e34d322c365">  611</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a46e23580c4a9a1c8b8cc6e34d322c365">hfnum</a>;            <span class="comment">// 408 Host Frame Number / Frame Remaining</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a0122e49dba6daf9bba4280a5d1be6913">  612</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hfnum_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a0122e49dba6daf9bba4280a5d1be6913">hfnum_bm</a>;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  };</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ab4cc80b0d0996174d6a3bddb2d510a53">  614</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ab4cc80b0d0996174d6a3bddb2d510a53">reserved40c</a>;      <span class="comment">// 40C</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a7ea40adab7e108cf219c013ede80c6d9">  616</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a7ea40adab7e108cf219c013ede80c6d9">hptxsts</a>;          <span class="comment">// 410 Host Periodic TX FIFO / Queue Status</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a088d65c969d941efe9aea34b83cd73a4">  617</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hptxsts_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a088d65c969d941efe9aea34b83cd73a4">hptxsts_bm</a>;</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  };</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#af05d5f87cf6ed5e9418cba6e4203b15e">  619</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#af05d5f87cf6ed5e9418cba6e4203b15e">haint</a>;            <span class="comment">// 414 Host All Channels Interrupt</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a53155e56112e147eb0ccfd09c15b5928">  620</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a53155e56112e147eb0ccfd09c15b5928">haintmsk</a>;         <span class="comment">// 418 Host All Channels Interrupt Mask</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a0d2c67f01baf24baa74f3d2dcd23a2af">  621</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a0d2c67f01baf24baa74f3d2dcd23a2af">hflbaddr</a>;         <span class="comment">// 41C Host Frame List Base Address</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a9bc8e74294bc9f6ca76a3c8889a426af">  622</a></span>             uint32_t reserved420[8];   <span class="comment">// 420..43F</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a5f23329b5b82a8d5bf53e507390a52f1">  624</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a5f23329b5b82a8d5bf53e507390a52f1">hprt</a>;             <span class="comment">// 440 Host Port Control and Status</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a34269b8666d6e20d0878747b8f2f8e2c">  625</a></span>    <span class="keyword">volatile</span> <a class="code hl_struct" href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">dwc2_hprt_t</a> <a class="code hl_variable" href="structdwc2__regs__t.html#a34269b8666d6e20d0878747b8f2f8e2c">hprt_bm</a>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>  };</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a7bbf536c1eba7aa44c3802f7bc69e611">  627</a></span>             uint32_t reserved444[47];  <span class="comment">// 444..4FF</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span> </div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    <span class="comment">//------------- Host Channel -------------//</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a7f76c73d03bb6f1888a7cef50ba91e6e">  630</a></span>    <a class="code hl_struct" href="structdwc2__channel__t.html">dwc2_channel_t</a>    channel[16];      <span class="comment">// 500..6FF Host Channels 0-15</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a4b129ba8a34f615101a8016c3d1bdbe2">  631</a></span>             uint32_t reserved700[64];  <span class="comment">// 700..7FF</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <span class="comment">//------------- Device -----------//</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ac854e98d72facc80f25573a9671a3681">  634</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ac854e98d72facc80f25573a9671a3681">dcfg</a>;             <span class="comment">// 800 Device Configuration</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ae3e580e296bdf3375f0b5774e456dbfb">  635</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ae3e580e296bdf3375f0b5774e456dbfb">dctl</a>;             <span class="comment">// 804 Device Control</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a856c37289776c7a33aa79678f7ab402c">  636</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a856c37289776c7a33aa79678f7ab402c">dsts</a>;             <span class="comment">// 808 Device Status (RO)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aca1e418896c3c3bc3d97920d3ed5ace3">  637</a></span>             uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#aca1e418896c3c3bc3d97920d3ed5ace3">reserved80c</a>;      <span class="comment">// 80C</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a670a437bb0d5b9b47814c0afd5edcbf9">  638</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a670a437bb0d5b9b47814c0afd5edcbf9">diepmsk</a>;          <span class="comment">// 810 Device IN Endpoint Interrupt Mask</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aac16d85ee61d6146be73dfae3867882c">  639</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#aac16d85ee61d6146be73dfae3867882c">doepmsk</a>;          <span class="comment">// 814 Device OUT Endpoint Interrupt Mask</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a14807d9213af34d0ad760e7ff89c93e9">  640</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a14807d9213af34d0ad760e7ff89c93e9">daint</a>;            <span class="comment">// 818 Device All Endpoints Interrupt</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a0f3bcdd19d57fef544a75f7688380763">  641</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a0f3bcdd19d57fef544a75f7688380763">daintmsk</a>;         <span class="comment">// 81C Device All Endpoints Interrupt Mask</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a7e3f25884a72e07ad5d16fb82decc072">  642</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a7e3f25884a72e07ad5d16fb82decc072">dtknqr1</a>;          <span class="comment">// 820 Device IN token sequence learning queue read1</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ac09896338d3075409d85996894b6e386">  643</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ac09896338d3075409d85996894b6e386">dtknqr2</a>;          <span class="comment">// 824 Device IN token sequence learning queue read2</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a3de95510706d3eafc37ce019e0227c91">  644</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a3de95510706d3eafc37ce019e0227c91">dvbusdis</a>;         <span class="comment">// 828 Device VBUS Discharge Time</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#af111a5840374b3c91afb7fb5b03f5e69">  645</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#af111a5840374b3c91afb7fb5b03f5e69">dvbuspulse</a>;       <span class="comment">// 82C Device VBUS Pulsing Time</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a921a4e084fbddea73f6e0a5bdd6ccb4f">  646</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a921a4e084fbddea73f6e0a5bdd6ccb4f">dthrctl</a>;          <span class="comment">// 830 Device threshold Control</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a0cdcc810134299d8ab020d95ce6ccafe">  647</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a0cdcc810134299d8ab020d95ce6ccafe">diepempmsk</a>;       <span class="comment">// 834 Device IN Endpoint FIFO Empty Interrupt Mask</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    <span class="comment">// Device Each Endpoint (IN/OUT) Interrupt/Mask for generating dedicated EP interrupt line</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>    <span class="comment">// require OTG_MULTI_PROC_INTRPT=1</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a5c92d4feb9e096c28379798e291bfce1">  651</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a5c92d4feb9e096c28379798e291bfce1">deachint</a>;         <span class="comment">// 838 Device Each Endpoint Interrupt</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a91f114e2dfd95ccd707a8b5210cd6935">  652</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#a91f114e2dfd95ccd707a8b5210cd6935">deachmsk</a>;         <span class="comment">// 83C Device Each Endpoint Interrupt mask</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aea48fd0c37a9f4b2b59393bad505a0c9">  653</a></span>    <span class="keyword">volatile</span> uint32_t diepeachmsk[16];  <span class="comment">// 840..87C Device Each IN Endpoint mask</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#aba34ea4f2f106aaf4d066f02f3b38039">  654</a></span>    <span class="keyword">volatile</span> uint32_t doepeachmsk[16];  <span class="comment">// 880..8BF Device Each OUT Endpoint mask</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ad6f67fbc151f1beb7c43d10155f94ed9">  655</a></span>             uint32_t reserved8c0[16];  <span class="comment">// 8C0..8FF</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span> </div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="comment">//------------- Device Endpoint -------------//</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="keyword">union </span>{</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a7f429acbc8402233b2a5f934e27aa2a9">  659</a></span>      <a class="code hl_struct" href="structdwc2__dep__t.html">dwc2_dep_t</a> ep[2][16];            <span class="comment">// 0: IN, 1 OUT</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>      <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#acf1db9cdfa8cfb377934d9729e282b20">  661</a></span>        <a class="code hl_struct" href="structdwc2__epin__t.html">dwc2_epin_t</a>  epin[16];         <span class="comment">// 900..AFF  IN Endpoints</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ab4c6fbe5424900f92b85637bf495ebab">  662</a></span>        <a class="code hl_struct" href="structdwc2__epout__t.html">dwc2_epout_t</a> epout[16];        <span class="comment">// B00..CFF  OUT Endpoints</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>      };</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    };</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a4913fbca14411e541282031b4bf39aed">  665</a></span>    uint32_t reservedd00[64];  <span class="comment">// D00..DFF</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <span class="comment">//------------- Power Clock -------------//</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ad902237f2941941b11f4f81f990867c8">  668</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#ad902237f2941941b11f4f81f990867c8">pcgcctl</a>;          <span class="comment">// E00 Power and Clock Gating Characteristic Control</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#abcf9834390c9b40f4d82a62d25727de8">  669</a></span>    <span class="keyword">volatile</span> uint32_t <a class="code hl_variable" href="structdwc2__regs__t.html#abcf9834390c9b40f4d82a62d25727de8">pcgcctl1</a>;         <span class="comment">// E04 Power and Clock Gating Characteristic Control 1</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#a60a06f09a8dbeaa030e6f35f059e4a99">  670</a></span>             uint32_t reservede08[126]; <span class="comment">// E08..FFF</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span> </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="comment">//------------- FIFOs -------------//</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <span class="comment">// Word-accessed only using first pointer since it auto shift</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="structdwc2__regs__t.html#ab27fed57cf02d11bbd2b7f3ce57d5139">  674</a></span>    <span class="keyword">volatile</span> uint32_t fifo[16][0x400];  <span class="comment">// 1000..FFFF Endpoint FIFO</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>} <a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>;</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span> </div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a7730b0ffb124028b55052f344a06acc2">  677</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, hcfg   ) == 0x0400, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a2549937a8b1530c6e08d282f54fcae9e">  678</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, channel) == 0x0500, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a2271cafba03b392bfc65d8664b674773">  679</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, dcfg   ) == 0x0800, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a4d87ba537f97660dab85437cf046571a">  680</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, epin   ) == 0x0900, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#af5677add2db07dbea0e5abf3eb996ff4">  681</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, epout  ) == 0x0B00, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a4be10cfb96decefb473c3db2b5dd55d3">  682</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, pcgcctl) == 0x0E00, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="dwc2__type_8h.html#a587580ac28dff174134dbc3c6921b18a">  683</a></span><a class="code hl_function" href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a>(offsetof(<a class="code hl_struct" href="structdwc2__regs__t.html">dwc2_regs_t</a>, fifo   ) == 0x1000, <span class="stringliteral">&quot;incorrect size&quot;</span>);</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">// Register Bit Definitions</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">//--------------------------------------------------------------------+</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span> </div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">/********************  Bit definition for GOTGCTL register  ********************/</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define GOTGCTL_SRQSCS_Pos               (0U)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define GOTGCTL_SRQSCS_Msk               (0x1UL &lt;&lt; GOTGCTL_SRQSCS_Pos)            </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define GOTGCTL_SRQSCS                   GOTGCTL_SRQSCS_Msk                       </span><span class="comment">// Session request success</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define GOTGCTL_SRQ_Pos                  (1U)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define GOTGCTL_SRQ_Msk                  (0x1UL &lt;&lt; GOTGCTL_SRQ_Pos)               </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define GOTGCTL_SRQ                      GOTGCTL_SRQ_Msk                          </span><span class="comment">// Session request</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define GOTGCTL_VBVALOEN_Pos             (2U)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define GOTGCTL_VBVALOEN_Msk             (0x1UL &lt;&lt; GOTGCTL_VBVALOEN_Pos)          </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define GOTGCTL_VBVALOEN                 GOTGCTL_VBVALOEN_Msk                     </span><span class="comment">// VBUS valid override enable</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define GOTGCTL_VBVALOVAL_Pos            (3U)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define GOTGCTL_VBVALOVAL_Msk            (0x1UL &lt;&lt; GOTGCTL_VBVALOVAL_Pos)         </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define GOTGCTL_VBVALOVAL                GOTGCTL_VBVALOVAL_Msk                    </span><span class="comment">// VBUS valid override value</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define GOTGCTL_AVALOEN_Pos              (4U)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define GOTGCTL_AVALOEN_Msk              (0x1UL &lt;&lt; GOTGCTL_AVALOEN_Pos)           </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define GOTGCTL_AVALOEN                  GOTGCTL_AVALOEN_Msk                      </span><span class="comment">// A-peripheral session valid override enable</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define GOTGCTL_AVALOVAL_Pos             (5U)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define GOTGCTL_AVALOVAL_Msk             (0x1UL &lt;&lt; GOTGCTL_AVALOVAL_Pos)          </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define GOTGCTL_AVALOVAL                 GOTGCTL_AVALOVAL_Msk                     </span><span class="comment">// A-peripheral session valid override value</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define GOTGCTL_BVALOEN_Pos              (6U)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define GOTGCTL_BVALOEN_Msk              (0x1UL &lt;&lt; GOTGCTL_BVALOEN_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define GOTGCTL_BVALOEN                  GOTGCTL_BVALOEN_Msk                      </span><span class="comment">// B-peripheral session valid override enable</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define GOTGCTL_BVALOVAL_Pos             (7U)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define GOTGCTL_BVALOVAL_Msk             (0x1UL &lt;&lt; GOTGCTL_BVALOVAL_Pos)          </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define GOTGCTL_BVALOVAL                 GOTGCTL_BVALOVAL_Msk                     </span><span class="comment">// B-peripheral session valid override value</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define GOTGCTL_HNGSCS_Pos               (8U)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define GOTGCTL_HNGSCS_Msk               (0x1UL &lt;&lt; GOTGCTL_HNGSCS_Pos)            </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define GOTGCTL_HNGSCS                   GOTGCTL_HNGSCS_Msk                       </span><span class="comment">// Host set HNP enable</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define GOTGCTL_HNPRQ_Pos                (9U)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define GOTGCTL_HNPRQ_Msk                (0x1UL &lt;&lt; GOTGCTL_HNPRQ_Pos)             </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define GOTGCTL_HNPRQ                    GOTGCTL_HNPRQ_Msk                        </span><span class="comment">// HNP request</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define GOTGCTL_HSHNPEN_Pos              (10U)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="preprocessor">#define GOTGCTL_HSHNPEN_Msk              (0x1UL &lt;&lt; GOTGCTL_HSHNPEN_Pos)           </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="preprocessor">#define GOTGCTL_HSHNPEN                  GOTGCTL_HSHNPEN_Msk                      </span><span class="comment">// Host set HNP enable</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="preprocessor">#define GOTGCTL_DHNPEN_Pos               (11U)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="preprocessor">#define GOTGCTL_DHNPEN_Msk               (0x1UL &lt;&lt; GOTGCTL_DHNPEN_Pos)            </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="preprocessor">#define GOTGCTL_DHNPEN                   GOTGCTL_DHNPEN_Msk                       </span><span class="comment">// Device HNP enabled</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="preprocessor">#define GOTGCTL_EHEN_Pos                 (12U)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="preprocessor">#define GOTGCTL_EHEN_Msk                 (0x1UL &lt;&lt; GOTGCTL_EHEN_Pos)              </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define GOTGCTL_EHEN                     GOTGCTL_EHEN_Msk                         </span><span class="comment">// Embedded host enable</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define GOTGCTL_CIDSTS_Pos               (16U)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define GOTGCTL_CIDSTS_Msk               (0x1UL &lt;&lt; GOTGCTL_CIDSTS_Pos)            </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="preprocessor">#define GOTGCTL_CIDSTS                   GOTGCTL_CIDSTS_Msk                       </span><span class="comment">// Connector ID status</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="preprocessor">#define GOTGCTL_DBCT_Pos                 (17U)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="preprocessor">#define GOTGCTL_DBCT_Msk                 (0x1UL &lt;&lt; GOTGCTL_DBCT_Pos)              </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="preprocessor">#define GOTGCTL_DBCT                     GOTGCTL_DBCT_Msk                         </span><span class="comment">// Long/short debounce time</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="preprocessor">#define GOTGCTL_ASVLD_Pos                (18U)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="preprocessor">#define GOTGCTL_ASVLD_Msk                (0x1UL &lt;&lt; GOTGCTL_ASVLD_Pos)             </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="preprocessor">#define GOTGCTL_ASVLD                    GOTGCTL_ASVLD_Msk                        </span><span class="comment">// A-session valid</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define GOTGCTL_BSESVLD_Pos              (19U)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define GOTGCTL_BSESVLD_Msk              (0x1UL &lt;&lt; GOTGCTL_BSESVLD_Pos)           </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define GOTGCTL_BSESVLD                  GOTGCTL_BSESVLD_Msk                      </span><span class="comment">// B-session valid</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define GOTGCTL_OTGVER_Pos               (20U)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="preprocessor">#define GOTGCTL_OTGVER_Msk               (0x1UL &lt;&lt; GOTGCTL_OTGVER_Pos)            </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="preprocessor">#define GOTGCTL_OTGVER                   GOTGCTL_OTGVER_Msk                       </span><span class="comment">// OTG version</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/********************  Bit definition for HCFG register  ********************/</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#define HCFG_FSLS_PHYCLK_SEL_Pos         (0U)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define HCFG_FSLS_PHYCLK_SEL_Msk         (0x3UL &lt;&lt; HCFG_FSLS_PHYCLK_SEL_Pos)      </span><span class="comment">// 0x00000003</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define HCFG_FSLS_PHYCLK_SEL             HCFG_FSLS_PHYCLK_SEL_Msk                 </span><span class="comment">// FS/LS PHY clock select</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define HCFG_FSLS_PHYCLK_SEL_30_60MHZ    (0x0UL &lt;&lt; HCFG_FSLS_PHYCLK_SEL_Pos)      </span><span class="comment">// 0x00000000</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define HCFG_FSLS_PHYCLK_SEL_48MHZ       (0x1UL &lt;&lt; HCFG_FSLS_PHYCLK_SEL_Pos)      </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="preprocessor">#define HCFG_FSLS_PHYCLK_SEL_6MHZ        (0x2UL &lt;&lt; HCFG_FSLS_PHYCLK_SEL_Pos)      </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define HCFG_FSLS_ONLY_Pos               (2U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="preprocessor">#define HCFG_FSLS_ONLY_Msk               (0x1UL &lt;&lt; HCFG_FSLS_ONLY_Pos)            </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="preprocessor">#define HCFG_FSLS_ONLY                   HCFG_FSLS_ONLY_Msk                       </span><span class="comment">// FS- and LS-only support</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/********************  Bit definition for PCGCR register  ********************/</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define PCGCR_STPPCLK_Pos                (0U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">#define PCGCR_STPPCLK_Msk                (0x1UL &lt;&lt; PCGCR_STPPCLK_Pos)             </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define PCGCR_STPPCLK                    PCGCR_STPPCLK_Msk                        </span><span class="comment">// Stop PHY clock</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define PCGCR_GATEHCLK_Pos               (1U)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define PCGCR_GATEHCLK_Msk               (0x1UL &lt;&lt; PCGCR_GATEHCLK_Pos)            </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define PCGCR_GATEHCLK                   PCGCR_GATEHCLK_Msk                       </span><span class="comment">// Gate HCLK</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define PCGCR_PHYSUSP_Pos                (4U)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define PCGCR_PHYSUSP_Msk                (0x1UL &lt;&lt; PCGCR_PHYSUSP_Pos)             </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define PCGCR_PHYSUSP                    PCGCR_PHYSUSP_Msk                        </span><span class="comment">// PHY suspended</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment">/********************  Bit definition for GOTGINT register  ********************/</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define GOTGINT_SEDET_Pos                (2U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span><span class="preprocessor">#define GOTGINT_SEDET_Msk                (0x1UL &lt;&lt; GOTGINT_SEDET_Pos)             </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span><span class="preprocessor">#define GOTGINT_SEDET                    GOTGINT_SEDET_Msk                        </span><span class="comment">// Session end detected</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define GOTGINT_SRSSCHG_Pos              (8U)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="preprocessor">#define GOTGINT_SRSSCHG_Msk              (0x1UL &lt;&lt; GOTGINT_SRSSCHG_Pos)           </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define GOTGINT_SRSSCHG                  GOTGINT_SRSSCHG_Msk                      </span><span class="comment">// Session request success status change</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define GOTGINT_HNSSCHG_Pos              (9U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define GOTGINT_HNSSCHG_Msk              (0x1UL &lt;&lt; GOTGINT_HNSSCHG_Pos)           </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define GOTGINT_HNSSCHG                  GOTGINT_HNSSCHG_Msk                      </span><span class="comment">// Host negotiation success status change</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define GOTGINT_HNGDET_Pos               (17U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#define GOTGINT_HNGDET_Msk               (0x1UL &lt;&lt; GOTGINT_HNGDET_Pos)            </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define GOTGINT_HNGDET                   GOTGINT_HNGDET_Msk                       </span><span class="comment">// Host negotiation detected</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define GOTGINT_ADTOCHG_Pos              (18U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define GOTGINT_ADTOCHG_Msk              (0x1UL &lt;&lt; GOTGINT_ADTOCHG_Pos)           </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define GOTGINT_ADTOCHG                  GOTGINT_ADTOCHG_Msk                      </span><span class="comment">// A-device timeout change</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define GOTGINT_DBCDNE_Pos               (19U)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define GOTGINT_DBCDNE_Msk               (0x1UL &lt;&lt; GOTGINT_DBCDNE_Pos)            </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define GOTGINT_DBCDNE                   GOTGINT_DBCDNE_Msk                       </span><span class="comment">// Debounce done</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define GOTGINT_IDCHNG_Pos               (20U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define GOTGINT_IDCHNG_Msk               (0x1UL &lt;&lt; GOTGINT_IDCHNG_Pos)            </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define GOTGINT_IDCHNG                   GOTGINT_IDCHNG_Msk                       </span><span class="comment">// Change in ID pin input value</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span> </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">/********************  Bit definition for DCFG register  ********************/</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define DCFG_DSPD_Pos                    (0U)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="preprocessor">#define DCFG_DSPD_Msk                    (0x3UL &lt;&lt; DCFG_DSPD_Pos)                 </span><span class="comment">// 0x00000003</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="preprocessor">#define DCFG_DSPD_HS                     0    </span><span class="comment">// Highspeed</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="preprocessor">#define DCFG_DSPD_FS_HSPHY               1    </span><span class="comment">// Fullspeed on HS PHY</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define DCFG_DSPD_LS                     2    </span><span class="comment">// Lowspeed</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="preprocessor">#define DCFG_DSPD_FS                     3    </span><span class="comment">// Fullspeed on FS PHY</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span> </div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define DCFG_NZLSOHSK_Pos                (2U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define DCFG_NZLSOHSK_Msk                (0x1UL &lt;&lt; DCFG_NZLSOHSK_Pos)             </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define DCFG_NZLSOHSK                    DCFG_NZLSOHSK_Msk                        </span><span class="comment">// Nonzero-length status OUT handshake</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span> </div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="preprocessor">#define DCFG_DAD_Pos                     (4U)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="preprocessor">#define DCFG_DAD_Msk                     (0x7FUL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x000007F0</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="preprocessor">#define DCFG_DAD                         DCFG_DAD_Msk                             </span><span class="comment">// Device address</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="preprocessor">#define DCFG_DAD_0                       (0x01UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define DCFG_DAD_1                       (0x02UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="preprocessor">#define DCFG_DAD_2                       (0x04UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#define DCFG_DAD_3                       (0x08UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define DCFG_DAD_4                       (0x10UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#define DCFG_DAD_5                       (0x20UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define DCFG_DAD_6                       (0x40UL &lt;&lt; DCFG_DAD_Pos)                 </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span> </div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define DCFG_PFIVL_Pos                   (11U)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define DCFG_PFIVL_Msk                   (0x3UL &lt;&lt; DCFG_PFIVL_Pos)                </span><span class="comment">// 0x00001800</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="preprocessor">#define DCFG_PFIVL                       DCFG_PFIVL_Msk                           </span><span class="comment">// Periodic (micro)frame interval</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define DCFG_PFIVL_0                     (0x1UL &lt;&lt; DCFG_PFIVL_Pos)                </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#define DCFG_PFIVL_1                     (0x2UL &lt;&lt; DCFG_PFIVL_Pos)                </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span> </div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define DCFG_XCVRDLY_Pos                 (14U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define DCFG_XCVRDLY_Msk                 (0x1UL &lt;&lt; DCFG_XCVRDLY_Pos)             </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define DCFG_XCVRDLY                     DCFG_XCVRDLY_Msk                        </span><span class="comment">// Enables delay between xcvr_sel and txvalid during device chirp</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span> </div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define DCFG_PERSCHIVL_Pos               (24U)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define DCFG_PERSCHIVL_Msk               (0x3UL &lt;&lt; DCFG_PERSCHIVL_Pos)            </span><span class="comment">// 0x03000000</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define DCFG_PERSCHIVL                   DCFG_PERSCHIVL_Msk                       </span><span class="comment">// Periodic scheduling interval</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define DCFG_PERSCHIVL_0                 (0x1UL &lt;&lt; DCFG_PERSCHIVL_Pos)            </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define DCFG_PERSCHIVL_1                 (0x2UL &lt;&lt; DCFG_PERSCHIVL_Pos)            </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span> </div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">/********************  Bit definition for DCTL register  ********************/</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#define DCTL_RWUSIG_Pos                  (0U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define DCTL_RWUSIG_Msk                  (0x1UL &lt;&lt; DCTL_RWUSIG_Pos)               </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define DCTL_RWUSIG                      DCTL_RWUSIG_Msk                          </span><span class="comment">// Remote wakeup signaling</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define DCTL_SDIS_Pos                    (1U)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define DCTL_SDIS_Msk                    (0x1UL &lt;&lt; DCTL_SDIS_Pos)                 </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="preprocessor">#define DCTL_SDIS                        DCTL_SDIS_Msk                            </span><span class="comment">// Soft disconnect</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define DCTL_GINSTS_Pos                  (2U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="preprocessor">#define DCTL_GINSTS_Msk                  (0x1UL &lt;&lt; DCTL_GINSTS_Pos)               </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="preprocessor">#define DCTL_GINSTS                      DCTL_GINSTS_Msk                          </span><span class="comment">// Global IN NAK status</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="preprocessor">#define DCTL_GONSTS_Pos                  (3U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="preprocessor">#define DCTL_GONSTS_Msk                  (0x1UL &lt;&lt; DCTL_GONSTS_Pos)               </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">#define DCTL_GONSTS                      DCTL_GONSTS_Msk                          </span><span class="comment">// Global OUT NAK status</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span> </div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define DCTL_TCTL_Pos                    (4U)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define DCTL_TCTL_Msk                    (0x7UL &lt;&lt; DCTL_TCTL_Pos)                 </span><span class="comment">// 0x00000070</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define DCTL_TCTL                        DCTL_TCTL_Msk                            </span><span class="comment">// Test control</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define DCTL_TCTL_0                      (0x1UL &lt;&lt; DCTL_TCTL_Pos)                 </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define DCTL_TCTL_1                      (0x2UL &lt;&lt; DCTL_TCTL_Pos)                 </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define DCTL_TCTL_2                      (0x4UL &lt;&lt; DCTL_TCTL_Pos)                 </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="preprocessor">#define DCTL_SGINAK_Pos                  (7U)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define DCTL_SGINAK_Msk                  (0x1UL &lt;&lt; DCTL_SGINAK_Pos)               </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define DCTL_SGINAK                      DCTL_SGINAK_Msk                          </span><span class="comment">// Set global IN NAK</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#define DCTL_CGINAK_Pos                  (8U)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">#define DCTL_CGINAK_Msk                  (0x1UL &lt;&lt; DCTL_CGINAK_Pos)               </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#define DCTL_CGINAK                      DCTL_CGINAK_Msk                          </span><span class="comment">// Clear global IN NAK</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">#define DCTL_SGONAK_Pos                  (9U)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define DCTL_SGONAK_Msk                  (0x1UL &lt;&lt; DCTL_SGONAK_Pos)               </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="preprocessor">#define DCTL_SGONAK                      DCTL_SGONAK_Msk                          </span><span class="comment">// Set global OUT NAK</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="preprocessor">#define DCTL_CGONAK_Pos                  (10U)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="preprocessor">#define DCTL_CGONAK_Msk                  (0x1UL &lt;&lt; DCTL_CGONAK_Pos)               </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="preprocessor">#define DCTL_CGONAK                      DCTL_CGONAK_Msk                          </span><span class="comment">// Clear global OUT NAK</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#define DCTL_POPRGDNE_Pos                (11U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="preprocessor">#define DCTL_POPRGDNE_Msk                (0x1UL &lt;&lt; DCTL_POPRGDNE_Pos)             </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="preprocessor">#define DCTL_POPRGDNE                    DCTL_POPRGDNE_Msk                        </span><span class="comment">// Power-on programming done</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">/********************  Bit definition for HFIR register  ********************/</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="preprocessor">#define HFIR_FRIVL_Pos                   (0U)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define HFIR_FRIVL_Msk                   (0xFFFFUL &lt;&lt; HFIR_FRIVL_Pos)             </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="preprocessor">#define HFIR_FRIVL                       HFIR_FRIVL_Msk                           </span><span class="comment">// Frame interval</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="preprocessor">#define HFIR_RELOAD_CTRL_Pos             (16U)                                    </span><span class="comment">// available since v2.92a</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#define HFIR_RELOAD_CTRL_Msk             (0x1UL &lt;&lt; HFIR_RELOAD_CTRL_Pos)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="preprocessor">#define HFIR_RELOAD_CTRL                  HFIR_RELOAD_CTRL_Msk</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">/********************  Bit definition for HFNUM register  ********************/</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define HFNUM_FRNUM_Pos                  (0U)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#define HFNUM_FRNUM_Msk                  (0xFFFFUL &lt;&lt; HFNUM_FRNUM_Pos)            </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define HFNUM_FRNUM                      HFNUM_FRNUM_Msk                          </span><span class="comment">// Frame number</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define HFNUM_FTREM_Pos                  (16U)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define HFNUM_FTREM_Msk                  (0xFFFFUL &lt;&lt; HFNUM_FTREM_Pos)            </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define HFNUM_FTREM                      HFNUM_FTREM_Msk                          </span><span class="comment">// Frame time remaining</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span> </div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">/********************  Bit definition for DSTS register  ********************/</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define DSTS_SUSPSTS_Pos                 (0U)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define DSTS_SUSPSTS_Msk                 (0x1UL &lt;&lt; DSTS_SUSPSTS_Pos)              </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define DSTS_SUSPSTS                     DSTS_SUSPSTS_Msk                         </span><span class="comment">// Suspend status</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define DSTS_ENUMSPD_Pos                 (1U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define DSTS_ENUMSPD_Msk                 (0x3UL &lt;&lt; DSTS_ENUMSPD_Pos)              </span><span class="comment">// 0x00000006</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define DSTS_ENUMSPD                     DSTS_ENUMSPD_Msk                         </span><span class="comment">// Enumerated speed</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define DSTS_ENUMSPD_HS                  0    </span><span class="comment">// Highspeed</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define DSTS_ENUMSPD_FS_HSPHY            1    </span><span class="comment">// Fullspeed on HS PHY</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define DSTS_ENUMSPD_LS                  2    </span><span class="comment">// Lowspeed</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define DSTS_ENUMSPD_FS                  3    </span><span class="comment">// Fullspeed on FS PHY</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span> </div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define DSTS_EERR_Pos                    (3U)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define DSTS_EERR_Msk                    (0x1UL &lt;&lt; DSTS_EERR_Pos)                 </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="preprocessor">#define DSTS_EERR                        DSTS_EERR_Msk                            </span><span class="comment">// Erratic error</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define DSTS_FNSOF_Pos                   (8U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#define DSTS_FNSOF_Msk                   (0x3FFFUL &lt;&lt; DSTS_FNSOF_Pos)             </span><span class="comment">// 0x003FFF00</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define DSTS_FNSOF                       DSTS_FNSOF_Msk                           </span><span class="comment">// Frame number of the received SOF</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span> </div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">/********************  Bit definition for GAHBCFG register  ********************/</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define GAHBCFG_GINT_Pos                 (0U)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define GAHBCFG_GINT_Msk                 (0x1UL &lt;&lt; GAHBCFG_GINT_Pos)              </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define GAHBCFG_GINT                     GAHBCFG_GINT_Msk                         </span><span class="comment">// Global interrupt mask</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_Pos              (1U)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_Msk              (0xFUL &lt;&lt; GAHBCFG_HBSTLEN_Pos)           </span><span class="comment">// 0x0000001E</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define GAHBCFG_HBSTLEN                  GAHBCFG_HBSTLEN_Msk                      </span><span class="comment">// Burst length/type</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_0                (0x0UL &lt;&lt; GAHBCFG_HBSTLEN_Pos)           </span><span class="comment">// Single</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_1                (0x1UL &lt;&lt; GAHBCFG_HBSTLEN_Pos)           </span><span class="comment">// INCR</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_2                (0x3UL &lt;&lt; GAHBCFG_HBSTLEN_Pos)           </span><span class="comment">// INCR4</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_3                (0x5UL &lt;&lt; GAHBCFG_HBSTLEN_Pos)           </span><span class="comment">// INCR8</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">#define GAHBCFG_HBSTLEN_4                (0x7UL &lt;&lt; GAHBCFG_HBSTLEN_Pos)           </span><span class="comment">// INCR16</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define GAHBCFG_DMAEN_Pos                (5U)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#define GAHBCFG_DMAEN_Msk                (0x1UL &lt;&lt; GAHBCFG_DMAEN_Pos)             </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define GAHBCFG_DMAEN                    GAHBCFG_DMAEN_Msk                        </span><span class="comment">// DMA enable</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define GAHBCFG_TX_FIFO_EPMTY_LVL_Pos    (7U)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define GAHBCFG_TX_FIFO_EPMTY_LVL_Msk    (0x1UL &lt;&lt; GAHBCFG_TX_FIFO_EPMTY_LVL_Pos) </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="preprocessor">#define GAHBCFG_TX_FIFO_EPMTY_LVL        GAHBCFG_TX_FIFO_EPMTY_LVL_Msk            </span><span class="comment">// TxFIFO empty level</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="preprocessor">#define GAHBCFG_PTX_FIFO_EPMTY_LVL_Pos   (8U)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define GAHBCFG_PTX_FIFO_EPMTY_LVL_Msk   (0x1UL &lt;&lt; GAHBCFG_PTX_FIFO_EPMTY_LVL_Pos) </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define GAHBCFG_PTX_FIFO_EPMTY_LVL       GAHBCFG_PTX_FIFO_EPMTY_LVL_Msk            </span><span class="comment">// Periodic TxFIFO empty level</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/********************  Bit definition for GUSBCFG register  ********************/</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#define GUSBCFG_TOCAL_Pos                (0U)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define GUSBCFG_TOCAL_Msk                (0x7UL &lt;&lt; GUSBCFG_TOCAL_Pos)             </span><span class="comment">// 0x00000007</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">#define GUSBCFG_TOCAL                    GUSBCFG_TOCAL_Msk                        </span><span class="comment">// HS/FS timeout calibration</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define GUSBCFG_PHYIF16_Pos              (3U)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define GUSBCFG_PHYIF16_Msk              (0x1UL &lt;&lt; GUSBCFG_PHYIF16_Pos)           </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define GUSBCFG_PHYIF16                  GUSBCFG_PHYIF16_Msk                      </span><span class="comment">// PHY Interface (PHYIf)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define GUSBCFG_ULPI_UTMI_SEL_Pos        (4U)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define GUSBCFG_ULPI_UTMI_SEL_Msk        (0x1UL &lt;&lt; GUSBCFG_ULPI_UTMI_SEL_Pos)     </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="preprocessor">#define GUSBCFG_ULPI_UTMI_SEL            GUSBCFG_ULPI_UTMI_SEL_Msk                </span><span class="comment">// ULPI or UTMI+ Select (ULPI_UTMI_Sel)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define GUSBCFG_PHYSEL_Pos               (6U)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define GUSBCFG_PHYSEL_Msk               (0x1UL &lt;&lt; GUSBCFG_PHYSEL_Pos)            </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define GUSBCFG_PHYSEL                   GUSBCFG_PHYSEL_Msk                       </span><span class="comment">// USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define GUSBCFG_DDRSEL                   TU_BIT(7)                                </span><span class="comment">// Single Data Rate (SDR) or Double Data Rate (DDR) or ULPI interface.</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define GUSBCFG_SRPCAP_Pos               (8U)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define GUSBCFG_SRPCAP_Msk               (0x1UL &lt;&lt; GUSBCFG_SRPCAP_Pos)            </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#define GUSBCFG_SRPCAP                   GUSBCFG_SRPCAP_Msk                       </span><span class="comment">// SRP-capable</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define GUSBCFG_HNPCAP_Pos               (9U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define GUSBCFG_HNPCAP_Msk               (0x1UL &lt;&lt; GUSBCFG_HNPCAP_Pos)            </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="preprocessor">#define GUSBCFG_HNPCAP                   GUSBCFG_HNPCAP_Msk                       </span><span class="comment">// HNP-capable</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="preprocessor">#define GUSBCFG_TRDT_Pos                 (10U)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define GUSBCFG_TRDT_Msk                 (0xFUL &lt;&lt; GUSBCFG_TRDT_Pos)              </span><span class="comment">// 0x00003C00</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define GUSBCFG_TRDT                     GUSBCFG_TRDT_Msk                         </span><span class="comment">// USB turnaround time</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="preprocessor">#define GUSBCFG_PHYLPCS_Pos              (15U)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define GUSBCFG_PHYLPCS_Msk              (0x1UL &lt;&lt; GUSBCFG_PHYLPCS_Pos)           </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define GUSBCFG_PHYLPCS                  GUSBCFG_PHYLPCS_Msk                      </span><span class="comment">// PHY Low-power clock select</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#define GUSBCFG_ULPIFSLS_Pos             (17U)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#define GUSBCFG_ULPIFSLS_Msk             (0x1UL &lt;&lt; GUSBCFG_ULPIFSLS_Pos)          </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define GUSBCFG_ULPIFSLS                 GUSBCFG_ULPIFSLS_Msk                     </span><span class="comment">// ULPI FS/LS select</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#define GUSBCFG_ULPIAR_Pos               (18U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define GUSBCFG_ULPIAR_Msk               (0x1UL &lt;&lt; GUSBCFG_ULPIAR_Pos)            </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define GUSBCFG_ULPIAR                   GUSBCFG_ULPIAR_Msk                       </span><span class="comment">// ULPI Auto-resume</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define GUSBCFG_ULPICSM_Pos              (19U)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define GUSBCFG_ULPICSM_Msk              (0x1UL &lt;&lt; GUSBCFG_ULPICSM_Pos)           </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define GUSBCFG_ULPICSM                  GUSBCFG_ULPICSM_Msk                      </span><span class="comment">// ULPI Clock SuspendM</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define GUSBCFG_ULPIEVBUSD_Pos           (20U)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define GUSBCFG_ULPIEVBUSD_Msk           (0x1UL &lt;&lt; GUSBCFG_ULPIEVBUSD_Pos)        </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define GUSBCFG_ULPIEVBUSD               GUSBCFG_ULPIEVBUSD_Msk                   </span><span class="comment">// ULPI External VBUS Drive</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define GUSBCFG_ULPIEVBUSI_Pos           (21U)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#define GUSBCFG_ULPIEVBUSI_Msk           (0x1UL &lt;&lt; GUSBCFG_ULPIEVBUSI_Pos)        </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define GUSBCFG_ULPIEVBUSI               GUSBCFG_ULPIEVBUSI_Msk                   </span><span class="comment">// ULPI external VBUS indicator</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define GUSBCFG_TSDPS_Pos                (22U)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define GUSBCFG_TSDPS_Msk                (0x1UL &lt;&lt; GUSBCFG_TSDPS_Pos)             </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define GUSBCFG_TSDPS                    GUSBCFG_TSDPS_Msk                        </span><span class="comment">// TermSel DLine pulsing selection</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define GUSBCFG_PCCI_Pos                 (23U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define GUSBCFG_PCCI_Msk                 (0x1UL &lt;&lt; GUSBCFG_PCCI_Pos)              </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define GUSBCFG_PCCI                     GUSBCFG_PCCI_Msk                         </span><span class="comment">// Indicator complement</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define GUSBCFG_PTCI_Pos                 (24U)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define GUSBCFG_PTCI_Msk                 (0x1UL &lt;&lt; GUSBCFG_PTCI_Pos)              </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define GUSBCFG_PTCI                     GUSBCFG_PTCI_Msk                         </span><span class="comment">// Indicator pass through</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define GUSBCFG_ULPIIPD_Pos              (25U)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#define GUSBCFG_ULPIIPD_Msk              (0x1UL &lt;&lt; GUSBCFG_ULPIIPD_Pos)           </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#define GUSBCFG_ULPIIPD                  GUSBCFG_ULPIIPD_Msk                      </span><span class="comment">// ULPI interface protect disable</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define GUSBCFG_FHMOD_Pos                (29U)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define GUSBCFG_FHMOD_Msk                (0x1UL &lt;&lt; GUSBCFG_FHMOD_Pos)             </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="preprocessor">#define GUSBCFG_FHMOD                    GUSBCFG_FHMOD_Msk                        </span><span class="comment">// Forced host mode</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define GUSBCFG_FDMOD_Pos                (30U)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define GUSBCFG_FDMOD_Msk                (0x1UL &lt;&lt; GUSBCFG_FDMOD_Pos)             </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define GUSBCFG_FDMOD                    GUSBCFG_FDMOD_Msk                        </span><span class="comment">// Forced peripheral mode</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="preprocessor">#define GUSBCFG_CTXPKT_Pos               (31U)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define GUSBCFG_CTXPKT_Msk               (0x1UL &lt;&lt; GUSBCFG_CTXPKT_Pos)            </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define GUSBCFG_CTXPKT                   GUSBCFG_CTXPKT_Msk                       </span><span class="comment">// Corrupt Tx packet</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span> </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">/********************  Bit definition for GRSTCTL register  ********************/</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define GRSTCTL_CSRST_Pos                (0U)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="preprocessor">#define GRSTCTL_CSRST_Msk                (0x1UL &lt;&lt; GRSTCTL_CSRST_Pos)             </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define GRSTCTL_CSRST                    GRSTCTL_CSRST_Msk                        </span><span class="comment">// Core soft reset</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define GRSTCTL_HSRST_Pos                (1U)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="preprocessor">#define GRSTCTL_HSRST_Msk                (0x1UL &lt;&lt; GRSTCTL_HSRST_Pos)             </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="preprocessor">#define GRSTCTL_HSRST                    GRSTCTL_HSRST_Msk                        </span><span class="comment">// HCLK soft reset</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#define GRSTCTL_FCRST_Pos                (2U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#define GRSTCTL_FCRST_Msk                (0x1UL &lt;&lt; GRSTCTL_FCRST_Pos)             </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="preprocessor">#define GRSTCTL_FCRST                    GRSTCTL_FCRST_Msk                        </span><span class="comment">// Host frame counter reset</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define GRSTCTL_RXFFLSH_Pos              (4U)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#define GRSTCTL_RXFFLSH_Msk              (0x1UL &lt;&lt; GRSTCTL_RXFFLSH_Pos)           </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="preprocessor">#define GRSTCTL_RXFFLSH                  GRSTCTL_RXFFLSH_Msk                      </span><span class="comment">// RxFIFO flush</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define GRSTCTL_TXFFLSH_Pos              (5U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#define GRSTCTL_TXFFLSH_Msk              (0x1UL &lt;&lt; GRSTCTL_TXFFLSH_Pos)           </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="preprocessor">#define GRSTCTL_TXFFLSH                  GRSTCTL_TXFFLSH_Msk                      </span><span class="comment">// TxFIFO flush</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="preprocessor">#define GRSTCTL_TXFNUM_Pos               (6U)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="preprocessor">#define GRSTCTL_TXFNUM_Msk               (0x1FUL &lt;&lt; GRSTCTL_TXFNUM_Pos)           </span><span class="comment">// 0x000007C0</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define GRSTCTL_TXFNUM                   GRSTCTL_TXFNUM_Msk                       </span><span class="comment">// TxFIFO number</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="preprocessor">#define GRSTCTL_TXFNUM_0                 (0x01UL &lt;&lt; GRSTCTL_TXFNUM_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="preprocessor">#define GRSTCTL_TXFNUM_1                 (0x02UL &lt;&lt; GRSTCTL_TXFNUM_Pos)           </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="preprocessor">#define GRSTCTL_TXFNUM_2                 (0x04UL &lt;&lt; GRSTCTL_TXFNUM_Pos)           </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="preprocessor">#define GRSTCTL_TXFNUM_3                 (0x08UL &lt;&lt; GRSTCTL_TXFNUM_Pos)           </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define GRSTCTL_TXFNUM_4                 (0x10UL &lt;&lt; GRSTCTL_TXFNUM_Pos)           </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="preprocessor">#define GRSTCTL_CSRST_DONE_Pos           (29)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#define GRSTCTL_CSRST_DONE               (1u &lt;&lt; GRSTCTL_CSRST_DONE_Pos)         </span><span class="comment">// Reset Done, only available from v4.20a</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="preprocessor">#define GRSTCTL_DMAREQ_Pos               (30U)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="preprocessor">#define GRSTCTL_DMAREQ_Msk               (0x1UL &lt;&lt; GRSTCTL_DMAREQ_Pos)            </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="preprocessor">#define GRSTCTL_DMAREQ                   GRSTCTL_DMAREQ_Msk                       </span><span class="comment">// DMA request signal</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#define GRSTCTL_AHBIDL_Pos               (31U)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="preprocessor">#define GRSTCTL_AHBIDL_Msk               (0x1UL &lt;&lt; GRSTCTL_AHBIDL_Pos)            </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define GRSTCTL_AHBIDL                   GRSTCTL_AHBIDL_Msk                       </span><span class="comment">// AHB master idle</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span> </div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">/********************  Bit definition for DIEPMSK register  ********************/</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define DIEPMSK_XFRCM_Pos                (0U)</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#define DIEPMSK_XFRCM_Msk                (0x1UL &lt;&lt; DIEPMSK_XFRCM_Pos)             </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define DIEPMSK_XFRCM                    DIEPMSK_XFRCM_Msk                        </span><span class="comment">// Transfer completed interrupt mask</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define DIEPMSK_EPDM_Pos                 (1U)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define DIEPMSK_EPDM_Msk                 (0x1UL &lt;&lt; DIEPMSK_EPDM_Pos)              </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define DIEPMSK_EPDM                     DIEPMSK_EPDM_Msk                         </span><span class="comment">// Endpoint disabled interrupt mask</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define DIEPMSK_TOM_Pos                  (3U)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define DIEPMSK_TOM_Msk                  (0x1UL &lt;&lt; DIEPMSK_TOM_Pos)               </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">#define DIEPMSK_TOM                      DIEPMSK_TOM_Msk                          </span><span class="comment">// Timeout condition mask (nonisochronous endpoints)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#define DIEPMSK_ITTXFEMSK_Pos            (4U)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">#define DIEPMSK_ITTXFEMSK_Msk            (0x1UL &lt;&lt; DIEPMSK_ITTXFEMSK_Pos)         </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define DIEPMSK_ITTXFEMSK                DIEPMSK_ITTXFEMSK_Msk                    </span><span class="comment">// IN token received when TxFIFO empty mask</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define DIEPMSK_INEPNMM_Pos              (5U)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define DIEPMSK_INEPNMM_Msk              (0x1UL &lt;&lt; DIEPMSK_INEPNMM_Pos)           </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">#define DIEPMSK_INEPNMM                  DIEPMSK_INEPNMM_Msk                      </span><span class="comment">// IN token received with EP mismatch mask</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define DIEPMSK_INEPNEM_Pos              (6U)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define DIEPMSK_INEPNEM_Msk              (0x1UL &lt;&lt; DIEPMSK_INEPNEM_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="preprocessor">#define DIEPMSK_INEPNEM                  DIEPMSK_INEPNEM_Msk                      </span><span class="comment">// IN endpoint NAK effective mask</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="preprocessor">#define DIEPMSK_TXFURM_Pos               (8U)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define DIEPMSK_TXFURM_Msk               (0x1UL &lt;&lt; DIEPMSK_TXFURM_Pos)            </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define DIEPMSK_TXFURM                   DIEPMSK_TXFURM_Msk                       </span><span class="comment">// FIFO underrun mask</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define DIEPMSK_BIM_Pos                  (9U)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define DIEPMSK_BIM_Msk                  (0x1UL &lt;&lt; DIEPMSK_BIM_Pos)               </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define DIEPMSK_BIM                      DIEPMSK_BIM_Msk                          </span><span class="comment">// BNA interrupt mask</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">/********************  Bit definition for HPTXSTS register  ********************/</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define HPTXSTS_PTXFSAVL_Pos             (0U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define HPTXSTS_PTXFSAVL_Msk             (0xFFFFUL &lt;&lt; HPTXSTS_PTXFSAVL_Pos)       </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#define HPTXSTS_PTXFSAVL                 HPTXSTS_PTXFSAVL_Msk                     </span><span class="comment">// Periodic transmit data FIFO space available</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_Pos              (16U)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_Msk              (0xFFUL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00FF0000</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#define HPTXSTS_PTXQSAV                  HPTXSTS_PTXQSAV_Msk                      </span><span class="comment">// Periodic transmit request queue space available</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_0                (0x01UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_1                (0x02UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_2                (0x04UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_3                (0x08UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_4                (0x10UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_5                (0x20UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_6                (0x40UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="preprocessor">#define HPTXSTS_PTXQSAV_7                (0x80UL &lt;&lt; HPTXSTS_PTXQSAV_Pos)          </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span> </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_Pos              (24U)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_Msk              (0xFFUL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0xFF000000</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="preprocessor">#define HPTXSTS_PTXQTOP                  HPTXSTS_PTXQTOP_Msk                      </span><span class="comment">// Top of the periodic transmit request queue</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_0                (0x01UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_1                (0x02UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_2                (0x04UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_3                (0x08UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_4                (0x10UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_5                (0x20UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_6                (0x40UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define HPTXSTS_PTXQTOP_7                (0x80UL &lt;&lt; HPTXSTS_PTXQTOP_Pos)          </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span> </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">/********************  Bit definition for HAINT register  ********************/</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define HAINT_HAINT_Pos                  (0U)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="preprocessor">#define HAINT_HAINT_Msk                  (0xFFFFUL &lt;&lt; HAINT_HAINT_Pos)            </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="preprocessor">#define HAINT_HAINT                      HAINT_HAINT_Msk                          </span><span class="comment">// Channel interrupts</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span> </div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">/********************  Bit definition for DOEPMSK register  ********************/</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#define DOEPMSK_XFRCM_Pos                (0U)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="preprocessor">#define DOEPMSK_XFRCM_Msk                (0x1UL &lt;&lt; DOEPMSK_XFRCM_Pos)             </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="preprocessor">#define DOEPMSK_XFRCM                    DOEPMSK_XFRCM_Msk                        </span><span class="comment">// Transfer completed interrupt mask</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define DOEPMSK_EPDM_Pos                 (1U)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">#define DOEPMSK_EPDM_Msk                 (0x1UL &lt;&lt; DOEPMSK_EPDM_Pos)              </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">#define DOEPMSK_EPDM                     DOEPMSK_EPDM_Msk                         </span><span class="comment">// Endpoint disabled interrupt mask</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="preprocessor">#define DOEPMSK_AHBERRM_Pos              (2U)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="preprocessor">#define DOEPMSK_AHBERRM_Msk              (0x1UL &lt;&lt; DOEPMSK_AHBERRM_Pos)           </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="preprocessor">#define DOEPMSK_AHBERRM                  DOEPMSK_AHBERRM_Msk                      </span><span class="comment">// OUT transaction AHB Error interrupt mask</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="preprocessor">#define DOEPMSK_STUPM_Pos                (3U)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="preprocessor">#define DOEPMSK_STUPM_Msk                (0x1UL &lt;&lt; DOEPMSK_STUPM_Pos)             </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define DOEPMSK_STUPM                    DOEPMSK_STUPM_Msk                        </span><span class="comment">// SETUP phase done mask</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#define DOEPMSK_OTEPDM_Pos               (4U)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define DOEPMSK_OTEPDM_Msk               (0x1UL &lt;&lt; DOEPMSK_OTEPDM_Pos)            </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define DOEPMSK_OTEPDM                   DOEPMSK_OTEPDM_Msk                       </span><span class="comment">// OUT token received when endpoint disabled mask</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define DOEPMSK_OTEPSPRM_Pos             (5U)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define DOEPMSK_OTEPSPRM_Msk             (0x1UL &lt;&lt; DOEPMSK_OTEPSPRM_Pos)          </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define DOEPMSK_OTEPSPRM                 DOEPMSK_OTEPSPRM_Msk                     </span><span class="comment">// Status Phase Received mask</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#define DOEPMSK_B2BSTUP_Pos              (6U)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define DOEPMSK_B2BSTUP_Msk              (0x1UL &lt;&lt; DOEPMSK_B2BSTUP_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define DOEPMSK_B2BSTUP                  DOEPMSK_B2BSTUP_Msk                      </span><span class="comment">// Back-to-back SETUP packets received mask</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define DOEPMSK_OPEM_Pos                 (8U)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="preprocessor">#define DOEPMSK_OPEM_Msk                 (0x1UL &lt;&lt; DOEPMSK_OPEM_Pos)              </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define DOEPMSK_OPEM                     DOEPMSK_OPEM_Msk                         </span><span class="comment">// OUT packet error mask</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define DOEPMSK_BOIM_Pos                 (9U)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define DOEPMSK_BOIM_Msk                 (0x1UL &lt;&lt; DOEPMSK_BOIM_Pos)              </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#define DOEPMSK_BOIM                     DOEPMSK_BOIM_Msk                         </span><span class="comment">// BNA interrupt mask</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="preprocessor">#define DOEPMSK_BERRM_Pos                (12U)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="preprocessor">#define DOEPMSK_BERRM_Msk                (0x1UL &lt;&lt; DOEPMSK_BERRM_Pos)             </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define DOEPMSK_BERRM                    DOEPMSK_BERRM_Msk                        </span><span class="comment">// Babble error interrupt mask</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="preprocessor">#define DOEPMSK_NAKM_Pos                 (13U)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="preprocessor">#define DOEPMSK_NAKM_Msk                 (0x1UL &lt;&lt; DOEPMSK_NAKM_Pos)              </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="preprocessor">#define DOEPMSK_NAKM                     DOEPMSK_NAKM_Msk                         </span><span class="comment">// OUT Packet NAK interrupt mask</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="preprocessor">#define DOEPMSK_NYETM_Pos                (14U)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="preprocessor">#define DOEPMSK_NYETM_Msk                (0x1UL &lt;&lt; DOEPMSK_NYETM_Pos)             </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="preprocessor">#define DOEPMSK_NYETM                    DOEPMSK_NYETM_Msk                        </span><span class="comment">// NYET interrupt mask</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">/********************  Bit definition for GINTSTS register  ********************/</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="preprocessor">#define GINTSTS_CMOD_Pos                 (0U)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="preprocessor">#define GINTSTS_CMOD_Msk                 (0x1UL &lt;&lt; GINTSTS_CMOD_Pos)              </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#define GINTSTS_CMOD                     GINTSTS_CMOD_Msk                         </span><span class="comment">// Current mode of operation</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="preprocessor">#define GINTSTS_MMIS_Pos                 (1U)</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="preprocessor">#define GINTSTS_MMIS_Msk                 (0x1UL &lt;&lt; GINTSTS_MMIS_Pos)              </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="preprocessor">#define GINTSTS_MMIS                     GINTSTS_MMIS_Msk                         </span><span class="comment">// Mode mismatch interrupt</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="preprocessor">#define GINTSTS_OTGINT_Pos               (2U)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">#define GINTSTS_OTGINT_Msk               (0x1UL &lt;&lt; GINTSTS_OTGINT_Pos)            </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="preprocessor">#define GINTSTS_OTGINT                   GINTSTS_OTGINT_Msk                       </span><span class="comment">// OTG interrupt</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="preprocessor">#define GINTSTS_SOF_Pos                  (3U)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="preprocessor">#define GINTSTS_SOF_Msk                  (0x1UL &lt;&lt; GINTSTS_SOF_Pos)               </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="preprocessor">#define GINTSTS_SOF                      GINTSTS_SOF_Msk                          </span><span class="comment">// Start of frame</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="preprocessor">#define GINTSTS_RXFLVL_Pos               (4U)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="preprocessor">#define GINTSTS_RXFLVL_Msk               (0x1UL &lt;&lt; GINTSTS_RXFLVL_Pos)            </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="preprocessor">#define GINTSTS_RXFLVL                   GINTSTS_RXFLVL_Msk                       </span><span class="comment">// RxFIFO nonempty</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define GINTSTS_NPTX_FIFO_EMPTY_Pos      (5U)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#define GINTSTS_NPTX_FIFO_EMPTY_Msk      (0x1UL &lt;&lt; GINTSTS_NPTX_FIFO_EMPTY_Pos)   </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define GINTSTS_NPTX_FIFO_EMPTY          GINTSTS_NPTX_FIFO_EMPTY_Msk              </span><span class="comment">// Nonperiodic TxFIFO empty</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define GINTSTS_GINAKEFF_Pos             (6U)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define GINTSTS_GINAKEFF_Msk             (0x1UL &lt;&lt; GINTSTS_GINAKEFF_Pos)          </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define GINTSTS_GINAKEFF                 GINTSTS_GINAKEFF_Msk                     </span><span class="comment">// Global IN nonperiodic NAK effective</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define GINTSTS_BOUTNAKEFF_Pos           (7U)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define GINTSTS_BOUTNAKEFF_Msk           (0x1UL &lt;&lt; GINTSTS_BOUTNAKEFF_Pos)        </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define GINTSTS_BOUTNAKEFF               GINTSTS_BOUTNAKEFF_Msk                   </span><span class="comment">// Global OUT NAK effective</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="preprocessor">#define GINTSTS_ESUSP_Pos                (10U)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="preprocessor">#define GINTSTS_ESUSP_Msk                (0x1UL &lt;&lt; GINTSTS_ESUSP_Pos)             </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="preprocessor">#define GINTSTS_ESUSP                    GINTSTS_ESUSP_Msk                        </span><span class="comment">// Early suspend</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="preprocessor">#define GINTSTS_USBSUSP_Pos              (11U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="preprocessor">#define GINTSTS_USBSUSP_Msk              (0x1UL &lt;&lt; GINTSTS_USBSUSP_Pos)           </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="preprocessor">#define GINTSTS_USBSUSP                  GINTSTS_USBSUSP_Msk                      </span><span class="comment">// USB suspend</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#define GINTSTS_USBRST_Pos               (12U)</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="preprocessor">#define GINTSTS_USBRST_Msk               (0x1UL &lt;&lt; GINTSTS_USBRST_Pos)            </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#define GINTSTS_USBRST                   GINTSTS_USBRST_Msk                       </span><span class="comment">// USB reset</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define GINTSTS_ENUMDNE_Pos              (13U)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="preprocessor">#define GINTSTS_ENUMDNE_Msk              (0x1UL &lt;&lt; GINTSTS_ENUMDNE_Pos)           </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="preprocessor">#define GINTSTS_ENUMDNE                  GINTSTS_ENUMDNE_Msk                      </span><span class="comment">// Enumeration done</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span><span class="preprocessor">#define GINTSTS_ISOODRP_Pos              (14U)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span><span class="preprocessor">#define GINTSTS_ISOODRP_Msk              (0x1UL &lt;&lt; GINTSTS_ISOODRP_Pos)           </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span><span class="preprocessor">#define GINTSTS_ISOODRP                  GINTSTS_ISOODRP_Msk                      </span><span class="comment">// Isochronous OUT packet dropped interrupt</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span><span class="preprocessor">#define GINTSTS_EOPF_Pos                 (15U)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span><span class="preprocessor">#define GINTSTS_EOPF_Msk                 (0x1UL &lt;&lt; GINTSTS_EOPF_Pos)              </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define GINTSTS_EOPF                     GINTSTS_EOPF_Msk                         </span><span class="comment">// End of periodic frame interrupt</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#define GINTSTS_IEPINT_Pos               (18U)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define GINTSTS_IEPINT_Msk               (0x1UL &lt;&lt; GINTSTS_IEPINT_Pos)            </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#define GINTSTS_IEPINT                   GINTSTS_IEPINT_Msk                       </span><span class="comment">// IN endpoint interrupt</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="preprocessor">#define GINTSTS_OEPINT_Pos               (19U)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#define GINTSTS_OEPINT_Msk               (0x1UL &lt;&lt; GINTSTS_OEPINT_Pos)            </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="preprocessor">#define GINTSTS_OEPINT                   GINTSTS_OEPINT_Msk                       </span><span class="comment">// OUT endpoint interrupt</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="preprocessor">#define GINTSTS_IISOIXFR_Pos             (20U)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define GINTSTS_IISOIXFR_Msk             (0x1UL &lt;&lt; GINTSTS_IISOIXFR_Pos)          </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span><span class="preprocessor">#define GINTSTS_IISOIXFR                 GINTSTS_IISOIXFR_Msk                     </span><span class="comment">// Incomplete isochronous IN transfer</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="preprocessor">#define GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="preprocessor">#define GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1UL &lt;&lt; GINTSTS_PXFR_INCOMPISOOUT_Pos) </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="preprocessor">#define GINTSTS_PXFR_INCOMPISOOUT        GINTSTS_PXFR_INCOMPISOOUT_Msk            </span><span class="comment">// Incomplete periodic transfer</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="preprocessor">#define GINTSTS_DATAFSUSP_Pos            (22U)</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="preprocessor">#define GINTSTS_DATAFSUSP_Msk            (0x1UL &lt;&lt; GINTSTS_DATAFSUSP_Pos)         </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="preprocessor">#define GINTSTS_DATAFSUSP                GINTSTS_DATAFSUSP_Msk                    </span><span class="comment">// Data fetch suspended</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define GINTSTS_RSTDET_Pos               (23U)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="preprocessor">#define GINTSTS_RSTDET_Msk               (0x1UL &lt;&lt; GINTSTS_RSTDET_Pos)            </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="preprocessor">#define GINTSTS_RSTDET                   GINTSTS_RSTDET_Msk                       </span><span class="comment">// Reset detected interrupt</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="preprocessor">#define GINTSTS_HPRTINT_Pos              (24U)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="preprocessor">#define GINTSTS_HPRTINT_Msk              (0x1UL &lt;&lt; GINTSTS_HPRTINT_Pos)           </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="preprocessor">#define GINTSTS_HPRTINT                  GINTSTS_HPRTINT_Msk                      </span><span class="comment">// Host port interrupt</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="preprocessor">#define GINTSTS_HCINT_Pos                (25U)</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="preprocessor">#define GINTSTS_HCINT_Msk                (0x1UL &lt;&lt; GINTSTS_HCINT_Pos)             </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define GINTSTS_HCINT                    GINTSTS_HCINT_Msk                        </span><span class="comment">// Host channels interrupt</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span><span class="preprocessor">#define GINTSTS_PTX_FIFO_EMPTY_Pos       (26U)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span><span class="preprocessor">#define GINTSTS_PTX_FIFO_EMPTY_Msk       (0x1UL &lt;&lt; GINTSTS_PTX_FIFO_EMPTY_Pos)    </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="preprocessor">#define GINTSTS_PTX_FIFO_EMPTY           GINTSTS_PTX_FIFO_EMPTY_Msk               </span><span class="comment">// Periodic TxFIFO empty</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="preprocessor">#define GINTSTS_LPMINT_Pos               (27U)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="preprocessor">#define GINTSTS_LPMINT_Msk               (0x1UL &lt;&lt; GINTSTS_LPMINT_Pos)            </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="preprocessor">#define GINTSTS_LPMINT                   GINTSTS_LPMINT_Msk                       </span><span class="comment">// LPM interrupt</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define GINTSTS_CONIDSTSCHNG_Pos         (28U)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="preprocessor">#define GINTSTS_CONIDSTSCHNG_Msk         (0x1UL &lt;&lt; GINTSTS_CONIDSTSCHNG_Pos)      </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="preprocessor">#define GINTSTS_CONIDSTSCHNG             GINTSTS_CONIDSTSCHNG_Msk                 </span><span class="comment">// Connector ID status change</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="preprocessor">#define GINTSTS_DISCINT_Pos              (29U)</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="preprocessor">#define GINTSTS_DISCINT_Msk              (0x1UL &lt;&lt; GINTSTS_DISCINT_Pos)           </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#define GINTSTS_DISCINT                  GINTSTS_DISCINT_Msk                      </span><span class="comment">// Disconnect detected interrupt</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span><span class="preprocessor">#define GINTSTS_SRQINT_Pos               (30U)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="preprocessor">#define GINTSTS_SRQINT_Msk               (0x1UL &lt;&lt; GINTSTS_SRQINT_Pos)            </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="preprocessor">#define GINTSTS_SRQINT                   GINTSTS_SRQINT_Msk                       </span><span class="comment">// Session request/new session detected interrupt</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="preprocessor">#define GINTSTS_WKUINT_Pos               (31U)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define GINTSTS_WKUINT_Msk               (0x1UL &lt;&lt; GINTSTS_WKUINT_Pos)            </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="preprocessor">#define GINTSTS_WKUINT                   GINTSTS_WKUINT_Msk                       </span><span class="comment">// Resume/remote wakeup detected interrupt</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">/********************  Bit definition for GINTMSK register  ********************/</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="preprocessor">#define GINTMSK_MMISM_Pos                (1U)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define GINTMSK_MMISM_Msk                (0x1UL &lt;&lt; GINTMSK_MMISM_Pos)             </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="preprocessor">#define GINTMSK_MMISM                    GINTMSK_MMISM_Msk                        </span><span class="comment">// Mode mismatch interrupt mask</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="preprocessor">#define GINTMSK_OTGINT_Pos               (2U)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="preprocessor">#define GINTMSK_OTGINT_Msk               (0x1UL &lt;&lt; GINTMSK_OTGINT_Pos)            </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="preprocessor">#define GINTMSK_OTGINT                   GINTMSK_OTGINT_Msk                       </span><span class="comment">// OTG interrupt mask</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define GINTMSK_SOFM_Pos                 (3U)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="preprocessor">#define GINTMSK_SOFM_Msk                 (0x1UL &lt;&lt; GINTMSK_SOFM_Pos)              </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="preprocessor">#define GINTMSK_SOFM                     GINTMSK_SOFM_Msk                         </span><span class="comment">// Start of frame mask</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define GINTMSK_RXFLVLM_Pos              (4U)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#define GINTMSK_RXFLVLM_Msk              (0x1UL &lt;&lt; GINTMSK_RXFLVLM_Pos)           </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">#define GINTMSK_RXFLVLM                  GINTMSK_RXFLVLM_Msk                      </span><span class="comment">// Receive FIFO nonempty mask</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define GINTMSK_NPTXFEM_Pos              (5U)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#define GINTMSK_NPTXFEM_Msk              (0x1UL &lt;&lt; GINTMSK_NPTXFEM_Pos)           </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define GINTMSK_NPTXFEM                  GINTMSK_NPTXFEM_Msk                      </span><span class="comment">// Nonperiodic TxFIFO empty mask</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="preprocessor">#define GINTMSK_GINAKEFFM_Pos            (6U)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="preprocessor">#define GINTMSK_GINAKEFFM_Msk            (0x1UL &lt;&lt; GINTMSK_GINAKEFFM_Pos)         </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define GINTMSK_GINAKEFFM                GINTMSK_GINAKEFFM_Msk                    </span><span class="comment">// Global nonperiodic IN NAK effective mask</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="preprocessor">#define GINTMSK_GONAKEFFM_Pos            (7U)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="preprocessor">#define GINTMSK_GONAKEFFM_Msk            (0x1UL &lt;&lt; GINTMSK_GONAKEFFM_Pos)         </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define GINTMSK_GONAKEFFM                GINTMSK_GONAKEFFM_Msk                    </span><span class="comment">// Global OUT NAK effective mask</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="preprocessor">#define GINTMSK_ESUSPM_Pos               (10U)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span><span class="preprocessor">#define GINTMSK_ESUSPM_Msk               (0x1UL &lt;&lt; GINTMSK_ESUSPM_Pos)            </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define GINTMSK_ESUSPM                   GINTMSK_ESUSPM_Msk                       </span><span class="comment">// Early suspend mask</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="preprocessor">#define GINTMSK_USBSUSPM_Pos             (11U)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="preprocessor">#define GINTMSK_USBSUSPM_Msk             (0x1UL &lt;&lt; GINTMSK_USBSUSPM_Pos)          </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define GINTMSK_USBSUSPM                 GINTMSK_USBSUSPM_Msk                     </span><span class="comment">// USB suspend mask</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="preprocessor">#define GINTMSK_USBRST_Pos               (12U)</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="preprocessor">#define GINTMSK_USBRST_Msk               (0x1UL &lt;&lt; GINTMSK_USBRST_Pos)            </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define GINTMSK_USBRST                   GINTMSK_USBRST_Msk                       </span><span class="comment">// USB reset mask</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="preprocessor">#define GINTMSK_ENUMDNEM_Pos             (13U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="preprocessor">#define GINTMSK_ENUMDNEM_Msk             (0x1UL &lt;&lt; GINTMSK_ENUMDNEM_Pos)          </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span><span class="preprocessor">#define GINTMSK_ENUMDNEM                 GINTMSK_ENUMDNEM_Msk                     </span><span class="comment">// Enumeration done mask</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="preprocessor">#define GINTMSK_ISOODRPM_Pos             (14U)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define GINTMSK_ISOODRPM_Msk             (0x1UL &lt;&lt; GINTMSK_ISOODRPM_Pos)          </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="preprocessor">#define GINTMSK_ISOODRPM                 GINTMSK_ISOODRPM_Msk                     </span><span class="comment">// Isochronous OUT packet dropped interrupt mask</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="preprocessor">#define GINTMSK_EOPFM_Pos                (15U)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#define GINTMSK_EOPFM_Msk                (0x1UL &lt;&lt; GINTMSK_EOPFM_Pos)             </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="preprocessor">#define GINTMSK_EOPFM                    GINTMSK_EOPFM_Msk                        </span><span class="comment">// End of periodic frame interrupt mask</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="preprocessor">#define GINTMSK_EPMISM_Pos               (17U)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="preprocessor">#define GINTMSK_EPMISM_Msk               (0x1UL &lt;&lt; GINTMSK_EPMISM_Pos)            </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="preprocessor">#define GINTMSK_EPMISM                   GINTMSK_EPMISM_Msk                       </span><span class="comment">// Endpoint mismatch interrupt mask</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="preprocessor">#define GINTMSK_IEPINT_Pos               (18U)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="preprocessor">#define GINTMSK_IEPINT_Msk               (0x1UL &lt;&lt; GINTMSK_IEPINT_Pos)            </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="preprocessor">#define GINTMSK_IEPINT                   GINTMSK_IEPINT_Msk                       </span><span class="comment">// IN endpoints interrupt mask</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define GINTMSK_OEPINT_Pos               (19U)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="preprocessor">#define GINTMSK_OEPINT_Msk               (0x1UL &lt;&lt; GINTMSK_OEPINT_Pos)            </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="preprocessor">#define GINTMSK_OEPINT                   GINTMSK_OEPINT_Msk                       </span><span class="comment">// OUT endpoints interrupt mask</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="preprocessor">#define GINTMSK_IISOIXFRM_Pos            (20U)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="preprocessor">#define GINTMSK_IISOIXFRM_Msk            (0x1UL &lt;&lt; GINTMSK_IISOIXFRM_Pos)         </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="preprocessor">#define GINTMSK_IISOIXFRM                GINTMSK_IISOIXFRM_Msk                    </span><span class="comment">// Incomplete isochronous IN transfer mask</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="preprocessor">#define GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1UL &lt;&lt; GINTMSK_PXFRM_IISOOXFRM_Pos)   </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">#define GINTMSK_PXFRM_IISOOXFRM          GINTMSK_PXFRM_IISOOXFRM_Msk              </span><span class="comment">// Incomplete periodic transfer mask</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">#define GINTMSK_FSUSPM_Pos               (22U)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define GINTMSK_FSUSPM_Msk               (0x1UL &lt;&lt; GINTMSK_FSUSPM_Pos)            </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="preprocessor">#define GINTMSK_FSUSPM                   GINTMSK_FSUSPM_Msk                       </span><span class="comment">// Data fetch suspended mask</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="preprocessor">#define GINTMSK_RSTDEM_Pos               (23U)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="preprocessor">#define GINTMSK_RSTDEM_Msk               (0x1UL &lt;&lt; GINTMSK_RSTDEM_Pos)            </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="preprocessor">#define GINTMSK_RSTDEM                   GINTMSK_RSTDEM_Msk                       </span><span class="comment">// Reset detected interrupt mask</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#define GINTMSK_PRTIM_Pos                (24U)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="preprocessor">#define GINTMSK_PRTIM_Msk                (0x1UL &lt;&lt; GINTMSK_PRTIM_Pos)             </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span><span class="preprocessor">#define GINTMSK_PRTIM                    GINTMSK_PRTIM_Msk                        </span><span class="comment">// Host port interrupt mask</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="preprocessor">#define GINTMSK_HCIM_Pos                 (25U)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="preprocessor">#define GINTMSK_HCIM_Msk                 (0x1UL &lt;&lt; GINTMSK_HCIM_Pos)              </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define GINTMSK_HCIM                     GINTMSK_HCIM_Msk                         </span><span class="comment">// Host channels interrupt mask</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="preprocessor">#define GINTMSK_PTXFEM_Pos               (26U)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="preprocessor">#define GINTMSK_PTXFEM_Msk               (0x1UL &lt;&lt; GINTMSK_PTXFEM_Pos)            </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define GINTMSK_PTXFEM                   GINTMSK_PTXFEM_Msk                       </span><span class="comment">// Periodic TxFIFO empty mask</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="preprocessor">#define GINTMSK_LPMINTM_Pos              (27U)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#define GINTMSK_LPMINTM_Msk              (0x1UL &lt;&lt; GINTMSK_LPMINTM_Pos)           </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="preprocessor">#define GINTMSK_LPMINTM                  GINTMSK_LPMINTM_Msk                      </span><span class="comment">// LPM interrupt Mask</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">#define GINTMSK_CONIDSTSCHNGM_Pos        (28U)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define GINTMSK_CONIDSTSCHNGM_Msk        (0x1UL &lt;&lt; GINTMSK_CONIDSTSCHNGM_Pos)     </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">#define GINTMSK_CONIDSTSCHNGM            GINTMSK_CONIDSTSCHNGM_Msk                </span><span class="comment">// Connector ID status change mask</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="preprocessor">#define GINTMSK_DISCINT_Pos              (29U)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define GINTMSK_DISCINT_Msk              (0x1UL &lt;&lt; GINTMSK_DISCINT_Pos)           </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="preprocessor">#define GINTMSK_DISCINT                  GINTMSK_DISCINT_Msk                      </span><span class="comment">// Disconnect detected interrupt mask</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="preprocessor">#define GINTMSK_SRQIM_Pos                (30U)</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="preprocessor">#define GINTMSK_SRQIM_Msk                (0x1UL &lt;&lt; GINTMSK_SRQIM_Pos)             </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="preprocessor">#define GINTMSK_SRQIM                    GINTMSK_SRQIM_Msk                        </span><span class="comment">// Session request/new session detected interrupt mask</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define GINTMSK_WUIM_Pos                 (31U)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define GINTMSK_WUIM_Msk                 (0x1UL &lt;&lt; GINTMSK_WUIM_Pos)              </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="preprocessor">#define GINTMSK_WUIM                     GINTMSK_WUIM_Msk                         </span><span class="comment">// Resume/remote wakeup detected interrupt mask</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span> </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/********************  Bit definition for DAINT register  ********************/</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="preprocessor">#define DAINT_IEPINT_Pos                 (0U)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#define DAINT_IEPINT_Msk                 (0xFFFFUL &lt;&lt; DAINT_IEPINT_Pos)           </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="preprocessor">#define DAINT_IEPINT                     DAINT_IEPINT_Msk                         </span><span class="comment">// IN endpoint interrupt bits</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="preprocessor">#define DAINT_OEPINT_Pos                 (16U)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define DAINT_OEPINT_Msk                 (0xFFFFUL &lt;&lt; DAINT_OEPINT_Pos)           </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="preprocessor">#define DAINT_OEPINT                     DAINT_OEPINT_Msk                         </span><span class="comment">// OUT endpoint interrupt bits</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">/********************  Bit definition for HAINTMSK register  ********************/</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="preprocessor">#define HAINTMSK_HAINTM_Pos              (0U)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="preprocessor">#define HAINTMSK_HAINTM_Msk              (0xFFFFUL &lt;&lt; HAINTMSK_HAINTM_Pos)        </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#define HAINTMSK_HAINTM                  HAINTMSK_HAINTM_Msk                      </span><span class="comment">// Channel interrupt mask</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span> </div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/********************  Bit definition for GRXSTSP register  ********************/</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="preprocessor">#define GRXSTSP_EPNUM_Pos                (0U)</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="preprocessor">#define GRXSTSP_EPNUM_Msk                (0xFUL &lt;&lt; GRXSTSP_EPNUM_Pos)             </span><span class="comment">// 0x0000000F</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="preprocessor">#define GRXSTSP_EPNUM                    GRXSTSP_EPNUM_Msk                        </span><span class="comment">// IN EP interrupt mask bits</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define GRXSTSP_BCNT_Pos                 (4U)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="preprocessor">#define GRXSTSP_BCNT_Msk                 (0x7FFUL &lt;&lt; GRXSTSP_BCNT_Pos)            </span><span class="comment">// 0x00007FF0</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#define GRXSTSP_BCNT                     GRXSTSP_BCNT_Msk                         </span><span class="comment">// OUT EP interrupt mask bits</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="preprocessor">#define GRXSTSP_DPID_Pos                 (15U)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="preprocessor">#define GRXSTSP_DPID_Msk                 (0x3UL &lt;&lt; GRXSTSP_DPID_Pos)              </span><span class="comment">// 0x00018000</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="preprocessor">#define GRXSTSP_DPID                     GRXSTSP_DPID_Msk                         </span><span class="comment">// OUT EP interrupt mask bits</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="preprocessor">#define GRXSTSP_PKTSTS_Pos               (17U)</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="preprocessor">#define GRXSTSP_PKTSTS_Msk               (0xFUL &lt;&lt; GRXSTSP_PKTSTS_Pos)            </span><span class="comment">// 0x001E0000</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="preprocessor">#define GRXSTSP_PKTSTS                   GRXSTSP_PKTSTS_Msk                       </span><span class="comment">// OUT EP interrupt mask bits</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/********************  Bit definition for DAINTMSK register  ********************/</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span><span class="preprocessor">#define DAINTMSK_IEPM_Pos                (0U)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="preprocessor">#define DAINTMSK_IEPM_Msk                (0xFFFFUL &lt;&lt; DAINTMSK_IEPM_Pos)          </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define DAINTMSK_IEPM                    DAINTMSK_IEPM_Msk                        </span><span class="comment">// IN EP interrupt mask bits</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="preprocessor">#define DAINTMSK_OEPM_Pos                (16U)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="preprocessor">#define DAINTMSK_OEPM_Msk                (0xFFFFUL &lt;&lt; DAINTMSK_OEPM_Pos)          </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define DAINTMSK_OEPM                    DAINTMSK_OEPM_Msk                        </span><span class="comment">// OUT EP interrupt mask bits</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="preprocessor">#define DAINT_SHIFT(_dir)            ((_dir == TUSB_DIR_IN) ? 0 : 16)</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#if 0</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">/********************  Bit definition for OTG register  ********************/</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#define CHNUM_Pos                        (0U)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span><span class="preprocessor">#define CHNUM_Msk                        (0xFUL &lt;&lt; CHNUM_Pos)                     </span><span class="comment">// 0x0000000F</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="preprocessor">#define CHNUM                            CHNUM_Msk                                </span><span class="comment">// Channel number</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="preprocessor">#define CHNUM_0                          (0x1UL &lt;&lt; CHNUM_Pos)                     </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="preprocessor">#define CHNUM_1                          (0x2UL &lt;&lt; CHNUM_Pos)                     </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define CHNUM_2                          (0x4UL &lt;&lt; CHNUM_Pos)                     </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="preprocessor">#define CHNUM_3                          (0x8UL &lt;&lt; CHNUM_Pos)                     </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="preprocessor">#define BCNT_Pos                         (4U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="preprocessor">#define BCNT_Msk                         (0x7FFUL &lt;&lt; BCNT_Pos)                    </span><span class="comment">// 0x00007FF0</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="preprocessor">#define BCNT                             BCNT_Msk                                 </span><span class="comment">// Byte count</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span> </div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define DPID_Pos                         (15U)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="preprocessor">#define DPID_Msk                         (0x3UL &lt;&lt; DPID_Pos)                      </span><span class="comment">// 0x00018000</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="preprocessor">#define DPID                             DPID_Msk                                 </span><span class="comment">// Data PID</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#define DPID_0                           (0x1UL &lt;&lt; DPID_Pos)                      </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#define DPID_1                           (0x2UL &lt;&lt; DPID_Pos)                      </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">#define PKTSTS_Pos                       (17U)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define PKTSTS_Msk                       (0xFUL &lt;&lt; PKTSTS_Pos)                    </span><span class="comment">// 0x001E0000</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define PKTSTS                           PKTSTS_Msk                               </span><span class="comment">// Packet status</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">#define PKTSTS_0                         (0x1UL &lt;&lt; PKTSTS_Pos)                    </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">#define PKTSTS_1                         (0x2UL &lt;&lt; PKTSTS_Pos)                    </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define PKTSTS_2                         (0x4UL &lt;&lt; PKTSTS_Pos)                    </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define PKTSTS_3                         (0x8UL &lt;&lt; PKTSTS_Pos)                    </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#define EPNUM_Pos                        (0U)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define EPNUM_Msk                        (0xFUL &lt;&lt; EPNUM_Pos)                     </span><span class="comment">// 0x0000000F</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="preprocessor">#define EPNUM                            EPNUM_Msk                                </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define EPNUM_0                          (0x1UL &lt;&lt; EPNUM_Pos)                     </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define EPNUM_1                          (0x2UL &lt;&lt; EPNUM_Pos)                     </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="preprocessor">#define EPNUM_2                          (0x4UL &lt;&lt; EPNUM_Pos)                     </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define EPNUM_3                          (0x8UL &lt;&lt; EPNUM_Pos)                     </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span> </div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="preprocessor">#define FRMNUM_Pos                       (21U)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#define FRMNUM_Msk                       (0xFUL &lt;&lt; FRMNUM_Pos)                    </span><span class="comment">// 0x01E00000</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define FRMNUM                           FRMNUM_Msk                               </span><span class="comment">// Frame number</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define FRMNUM_0                         (0x1UL &lt;&lt; FRMNUM_Pos)                    </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="preprocessor">#define FRMNUM_1                         (0x2UL &lt;&lt; FRMNUM_Pos)                    </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define FRMNUM_2                         (0x4UL &lt;&lt; FRMNUM_Pos)                    </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define FRMNUM_3                         (0x8UL &lt;&lt; FRMNUM_Pos)                    </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">/********************  Bit definition for GRXFSIZ register  ********************/</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="preprocessor">#define GRXFSIZ_RXFD_Pos                 (0U)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="preprocessor">#define GRXFSIZ_RXFD_Msk                 (0xFFFFUL &lt;&lt; GRXFSIZ_RXFD_Pos)           </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#define GRXFSIZ_RXFD                     GRXFSIZ_RXFD_Msk                         </span><span class="comment">// RxFIFO depth</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">/********************  Bit definition for DVBUSDIS register  ********************/</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define DVBUSDIS_VBUSDT_Pos              (0U)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define DVBUSDIS_VBUSDT_Msk              (0xFFFFUL &lt;&lt; DVBUSDIS_VBUSDT_Pos)        </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define DVBUSDIS_VBUSDT                  DVBUSDIS_VBUSDT_Msk                      </span><span class="comment">// Device VBUS discharge time</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span> </div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">/********************  Bit definition for OTG register  ********************/</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define GNPTXFSIZ_NPTXFSA_Pos            (0U)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define GNPTXFSIZ_NPTXFSA_Msk            (0xFFFFUL &lt;&lt; GNPTXFSIZ_NPTXFSA_Pos)                </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define GNPTXFSIZ_NPTXFSA                GNPTXFSIZ_NPTXFSA_Msk                    </span><span class="comment">// Nonperiodic transmit RAM start address</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define GNPTXFSIZ_NPTXFD_Pos             (16U)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#define GNPTXFSIZ_NPTXFD_Msk             (0xFFFFUL &lt;&lt; GNPTXFSIZ_NPTXFD_Pos)                 </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="preprocessor">#define GNPTXFSIZ_NPTXFD                 GNPTXFSIZ_NPTXFD_Msk                     </span><span class="comment">// Nonperiodic TxFIFO depth</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define DIEPTXF0_TX0FSA_Pos              (0U)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define DIEPTXF0_TX0FSA_Msk              (0xFFFFUL &lt;&lt; DIEPTXF0_TX0FSA_Pos)                 </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="preprocessor">#define DIEPTXF0_TX0FSA                  DIEPTXF0_TX0FSA_Msk                      </span><span class="comment">// Endpoint 0 transmit RAM start address</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#define DIEPTXF0_TX0FD_Pos               (16U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define DIEPTXF0_TX0FD_Msk               (0xFFFFUL &lt;&lt; DIEPTXF0_TX0FD_Pos)                  </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define DIEPTXF0_TX0FD                   DIEPTXF0_TX0FD_Msk                       </span><span class="comment">// Endpoint 0 TxFIFO depth</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/********************  Bit definition for DVBUSPULSE register  ********************/</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define DVBUSPULSE_DVBUSP_Pos            (0U)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define DVBUSPULSE_DVBUSP_Msk            (0xFFFUL &lt;&lt; DVBUSPULSE_DVBUSP_Pos)       </span><span class="comment">// 0x00000FFF</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define DVBUSPULSE_DVBUSP                DVBUSPULSE_DVBUSP_Msk                    </span><span class="comment">// Device VBUS pulsing time</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">/********************  Bit definition for GNPTXSTS register  ********************/</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define GNPTXSTS_NPTXFSAV_Pos            (0U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">#define GNPTXSTS_NPTXFSAV_Msk            (0xFFFFUL &lt;&lt; GNPTXSTS_NPTXFSAV_Pos)      </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define GNPTXSTS_NPTXFSAV                GNPTXSTS_NPTXFSAV_Msk                    </span><span class="comment">// Nonperiodic TxFIFO space available</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span> </div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_Pos            (16U)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_Msk            (0xFFUL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00FF0000</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV                GNPTXSTS_NPTQXSAV_Msk                    </span><span class="comment">// Nonperiodic transmit request queue space available</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_0              (0x01UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_1              (0x02UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_2              (0x04UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_3              (0x08UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_4              (0x10UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_5              (0x20UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_6              (0x40UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define GNPTXSTS_NPTQXSAV_7              (0x80UL &lt;&lt; GNPTXSTS_NPTQXSAV_Pos)        </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_Pos            (24U)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_Msk            (0x7FUL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x7F000000</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP                GNPTXSTS_NPTXQTOP_Msk                    </span><span class="comment">// Top of the nonperiodic transmit request queue</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_0              (0x01UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_1              (0x02UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_2              (0x04UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_3              (0x08UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_4              (0x10UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_5              (0x20UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define GNPTXSTS_NPTXQTOP_6              (0x40UL &lt;&lt; GNPTXSTS_NPTXQTOP_Pos)        </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">/********************  Bit definition for DTHRCTL register  ********************/</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="preprocessor">#define DTHRCTL_NONISOTHREN_Pos          (0U)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="preprocessor">#define DTHRCTL_NONISOTHREN_Msk          (0x1UL &lt;&lt; DTHRCTL_NONISOTHREN_Pos)       </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define DTHRCTL_NONISOTHREN              DTHRCTL_NONISOTHREN_Msk                  </span><span class="comment">// Nonisochronous IN endpoints threshold enable</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="preprocessor">#define DTHRCTL_ISOTHREN_Pos             (1U)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="preprocessor">#define DTHRCTL_ISOTHREN_Msk             (0x1UL &lt;&lt; DTHRCTL_ISOTHREN_Pos)          </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#define DTHRCTL_ISOTHREN                 DTHRCTL_ISOTHREN_Msk                     </span><span class="comment">// ISO IN endpoint threshold enable</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_Pos             (2U)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_Msk             (0x1FFUL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x000007FC</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN                 DTHRCTL_TXTHRLEN_Msk                     </span><span class="comment">// Transmit threshold length</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_0               (0x001UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_1               (0x002UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_2               (0x004UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_3               (0x008UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_4               (0x010UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_5               (0x020UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_6               (0x040UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_7               (0x080UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define DTHRCTL_TXTHRLEN_8               (0x100UL &lt;&lt; DTHRCTL_TXTHRLEN_Pos)        </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="preprocessor">#define DTHRCTL_RXTHREN_Pos              (16U)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define DTHRCTL_RXTHREN_Msk              (0x1UL &lt;&lt; DTHRCTL_RXTHREN_Pos)           </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define DTHRCTL_RXTHREN                  DTHRCTL_RXTHREN_Msk                      </span><span class="comment">// Receive threshold enable</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_Pos             (17U)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_Msk             (0x1FFUL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x03FE0000</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN                 DTHRCTL_RXTHRLEN_Msk                     </span><span class="comment">// Receive threshold length</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_0               (0x001UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_1               (0x002UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_2               (0x004UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_3               (0x008UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_4               (0x010UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_5               (0x020UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_6               (0x040UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_7               (0x080UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define DTHRCTL_RXTHRLEN_8               (0x100UL &lt;&lt; DTHRCTL_RXTHRLEN_Pos)        </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define DTHRCTL_ARPEN_Pos                (27U)</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define DTHRCTL_ARPEN_Msk                (0x1UL &lt;&lt; DTHRCTL_ARPEN_Pos)             </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define DTHRCTL_ARPEN                    DTHRCTL_ARPEN_Msk                        </span><span class="comment">// Arbiter parking enable</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span> </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">/********************  Bit definition for DIEPEMPMSK register  ********************/</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define DIEPEMPMSK_INEPTXFEM_Pos         (0U)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFUL &lt;&lt; DIEPEMPMSK_INEPTXFEM_Pos)   </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define DIEPEMPMSK_INEPTXFEM             DIEPEMPMSK_INEPTXFEM_Msk                 </span><span class="comment">// IN EP Tx FIFO empty interrupt mask bits</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">/********************  Bit definition for DEACHINT register  ********************/</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="preprocessor">#define DEACHINT_IEP1INT_Pos             (1U)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define DEACHINT_IEP1INT_Msk             (0x1UL &lt;&lt; DEACHINT_IEP1INT_Pos)          </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define DEACHINT_IEP1INT                 DEACHINT_IEP1INT_Msk                     </span><span class="comment">// IN endpoint 1interrupt bit</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define DEACHINT_OEP1INT_Pos             (17U)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#define DEACHINT_OEP1INT_Msk             (0x1UL &lt;&lt; DEACHINT_OEP1INT_Pos)          </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define DEACHINT_OEP1INT                 DEACHINT_OEP1INT_Msk                     </span><span class="comment">// OUT endpoint 1 interrupt bit</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">/********************  Bit definition for GCCFG register  ********************/</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define STM32_GCCFG_DCDET_Pos            (0U)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define STM32_GCCFG_DCDET_Msk            (0x1UL &lt;&lt; STM32_GCCFG_DCDET_Pos)         </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define STM32_GCCFG_DCDET                STM32_GCCFG_DCDET_Msk                    </span><span class="comment">// Data contact detection (DCD) status</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span> </div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="preprocessor">#define STM32_GCCFG_PDET_Pos             (1U)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define STM32_GCCFG_PDET_Msk             (0x1UL &lt;&lt; STM32_GCCFG_PDET_Pos)          </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#define STM32_GCCFG_PDET                 STM32_GCCFG_PDET_Msk                     </span><span class="comment">// Primary detection (PD) status</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define STM32_GCCFG_SDET_Pos             (2U)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define STM32_GCCFG_SDET_Msk             (0x1UL &lt;&lt; STM32_GCCFG_SDET_Pos)          </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define STM32_GCCFG_SDET                 STM32_GCCFG_SDET_Msk                     </span><span class="comment">// Secondary detection (SD) status</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span> </div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define STM32_GCCFG_PS2DET_Pos           (3U)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define STM32_GCCFG_PS2DET_Msk           (0x1UL &lt;&lt; STM32_GCCFG_PS2DET_Pos)        </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define STM32_GCCFG_PS2DET               STM32_GCCFG_PS2DET_Msk                   </span><span class="comment">// DM pull-up detection status</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span> </div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define STM32_GCCFG_PWRDWN_Pos           (16U)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#define STM32_GCCFG_PWRDWN_Msk           (0x1UL &lt;&lt; STM32_GCCFG_PWRDWN_Pos)        </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define STM32_GCCFG_PWRDWN               STM32_GCCFG_PWRDWN_Msk                   </span><span class="comment">// Power down</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="preprocessor">#define STM32_GCCFG_BCDEN_Pos            (17U)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define STM32_GCCFG_BCDEN_Msk            (0x1UL &lt;&lt; STM32_GCCFG_BCDEN_Pos)         </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define STM32_GCCFG_BCDEN                STM32_GCCFG_BCDEN_Msk                    </span><span class="comment">// Battery charging detector (BCD) enable</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define STM32_GCCFG_DCDEN_Pos            (18U)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define STM32_GCCFG_DCDEN_Msk            (0x1UL &lt;&lt; STM32_GCCFG_DCDEN_Pos)         </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define STM32_GCCFG_DCDEN                STM32_GCCFG_DCDEN_Msk                    </span><span class="comment">// Data contact detection (DCD) mode enable*/</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#define STM32_GCCFG_PDEN_Pos             (19U)</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define STM32_GCCFG_PDEN_Msk             (0x1UL &lt;&lt; STM32_GCCFG_PDEN_Pos)          </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#define STM32_GCCFG_PDEN                 STM32_GCCFG_PDEN_Msk                     </span><span class="comment">// Primary detection (PD) mode enable*/</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define STM32_GCCFG_SDEN_Pos             (20U)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="preprocessor">#define STM32_GCCFG_SDEN_Msk             (0x1UL &lt;&lt; STM32_GCCFG_SDEN_Pos)          </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define STM32_GCCFG_SDEN                 STM32_GCCFG_SDEN_Msk                     </span><span class="comment">// Secondary detection (SD) mode enable</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span> </div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="preprocessor">#define STM32_GCCFG_VBDEN_Pos            (21U)</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define STM32_GCCFG_VBDEN_Msk            (0x1UL &lt;&lt; STM32_GCCFG_VBDEN_Pos)         </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#define STM32_GCCFG_VBDEN                STM32_GCCFG_VBDEN_Msk                    </span><span class="comment">// VBUS mode enable</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span> </div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define STM32_GCCFG_OTGIDEN_Pos          (22U)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define STM32_GCCFG_OTGIDEN_Msk          (0x1UL &lt;&lt; STM32_GCCFG_OTGIDEN_Pos)       </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define STM32_GCCFG_OTGIDEN              STM32_GCCFG_OTGIDEN_Msk                  </span><span class="comment">// OTG Id enable</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span> </div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define STM32_GCCFG_PHYHSEN_Pos          (23U)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define STM32_GCCFG_PHYHSEN_Msk          (0x1UL &lt;&lt; STM32_GCCFG_PHYHSEN_Pos)       </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#define STM32_GCCFG_PHYHSEN              STM32_GCCFG_PHYHSEN_Msk                  </span><span class="comment">// HS PHY enable</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">// TODO stm32u5a5 SDEN is 22nd bit, conflict with 20th bit above</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">//#define STM32_GCCFG_SDEN_Pos                   (22U)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">//#define STM32_GCCFG_SDEN_Msk                   (0x1U &lt;&lt; STM32_GCCFG_SDEN_Pos)             // 0x00400000</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">//#define STM32_GCCFG_SDEN                       STM32_GCCFG_SDEN_Msk                       // Secondary detection (PD) mode enable</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">// TODO stm32u5a5 VBVALOVA is 23rd bit, conflict with PHYHSEN bit above</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define STM32_GCCFG_VBVALOVAL_Pos              (23U)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#define STM32_GCCFG_VBVALOVAL_Msk              (0x1U &lt;&lt; STM32_GCCFG_VBVALOVAL_Pos)        </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">#define STM32_GCCFG_VBVALOVAL                  STM32_GCCFG_VBVALOVAL_Msk                  </span><span class="comment">// Value of VBUSVLDEXT0 femtoPHY input</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span> </div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="preprocessor">#define STM32_GCCFG_VBVALEXTOEN_Pos            (24U)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define STM32_GCCFG_VBVALEXTOEN_Msk            (0x1U &lt;&lt; STM32_GCCFG_VBVALEXTOEN_Pos)      </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define STM32_GCCFG_VBVALEXTOEN                STM32_GCCFG_VBVALEXTOEN_Msk                </span><span class="comment">// Enables of VBUSVLDEXT0 femtoPHY input override</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define STM32_GCCFG_PULLDOWNEN_Pos             (25U)</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define STM32_GCCFG_PULLDOWNEN_Msk             (0x1U &lt;&lt; STM32_GCCFG_PULLDOWNEN_Pos)       </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#define STM32_GCCFG_PULLDOWNEN                 STM32_GCCFG_PULLDOWNEN_Msk                 </span><span class="comment">// Enables of femtoPHY pulldown resistors, used when ID PAD is disabled</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span> </div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">/********************  Bit definition for DEACHINTMSK register  ********************/</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#define DEACHINTMSK_IEP1INTM_Pos         (1U)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#define DEACHINTMSK_IEP1INTM_Msk         (0x1UL &lt;&lt; DEACHINTMSK_IEP1INTM_Pos)      </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#define DEACHINTMSK_IEP1INTM             DEACHINTMSK_IEP1INTM_Msk                 </span><span class="comment">// IN Endpoint 1 interrupt mask bit</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#define DEACHINTMSK_OEP1INTM_Pos         (17U)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="preprocessor">#define DEACHINTMSK_OEP1INTM_Msk         (0x1UL &lt;&lt; DEACHINTMSK_OEP1INTM_Pos)      </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#define DEACHINTMSK_OEP1INTM             DEACHINTMSK_OEP1INTM_Msk                 </span><span class="comment">// OUT Endpoint 1 interrupt mask bit</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">/********************  Bit definition for CID register  ********************/</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#define CID_PRODUCT_ID_Pos               (0U)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="preprocessor">#define CID_PRODUCT_ID_Msk               (0xFFFFFFFFUL &lt;&lt; CID_PRODUCT_ID_Pos)     </span><span class="comment">// 0xFFFFFFFF</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define CID_PRODUCT_ID                   CID_PRODUCT_ID_Msk                       </span><span class="comment">// Product ID field</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span> </div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">/********************  Bit definition for GLPMCFG register  ********************/</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="preprocessor">#define GLPMCFG_LPMEN_Pos                (0U)</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#define GLPMCFG_LPMEN_Msk                (0x1UL &lt;&lt; GLPMCFG_LPMEN_Pos)             </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define GLPMCFG_LPMEN                    GLPMCFG_LPMEN_Msk                        </span><span class="comment">// LPM support enable</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="preprocessor">#define GLPMCFG_LPMACK_Pos               (1U)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#define GLPMCFG_LPMACK_Msk               (0x1UL &lt;&lt; GLPMCFG_LPMACK_Pos)            </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#define GLPMCFG_LPMACK                   GLPMCFG_LPMACK_Msk                       </span><span class="comment">// LPM Token acknowledge enable</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="preprocessor">#define GLPMCFG_BESL_Pos                 (2U)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">#define GLPMCFG_BESL_Msk                 (0xFUL &lt;&lt; GLPMCFG_BESL_Pos)              </span><span class="comment">// 0x0000003C</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="preprocessor">#define GLPMCFG_BESL                     GLPMCFG_BESL_Msk                         </span><span class="comment">// BESL value received with last ACKed LPM Token</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#define GLPMCFG_REMWAKE_Pos              (6U)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">#define GLPMCFG_REMWAKE_Msk              (0x1UL &lt;&lt; GLPMCFG_REMWAKE_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#define GLPMCFG_REMWAKE                  GLPMCFG_REMWAKE_Msk                      </span><span class="comment">// bRemoteWake value received with last ACKed LPM Token</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">#define GLPMCFG_L1SSEN_Pos               (7U)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#define GLPMCFG_L1SSEN_Msk               (0x1UL &lt;&lt; GLPMCFG_L1SSEN_Pos)            </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">#define GLPMCFG_L1SSEN                   GLPMCFG_L1SSEN_Msk                       </span><span class="comment">// L1 shallow sleep enable</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="preprocessor">#define GLPMCFG_BESLTHRS_Pos             (8U)</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define GLPMCFG_BESLTHRS_Msk             (0xFUL &lt;&lt; GLPMCFG_BESLTHRS_Pos)          </span><span class="comment">// 0x00000F00</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="preprocessor">#define GLPMCFG_BESLTHRS                 GLPMCFG_BESLTHRS_Msk                     </span><span class="comment">// BESL threshold</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#define GLPMCFG_L1DSEN_Pos               (12U)</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#define GLPMCFG_L1DSEN_Msk               (0x1UL &lt;&lt; GLPMCFG_L1DSEN_Pos)            </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define GLPMCFG_L1DSEN                   GLPMCFG_L1DSEN_Msk                       </span><span class="comment">// L1 deep sleep enable</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#define GLPMCFG_LPMRSP_Pos               (13U)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#define GLPMCFG_LPMRSP_Msk               (0x3UL &lt;&lt; GLPMCFG_LPMRSP_Pos)            </span><span class="comment">// 0x00006000</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define GLPMCFG_LPMRSP                   GLPMCFG_LPMRSP_Msk                       </span><span class="comment">// LPM response</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">#define GLPMCFG_SLPSTS_Pos               (15U)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#define GLPMCFG_SLPSTS_Msk               (0x1UL &lt;&lt; GLPMCFG_SLPSTS_Pos)            </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define GLPMCFG_SLPSTS                   GLPMCFG_SLPSTS_Msk                       </span><span class="comment">// Port sleep status</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define GLPMCFG_L1RSMOK_Pos              (16U)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define GLPMCFG_L1RSMOK_Msk              (0x1UL &lt;&lt; GLPMCFG_L1RSMOK_Pos)           </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define GLPMCFG_L1RSMOK                  GLPMCFG_L1RSMOK_Msk                      </span><span class="comment">// Sleep State Resume OK</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define GLPMCFG_LPMCHIDX_Pos             (17U)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#define GLPMCFG_LPMCHIDX_Msk             (0xFUL &lt;&lt; GLPMCFG_LPMCHIDX_Pos)          </span><span class="comment">// 0x001E0000</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define GLPMCFG_LPMCHIDX                 GLPMCFG_LPMCHIDX_Msk                     </span><span class="comment">// LPM Channel Index</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="preprocessor">#define GLPMCFG_LPMRCNT_Pos              (21U)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="preprocessor">#define GLPMCFG_LPMRCNT_Msk              (0x7UL &lt;&lt; GLPMCFG_LPMRCNT_Pos)           </span><span class="comment">// 0x00E00000</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define GLPMCFG_LPMRCNT                  GLPMCFG_LPMRCNT_Msk                      </span><span class="comment">// LPM retry count</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define GLPMCFG_SNDLPM_Pos               (24U)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define GLPMCFG_SNDLPM_Msk               (0x1UL &lt;&lt; GLPMCFG_SNDLPM_Pos)            </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define GLPMCFG_SNDLPM                   GLPMCFG_SNDLPM_Msk                       </span><span class="comment">// Send LPM transaction</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define GLPMCFG_LPMRCNTSTS_Pos           (25U)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define GLPMCFG_LPMRCNTSTS_Msk           (0x7UL &lt;&lt; GLPMCFG_LPMRCNTSTS_Pos)        </span><span class="comment">// 0x0E000000</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define GLPMCFG_LPMRCNTSTS               GLPMCFG_LPMRCNTSTS_Msk                   </span><span class="comment">// LPM retry count status</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define GLPMCFG_ENBESL_Pos               (28U)</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define GLPMCFG_ENBESL_Msk               (0x1UL &lt;&lt; GLPMCFG_ENBESL_Pos)            </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define GLPMCFG_ENBESL                   GLPMCFG_ENBESL_Msk                       </span><span class="comment">// Enable best effort service latency</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span> </div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">// GDFIFOCFG</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define GDFIFOCFG_EPINFOBASE_MASK   (0xffff &lt;&lt; 16)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#define GDFIFOCFG_EPINFOBASE_SHIFT  16</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define GDFIFOCFG_GDFIFOCFG_MASK    (0xffff &lt;&lt; 0)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define GDFIFOCFG_GDFIFOCFG_SHIFT   0</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">/********************  Bit definition for DIEPEACHMSK1 register  ********************/</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define DIEPEACHMSK1_XFRCM_Pos           (0U)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define DIEPEACHMSK1_XFRCM_Msk           (0x1UL &lt;&lt; DIEPEACHMSK1_XFRCM_Pos)        </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define DIEPEACHMSK1_XFRCM               DIEPEACHMSK1_XFRCM_Msk                   </span><span class="comment">// Transfer completed interrupt mask</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define DIEPEACHMSK1_EPDM_Pos            (1U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define DIEPEACHMSK1_EPDM_Msk            (0x1UL &lt;&lt; DIEPEACHMSK1_EPDM_Pos)         </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define DIEPEACHMSK1_EPDM                DIEPEACHMSK1_EPDM_Msk                    </span><span class="comment">// Endpoint disabled interrupt mask</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define DIEPEACHMSK1_TOM_Pos             (3U)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define DIEPEACHMSK1_TOM_Msk             (0x1UL &lt;&lt; DIEPEACHMSK1_TOM_Pos)          </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define DIEPEACHMSK1_TOM                 DIEPEACHMSK1_TOM_Msk                     </span><span class="comment">// Timeout condition mask (nonisochronous endpoints)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL &lt;&lt; DIEPEACHMSK1_ITTXFEMSK_Pos)    </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define DIEPEACHMSK1_ITTXFEMSK           DIEPEACHMSK1_ITTXFEMSK_Msk               </span><span class="comment">// IN token received when TxFIFO empty mask</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define DIEPEACHMSK1_INEPNMM_Pos         (5U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define DIEPEACHMSK1_INEPNMM_Msk         (0x1UL &lt;&lt; DIEPEACHMSK1_INEPNMM_Pos)      </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define DIEPEACHMSK1_INEPNMM             DIEPEACHMSK1_INEPNMM_Msk                 </span><span class="comment">// IN token received with EP mismatch mask</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define DIEPEACHMSK1_INEPNEM_Pos         (6U)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define DIEPEACHMSK1_INEPNEM_Msk         (0x1UL &lt;&lt; DIEPEACHMSK1_INEPNEM_Pos)      </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define DIEPEACHMSK1_INEPNEM             DIEPEACHMSK1_INEPNEM_Msk                 </span><span class="comment">// IN endpoint NAK effective mask</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define DIEPEACHMSK1_TXFURM_Pos          (8U)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#define DIEPEACHMSK1_TXFURM_Msk          (0x1UL &lt;&lt; DIEPEACHMSK1_TXFURM_Pos)       </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define DIEPEACHMSK1_TXFURM              DIEPEACHMSK1_TXFURM_Msk                  </span><span class="comment">// FIFO underrun mask</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define DIEPEACHMSK1_BIM_Pos             (9U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#define DIEPEACHMSK1_BIM_Msk             (0x1UL &lt;&lt; DIEPEACHMSK1_BIM_Pos)          </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define DIEPEACHMSK1_BIM                 DIEPEACHMSK1_BIM_Msk                     </span><span class="comment">// BNA interrupt mask</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define DIEPEACHMSK1_NAKM_Pos            (13U)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#define DIEPEACHMSK1_NAKM_Msk            (0x1UL &lt;&lt; DIEPEACHMSK1_NAKM_Pos)         </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define DIEPEACHMSK1_NAKM                DIEPEACHMSK1_NAKM_Msk                    </span><span class="comment">// NAK interrupt mask</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span> </div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">/********************  Bit definition for HPRT register  ********************/</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define HPRT_CONN_STATUS_Pos           (0U)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define HPRT_CONN_STATUS_Msk           (0x1UL &lt;&lt; HPRT_CONN_STATUS_Pos)         </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="preprocessor">#define HPRT_CONN_STATUS               HPRT_CONN_STATUS_Msk                    </span><span class="comment">// Port connect status</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define HPRT_CONN_DETECT_Pos           (1U)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define HPRT_CONN_DETECT_Msk           (0x1UL &lt;&lt; HPRT_CONN_DETECT_Pos)         </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span><span class="preprocessor">#define HPRT_CONN_DETECT               HPRT_CONN_DETECT_Msk                    </span><span class="comment">// Port connect detected</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define HPRT_ENABLE_Pos                (2U)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define HPRT_ENABLE_Msk                (0x1UL &lt;&lt; HPRT_ENABLE_Pos)              </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="preprocessor">#define HPRT_ENABLE                    HPRT_ENABLE_Msk                         </span><span class="comment">// Port enable</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define HPRT_ENABLE_CHANGE_Pos         (3U)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define HPRT_ENABLE_CHANGE_Msk         (0x1UL &lt;&lt; HPRT_ENABLE_CHANGE_Pos)       </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="preprocessor">#define HPRT_ENABLE_CHANGE             HPRT_ENABLE_CHANGE_Msk                  </span><span class="comment">// Port enable/disable change</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define HPRT_OVER_CURRENT_ACTIVE_Pos   (4U)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="preprocessor">#define HPRT_OVER_CURRENT_ACTIVE_Msk   (0x1UL &lt;&lt; HPRT_OVER_CURRENT_ACTIVE_Pos) </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#define HPRT_OVER_CURRENT_ACTIVE       HPRT_OVER_CURRENT_ACTIVE_Msk            </span><span class="comment">// Port overcurrent active</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">#define HPRT_OVER_CURRENT_CHANGE_Pos   (5U)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">#define HPRT_OVER_CURRENT_CHANGE_Msk   (0x1UL &lt;&lt; HPRT_OVER_CURRENT_CHANGE_Pos) </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#define HPRT_OVER_CURRENT_CHANGE       HPRT_OVER_CURRENT_CHANGE_Msk            </span><span class="comment">// Port overcurrent change</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define HPRT_RESUME_Pos                (6U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#define HPRT_RESUME_Msk                (0x1UL &lt;&lt; HPRT_RESUME_Pos)              </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define HPRT_RESUME                    HPRT_RESUME_Msk                         </span><span class="comment">// Port resume</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define HPRT_SUSPEND_Pos               (7U)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define HPRT_SUSPEND_Msk               (0x1UL &lt;&lt; HPRT_SUSPEND_Pos)             </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define HPRT_SUSPEND                   HPRT_SUSPEND_Msk                        </span><span class="comment">// Port suspend</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define HPRT_RESET_Pos                 (8U)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">#define HPRT_RESET_Msk                 (0x1UL &lt;&lt; HPRT_RESET_Pos)               </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#define HPRT_RESET                     HPRT_RESET_Msk                          </span><span class="comment">// Port reset</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define HPRT_LINE_STATUS_Pos           (10U)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define HPRT_LINE_STATUS_Msk           (0x3UL &lt;&lt; HPRT_LINE_STATUS_Pos)         </span><span class="comment">// 0x00000C00</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define HPRT_LINE_STATUS               HPRT_LINE_STATUS_Msk                    </span><span class="comment">// Port line status</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define HPRT_LINE_STATUS_0             (0x1UL &lt;&lt; HPRT_LINE_STATUS_Pos)         </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#define HPRT_LINE_STATUS_1             (0x2UL &lt;&lt; HPRT_LINE_STATUS_Pos)         </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define HPRT_POWER_Pos                 (12U)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define HPRT_POWER_Msk                 (0x1UL &lt;&lt; HPRT_POWER_Pos)               </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="preprocessor">#define HPRT_POWER                     HPRT_POWER_Msk                          </span><span class="comment">// Port power</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define HPRT_TEST_CONTROL_Pos          (13U)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define HPRT_TEST_CONTROL_Msk          (0xFUL &lt;&lt; HPRT_TEST_CONTROL_Pos)        </span><span class="comment">// 0x0001E000</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="preprocessor">#define HPRT_TEST_CONTROL              HPRT_TEST_CONTROL_Msk                   </span><span class="comment">// Port test control</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#define HPRT_TEST_CONTROL_0            (0x1UL &lt;&lt; HPRT_TEST_CONTROL_Pos)        </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define HPRT_TEST_CONTROL_1            (0x2UL &lt;&lt; HPRT_TEST_CONTROL_Pos)        </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="preprocessor">#define HPRT_TEST_CONTROL_2            (0x4UL &lt;&lt; HPRT_TEST_CONTROL_Pos)        </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#define HPRT_TEST_CONTROL_3            (0x8UL &lt;&lt; HPRT_TEST_CONTROL_Pos)        </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#define HPRT_SPEED_Pos                 (17U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="preprocessor">#define HPRT_SPEED_Msk                 (0x3UL &lt;&lt; HPRT_SPEED_Pos)               </span><span class="comment">// 0x00060000</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define HPRT_SPEED                     HPRT_SPEED_Msk                          </span><span class="comment">// Port speed</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define HPRT_SPEED_0                   (0x1UL &lt;&lt; HPRT_SPEED_Pos)               </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="preprocessor">#define HPRT_SPEED_1                   (0x2UL &lt;&lt; HPRT_SPEED_Pos)               </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span> </div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="comment">/********************  Bit definition for DOEPEACHMSK1 register  ********************/</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#define DOEPEACHMSK1_XFRCM_Pos           (0U)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define DOEPEACHMSK1_XFRCM_Msk           (0x1UL &lt;&lt; DOEPEACHMSK1_XFRCM_Pos)        </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#define DOEPEACHMSK1_XFRCM               DOEPEACHMSK1_XFRCM_Msk                   </span><span class="comment">// Transfer completed interrupt mask</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#define DOEPEACHMSK1_EPDM_Pos            (1U)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define DOEPEACHMSK1_EPDM_Msk            (0x1UL &lt;&lt; DOEPEACHMSK1_EPDM_Pos)         </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define DOEPEACHMSK1_EPDM                DOEPEACHMSK1_EPDM_Msk                    </span><span class="comment">// Endpoint disabled interrupt mask</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="preprocessor">#define DOEPEACHMSK1_TOM_Pos             (3U)</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define DOEPEACHMSK1_TOM_Msk             (0x1UL &lt;&lt; DOEPEACHMSK1_TOM_Pos)          </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define DOEPEACHMSK1_TOM                 DOEPEACHMSK1_TOM_Msk                     </span><span class="comment">// Timeout condition mask</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#define DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL &lt;&lt; DOEPEACHMSK1_ITTXFEMSK_Pos)    </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#define DOEPEACHMSK1_ITTXFEMSK           DOEPEACHMSK1_ITTXFEMSK_Msk               </span><span class="comment">// IN token received when TxFIFO empty mask</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="preprocessor">#define DOEPEACHMSK1_INEPNMM_Pos         (5U)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define DOEPEACHMSK1_INEPNMM_Msk         (0x1UL &lt;&lt; DOEPEACHMSK1_INEPNMM_Pos)      </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define DOEPEACHMSK1_INEPNMM             DOEPEACHMSK1_INEPNMM_Msk                 </span><span class="comment">// IN token received with EP mismatch mask</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define DOEPEACHMSK1_INEPNEM_Pos         (6U)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define DOEPEACHMSK1_INEPNEM_Msk         (0x1UL &lt;&lt; DOEPEACHMSK1_INEPNEM_Pos)      </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define DOEPEACHMSK1_INEPNEM             DOEPEACHMSK1_INEPNEM_Msk                 </span><span class="comment">// IN endpoint NAK effective mask</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#define DOEPEACHMSK1_TXFURM_Pos          (8U)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define DOEPEACHMSK1_TXFURM_Msk          (0x1UL &lt;&lt; DOEPEACHMSK1_TXFURM_Pos)       </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define DOEPEACHMSK1_TXFURM              DOEPEACHMSK1_TXFURM_Msk                  </span><span class="comment">// OUT packet error mask</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#define DOEPEACHMSK1_BIM_Pos             (9U)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define DOEPEACHMSK1_BIM_Msk             (0x1UL &lt;&lt; DOEPEACHMSK1_BIM_Pos)          </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="preprocessor">#define DOEPEACHMSK1_BIM                 DOEPEACHMSK1_BIM_Msk                     </span><span class="comment">// BNA interrupt mask</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="preprocessor">#define DOEPEACHMSK1_BERRM_Pos           (12U)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define DOEPEACHMSK1_BERRM_Msk           (0x1UL &lt;&lt; DOEPEACHMSK1_BERRM_Pos)        </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span><span class="preprocessor">#define DOEPEACHMSK1_BERRM               DOEPEACHMSK1_BERRM_Msk                   </span><span class="comment">// Bubble error interrupt mask</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="preprocessor">#define DOEPEACHMSK1_NAKM_Pos            (13U)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#define DOEPEACHMSK1_NAKM_Msk            (0x1UL &lt;&lt; DOEPEACHMSK1_NAKM_Pos)         </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="preprocessor">#define DOEPEACHMSK1_NAKM                DOEPEACHMSK1_NAKM_Msk                    </span><span class="comment">// NAK interrupt mask</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#define DOEPEACHMSK1_NYETM_Pos           (14U)</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define DOEPEACHMSK1_NYETM_Msk           (0x1UL &lt;&lt; DOEPEACHMSK1_NYETM_Pos)        </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="preprocessor">#define DOEPEACHMSK1_NYETM               DOEPEACHMSK1_NYETM_Msk                   </span><span class="comment">// NYET interrupt mask</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">/********************  Bit definition for HPTXFSIZ register  ********************/</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span><span class="preprocessor">#define HPTXFSIZ_PTXSA_Pos               (0U)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define HPTXFSIZ_PTXSA_Msk               (0xFFFFUL &lt;&lt; HPTXFSIZ_PTXSA_Pos)         </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#define HPTXFSIZ_PTXSA                   HPTXFSIZ_PTXSA_Msk                       </span><span class="comment">// Host periodic TxFIFO start address</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#define HPTXFSIZ_PTXFD_Pos               (16U)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define HPTXFSIZ_PTXFD_Msk               (0xFFFFUL &lt;&lt; HPTXFSIZ_PTXFD_Pos)         </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#define HPTXFSIZ_PTXFD                   HPTXFSIZ_PTXFD_Msk                       </span><span class="comment">// Host periodic TxFIFO depth</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment">/********************  Bit definition for DIEPCTL register  ********************/</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#define DIEPCTL_MPSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="preprocessor">#define DIEPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; DIEPCTL_MPSIZ_Pos)           </span><span class="comment">// 0x000007FF</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#define DIEPCTL_MPSIZ                    DIEPCTL_MPSIZ_Msk                        </span><span class="comment">// Maximum packet size</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#define DIEPCTL_USBAEP_Pos               (15U)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="preprocessor">#define DIEPCTL_USBAEP_Msk               (0x1UL &lt;&lt; DIEPCTL_USBAEP_Pos)            </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">#define DIEPCTL_USBAEP                   DIEPCTL_USBAEP_Msk                       </span><span class="comment">// USB active endpoint</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define DIEPCTL_EONUM_DPID_Pos           (16U)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#define DIEPCTL_EONUM_DPID_Msk           (0x1UL &lt;&lt; DIEPCTL_EONUM_DPID_Pos)        </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#define DIEPCTL_EONUM_DPID               DIEPCTL_EONUM_DPID_Msk                   </span><span class="comment">// Even/odd frame</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define DIEPCTL_NAKSTS_Pos               (17U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="preprocessor">#define DIEPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; DIEPCTL_NAKSTS_Pos)            </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#define DIEPCTL_NAKSTS                   DIEPCTL_NAKSTS_Msk                       </span><span class="comment">// NAK status</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span> </div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="preprocessor">#define DIEPCTL_EPTYP_Pos                (18U)</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="preprocessor">#define DIEPCTL_EPTYP_Msk                (0x3UL &lt;&lt; DIEPCTL_EPTYP_Pos)             </span><span class="comment">// 0x000C0000</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#define DIEPCTL_EPTYP                    DIEPCTL_EPTYP_Msk                        </span><span class="comment">// Endpoint type</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="preprocessor">#define DIEPCTL_EPTYP_0                  (0x1UL &lt;&lt; DIEPCTL_EPTYP_Pos)             </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="preprocessor">#define DIEPCTL_EPTYP_1                  (0x2UL &lt;&lt; DIEPCTL_EPTYP_Pos)             </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="preprocessor">#define DIEPCTL_STALL_Pos                (21U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span><span class="preprocessor">#define DIEPCTL_STALL_Msk                (0x1UL &lt;&lt; DIEPCTL_STALL_Pos)             </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="preprocessor">#define DIEPCTL_STALL                    DIEPCTL_STALL_Msk                        </span><span class="comment">// STALL handshake</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span><span class="preprocessor">#define DIEPCTL_TXFNUM_Pos               (22U)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#define DIEPCTL_TXFNUM_Msk               (0xFUL &lt;&lt; DIEPCTL_TXFNUM_Pos)            </span><span class="comment">// 0x03C00000</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="preprocessor">#define DIEPCTL_TXFNUM                   DIEPCTL_TXFNUM_Msk                       </span><span class="comment">// TxFIFO number</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="preprocessor">#define DIEPCTL_TXFNUM_0                 (0x1UL &lt;&lt; DIEPCTL_TXFNUM_Pos)            </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">#define DIEPCTL_TXFNUM_1                 (0x2UL &lt;&lt; DIEPCTL_TXFNUM_Pos)            </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define DIEPCTL_TXFNUM_2                 (0x4UL &lt;&lt; DIEPCTL_TXFNUM_Pos)            </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="preprocessor">#define DIEPCTL_TXFNUM_3                 (0x8UL &lt;&lt; DIEPCTL_TXFNUM_Pos)            </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#define DIEPCTL_CNAK_Pos                 (26U)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define DIEPCTL_CNAK_Msk                 (0x1UL &lt;&lt; DIEPCTL_CNAK_Pos)              </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="preprocessor">#define DIEPCTL_CNAK                     DIEPCTL_CNAK_Msk                         </span><span class="comment">// Clear NAK</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">#define DIEPCTL_SNAK_Pos                 (27U)</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define DIEPCTL_SNAK_Msk                 (0x1UL &lt;&lt; DIEPCTL_SNAK_Pos)              </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="preprocessor">#define DIEPCTL_SNAK                     DIEPCTL_SNAK_Msk                         </span><span class="comment">// Set NAK</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">#define DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; DIEPCTL_SD0PID_SEVNFRM_Pos)    </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span><span class="preprocessor">#define DIEPCTL_SD0PID_SEVNFRM           DIEPCTL_SD0PID_SEVNFRM_Msk               </span><span class="comment">// Set DATA0 PID</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#define DIEPCTL_SODDFRM_Pos              (29U)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#define DIEPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; DIEPCTL_SODDFRM_Pos)           </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="preprocessor">#define DIEPCTL_SODDFRM                  DIEPCTL_SODDFRM_Msk                      </span><span class="comment">// Set odd frame</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="preprocessor">#define DIEPCTL_EPDIS_Pos                (30U)</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="preprocessor">#define DIEPCTL_EPDIS_Msk                (0x1UL &lt;&lt; DIEPCTL_EPDIS_Pos)             </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="preprocessor">#define DIEPCTL_EPDIS                    DIEPCTL_EPDIS_Msk                        </span><span class="comment">// Endpoint disable</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#define DIEPCTL_EPENA_Pos                (31U)</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="preprocessor">#define DIEPCTL_EPENA_Msk                (0x1UL &lt;&lt; DIEPCTL_EPENA_Pos)             </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="preprocessor">#define DIEPCTL_EPENA                    DIEPCTL_EPENA_Msk                        </span><span class="comment">// Endpoint enable</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span> </div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span><span class="comment">/********************  Bit definition for HCCHAR register  ********************/</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="preprocessor">#define HCCHAR_MPSIZ_Pos                 (0U)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">#define HCCHAR_MPSIZ_Msk                 (0x7FFUL &lt;&lt; HCCHAR_MPSIZ_Pos)            </span><span class="comment">// 0x000007FF</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="preprocessor">#define HCCHAR_MPSIZ                     HCCHAR_MPSIZ_Msk                         </span><span class="comment">// Maximum packet size</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span> </div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#define HCCHAR_EPNUM_Pos                 (11U)</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="preprocessor">#define HCCHAR_EPNUM_Msk                 (0xFUL &lt;&lt; HCCHAR_EPNUM_Pos)              </span><span class="comment">// 0x00007800</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define HCCHAR_EPNUM                     HCCHAR_EPNUM_Msk                         </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#define HCCHAR_EPNUM_0                   (0x1UL &lt;&lt; HCCHAR_EPNUM_Pos)              </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span><span class="preprocessor">#define HCCHAR_EPNUM_1                   (0x2UL &lt;&lt; HCCHAR_EPNUM_Pos)              </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="preprocessor">#define HCCHAR_EPNUM_2                   (0x4UL &lt;&lt; HCCHAR_EPNUM_Pos)              </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="preprocessor">#define HCCHAR_EPNUM_3                   (0x8UL &lt;&lt; HCCHAR_EPNUM_Pos)              </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="preprocessor">#define HCCHAR_EPDIR_Pos                 (15U)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="preprocessor">#define HCCHAR_EPDIR_Msk                 (0x1UL &lt;&lt; HCCHAR_EPDIR_Pos)              </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="preprocessor">#define HCCHAR_EPDIR                     HCCHAR_EPDIR_Msk                         </span><span class="comment">// Endpoint direction</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="preprocessor">#define HCCHAR_LSDEV_Pos                 (17U)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="preprocessor">#define HCCHAR_LSDEV_Msk                 (0x1UL &lt;&lt; HCCHAR_LSDEV_Pos)              </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="preprocessor">#define HCCHAR_LSDEV                     HCCHAR_LSDEV_Msk                         </span><span class="comment">// Low-speed device</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="preprocessor">#define HCCHAR_EPTYP_Pos                 (18U)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#define HCCHAR_EPTYP_Msk                 (0x3UL &lt;&lt; HCCHAR_EPTYP_Pos)              </span><span class="comment">// 0x000C0000</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="preprocessor">#define HCCHAR_EPTYP                     HCCHAR_EPTYP_Msk                         </span><span class="comment">// Endpoint type</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define HCCHAR_EPTYP_0                   (0x1UL &lt;&lt; HCCHAR_EPTYP_Pos)              </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#define HCCHAR_EPTYP_1                   (0x2UL &lt;&lt; HCCHAR_EPTYP_Pos)              </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span> </div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">#define HCCHAR_MC_Pos                    (20U)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define HCCHAR_MC_Msk                    (0x3UL &lt;&lt; HCCHAR_MC_Pos)                 </span><span class="comment">// 0x00300000</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span><span class="preprocessor">#define HCCHAR_MC                        HCCHAR_MC_Msk                            </span><span class="comment">// Multi Count (MC) / Error Count (EC)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define HCCHAR_MC_0                      (0x1UL &lt;&lt; HCCHAR_MC_Pos)                 </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="preprocessor">#define HCCHAR_MC_1                      (0x2UL &lt;&lt; HCCHAR_MC_Pos)                 </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span> </div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="preprocessor">#define HCCHAR_DAD_Pos                   (22U)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="preprocessor">#define HCCHAR_DAD_Msk                   (0x7FUL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x1FC00000</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="preprocessor">#define HCCHAR_DAD                       HCCHAR_DAD_Msk                           </span><span class="comment">// Device address</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="preprocessor">#define HCCHAR_DAD_0                     (0x01UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x00400000</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="preprocessor">#define HCCHAR_DAD_1                     (0x02UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x00800000</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="preprocessor">#define HCCHAR_DAD_2                     (0x04UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x01000000</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="preprocessor">#define HCCHAR_DAD_3                     (0x08UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x02000000</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="preprocessor">#define HCCHAR_DAD_4                     (0x10UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="preprocessor">#define HCCHAR_DAD_5                     (0x20UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="preprocessor">#define HCCHAR_DAD_6                     (0x40UL &lt;&lt; HCCHAR_DAD_Pos)               </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#define HCCHAR_ODDFRM_Pos                (29U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="preprocessor">#define HCCHAR_ODDFRM_Msk                (0x1UL &lt;&lt; HCCHAR_ODDFRM_Pos)             </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#define HCCHAR_ODDFRM                    HCCHAR_ODDFRM_Msk                        </span><span class="comment">// Odd frame</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">#define HCCHAR_CHDIS_Pos                 (30U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="preprocessor">#define HCCHAR_CHDIS_Msk                 (0x1UL &lt;&lt; HCCHAR_CHDIS_Pos)              </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="preprocessor">#define HCCHAR_CHDIS                     HCCHAR_CHDIS_Msk                         </span><span class="comment">// Channel disable</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">#define HCCHAR_CHENA_Pos                 (31U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="preprocessor">#define HCCHAR_CHENA_Msk                 (0x1UL &lt;&lt; HCCHAR_CHENA_Pos)              </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="preprocessor">#define HCCHAR_CHENA                     HCCHAR_CHENA_Msk                         </span><span class="comment">// Channel enable</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span> </div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment">/********************  Bit definition for HCSPLT register  ********************/</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span> </div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="preprocessor">#define HCSPLT_PRTADDR_Pos               (0U)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span><span class="preprocessor">#define HCSPLT_PRTADDR_Msk               (0x7FUL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x0000007F</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="preprocessor">#define HCSPLT_PRTADDR                   HCSPLT_PRTADDR_Msk                       </span><span class="comment">// Port address</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="preprocessor">#define HCSPLT_PRTADDR_0                 (0x01UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="preprocessor">#define HCSPLT_PRTADDR_1                 (0x02UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="preprocessor">#define HCSPLT_PRTADDR_2                 (0x04UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#define HCSPLT_PRTADDR_3                 (0x08UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="preprocessor">#define HCSPLT_PRTADDR_4                 (0x10UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="preprocessor">#define HCSPLT_PRTADDR_5                 (0x20UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="preprocessor">#define HCSPLT_PRTADDR_6                 (0x40UL &lt;&lt; HCSPLT_PRTADDR_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span> </div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span><span class="preprocessor">#define HCSPLT_HUBADDR_Pos               (7U)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="preprocessor">#define HCSPLT_HUBADDR_Msk               (0x7FUL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00003F80</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#define HCSPLT_HUBADDR                   HCSPLT_HUBADDR_Msk                       </span><span class="comment">// Hub address</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span><span class="preprocessor">#define HCSPLT_HUBADDR_0                 (0x01UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span><span class="preprocessor">#define HCSPLT_HUBADDR_1                 (0x02UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span><span class="preprocessor">#define HCSPLT_HUBADDR_2                 (0x04UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="preprocessor">#define HCSPLT_HUBADDR_3                 (0x08UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="preprocessor">#define HCSPLT_HUBADDR_4                 (0x10UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="preprocessor">#define HCSPLT_HUBADDR_5                 (0x20UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="preprocessor">#define HCSPLT_HUBADDR_6                 (0x40UL &lt;&lt; HCSPLT_HUBADDR_Pos)           </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span> </div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="preprocessor">#define HCSPLT_XACTPOS_Pos               (14U)</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#define HCSPLT_XACTPOS_Msk               (0x3UL &lt;&lt; HCSPLT_XACTPOS_Pos)            </span><span class="comment">// 0x0000C000</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="preprocessor">#define HCSPLT_XACTPOS                   HCSPLT_XACTPOS_Msk                       </span><span class="comment">// XACTPOS</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="preprocessor">#define HCSPLT_XACTPOS_0                 (0x1UL &lt;&lt; HCSPLT_XACTPOS_Pos)            </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="preprocessor">#define HCSPLT_XACTPOS_1                 (0x2UL &lt;&lt; HCSPLT_XACTPOS_Pos)            </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="preprocessor">#define HCSPLT_COMPLSPLT_Pos             (16U)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="preprocessor">#define HCSPLT_COMPLSPLT_Msk             (0x1UL &lt;&lt; HCSPLT_COMPLSPLT_Pos)          </span><span class="comment">// 0x00010000</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="preprocessor">#define HCSPLT_COMPLSPLT                 HCSPLT_COMPLSPLT_Msk                     </span><span class="comment">// Do complete split</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="preprocessor">#define HCSPLT_SPLITEN_Pos               (31U)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="preprocessor">#define HCSPLT_SPLITEN_Msk               (0x1UL &lt;&lt; HCSPLT_SPLITEN_Pos)            </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="preprocessor">#define HCSPLT_SPLITEN                   HCSPLT_SPLITEN_Msk                       </span><span class="comment">// Split enable</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">/********************  Bit definition for HCINT register  ********************/</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="preprocessor">#define HCINT_XFER_COMPLETE_Pos          (0U)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span><span class="preprocessor">#define HCINT_XFER_COMPLETE_Msk          (0x1UL &lt;&lt; HCINT_XFER_COMPLETE_Pos)       </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span><span class="preprocessor">#define HCINT_XFER_COMPLETE              HCINT_XFER_COMPLETE_Msk                  </span><span class="comment">// Transfer completed</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define HCINT_HALTED_Pos                 (1U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span><span class="preprocessor">#define HCINT_HALTED_Msk                 (0x1UL &lt;&lt; HCINT_HALTED_Pos)              </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span><span class="preprocessor">#define HCINT_HALTED                     HCINT_HALTED_Msk                         </span><span class="comment">// Channel halted</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define HCINT_AHB_ERR_Pos                (2U)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span><span class="preprocessor">#define HCINT_AHB_ERR_Msk                (0x1UL &lt;&lt; HCINT_AHB_ERR_Pos)              </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span><span class="preprocessor">#define HCINT_AHB_ERR                     HCINT_AHB_ERR_Msk                         </span><span class="comment">// AHB error</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">#define HCINT_STALL_Pos                  (3U)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="preprocessor">#define HCINT_STALL_Msk                  (0x1UL &lt;&lt; HCINT_STALL_Pos)               </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="preprocessor">#define HCINT_STALL                      HCINT_STALL_Msk                          </span><span class="comment">// STALL response received interrupt</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">#define HCINT_NAK_Pos                    (4U)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="preprocessor">#define HCINT_NAK_Msk                    (0x1UL &lt;&lt; HCINT_NAK_Pos)                 </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="preprocessor">#define HCINT_NAK                        HCINT_NAK_Msk                            </span><span class="comment">// NAK response received interrupt</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="preprocessor">#define HCINT_ACK_Pos                    (5U)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span><span class="preprocessor">#define HCINT_ACK_Msk                    (0x1UL &lt;&lt; HCINT_ACK_Pos)                 </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span><span class="preprocessor">#define HCINT_ACK                        HCINT_ACK_Msk                            </span><span class="comment">// ACK response received/transmitted interrupt</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="preprocessor">#define HCINT_NYET_Pos                   (6U)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span><span class="preprocessor">#define HCINT_NYET_Msk                   (0x1UL &lt;&lt; HCINT_NYET_Pos)                </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">#define HCINT_NYET                       HCINT_NYET_Msk                           </span><span class="comment">// Response received interrupt</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">#define HCINT_XACT_ERR_Pos               (7U)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">#define HCINT_XACT_ERR_Msk               (0x1UL &lt;&lt; HCINT_XACT_ERR_Pos)            </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span><span class="preprocessor">#define HCINT_XACT_ERR                   HCINT_XACT_ERR_Msk                       </span><span class="comment">// Transaction error</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#define HCINT_BABBLE_ERR_Pos             (8U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="preprocessor">#define HCINT_BABBLE_ERR_Msk             (0x1UL &lt;&lt; HCINT_BABBLE_ERR_Pos)          </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="preprocessor">#define HCINT_BABBLE_ERR                 HCINT_BABBLE_ERR_Msk                     </span><span class="comment">// Babble error</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">#define HCINT_FARME_OVERRUN_Pos          (9U)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="preprocessor">#define HCINT_FARME_OVERRUN_Msk          (0x1UL &lt;&lt; HCINT_FARME_OVERRUN_Pos)       </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="preprocessor">#define HCINT_FARME_OVERRUN              HCINT_FARME_OVERRUN_Msk                  </span><span class="comment">// Frame overrun</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="preprocessor">#define HCINT_DATATOGGLE_ERR_Pos         (10U)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="preprocessor">#define HCINT_DATATOGGLE_ERR_Msk         (0x1UL &lt;&lt; HCINT_DATATOGGLE_ERR_Pos)      </span><span class="comment">// 0x00000400</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="preprocessor">#define HCINT_DATATOGGLE_ERR             HCINT_DATATOGGLE_ERR_Msk                 </span><span class="comment">// Data toggle error</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="preprocessor">#define HCINT_BUFFER_NA_Pos             (11U)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span><span class="preprocessor">#define HCINT_BUFFER_NA_Msk             (0x1UL &lt;&lt; HCINT_BUFFER_NA_Pos)          </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="preprocessor">#define HCINT_BUFFER_NA                 HCINT_BUFFER_NA_Msk                     </span><span class="comment">// Buffer not available interrupt</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="preprocessor">#define HCINT_XCS_XACT_ERR_Pos           (12U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="preprocessor">#define HCINT_XCS_XACT_ERR_Msk           (0x1UL &lt;&lt; HCINT_XCS_XACT_ERR_Pos)        </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="preprocessor">#define HCINT_XCS_XACT_ERR               HCINT_XCS_XACT_ERR_Msk                   </span><span class="comment">// Excessive transaction error</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">#define HCINT_DESC_ROLLOVER_Pos          (13U)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="preprocessor">#define HCINT_DESC_ROLLOVER_Msk          (0x1UL &lt;&lt; HCINT_DESC_ROLLOVER_Pos)       </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span><span class="preprocessor">#define HCINT_DESC_ROLLOVER              HCINT_DESC_ROLLOVER_Msk                  </span><span class="comment">// Descriptor rollover</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span> </div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span><span class="comment">/********************  Bit definition for DIEPINT register  ********************/</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span><span class="preprocessor">#define DIEPINT_XFRC_Pos                 (0U)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="preprocessor">#define DIEPINT_XFRC_Msk                 (0x1UL &lt;&lt; DIEPINT_XFRC_Pos)              </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span><span class="preprocessor">#define DIEPINT_XFRC                     DIEPINT_XFRC_Msk                         </span><span class="comment">// Transfer completed interrupt</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span><span class="preprocessor">#define DIEPINT_EPDISD_Pos               (1U)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="preprocessor">#define DIEPINT_EPDISD_Msk               (0x1UL &lt;&lt; DIEPINT_EPDISD_Pos)            </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="preprocessor">#define DIEPINT_EPDISD                   DIEPINT_EPDISD_Msk                       </span><span class="comment">// Endpoint disabled interrupt</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="preprocessor">#define DIEPINT_AHBERR_Pos               (2U)</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#define DIEPINT_AHBERR_Msk               (0x1UL &lt;&lt; DIEPINT_AHBERR_Pos)            </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="preprocessor">#define DIEPINT_AHBERR                   DIEPINT_AHBERR_Msk                       </span><span class="comment">// AHB Error (AHBErr) during an IN transaction</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="preprocessor">#define DIEPINT_TOC_Pos                  (3U)</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="preprocessor">#define DIEPINT_TOC_Msk                  (0x1UL &lt;&lt; DIEPINT_TOC_Pos)               </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="preprocessor">#define DIEPINT_TOC                      DIEPINT_TOC_Msk                          </span><span class="comment">// Timeout condition</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="preprocessor">#define DIEPINT_ITTXFE_Pos               (4U)</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="preprocessor">#define DIEPINT_ITTXFE_Msk               (0x1UL &lt;&lt; DIEPINT_ITTXFE_Pos)            </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span><span class="preprocessor">#define DIEPINT_ITTXFE                   DIEPINT_ITTXFE_Msk                       </span><span class="comment">// IN token received when TxFIFO is empty</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span><span class="preprocessor">#define DIEPINT_INEPNM_Pos               (5U)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">#define DIEPINT_INEPNM_Msk               (0x1UL &lt;&lt; DIEPINT_INEPNM_Pos)            </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span><span class="preprocessor">#define DIEPINT_INEPNM                   DIEPINT_INEPNM_Msk                       </span><span class="comment">// IN token received with EP mismatch</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span><span class="preprocessor">#define DIEPINT_INEPNE_Pos               (6U)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">#define DIEPINT_INEPNE_Msk               (0x1UL &lt;&lt; DIEPINT_INEPNE_Pos)            </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="preprocessor">#define DIEPINT_INEPNE                   DIEPINT_INEPNE_Msk                       </span><span class="comment">// IN endpoint NAK effective</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="preprocessor">#define DIEPINT_TXFE_Pos                 (7U)</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="preprocessor">#define DIEPINT_TXFE_Msk                 (0x1UL &lt;&lt; DIEPINT_TXFE_Pos)              </span><span class="comment">// 0x00000080</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="preprocessor">#define DIEPINT_TXFE                     DIEPINT_TXFE_Msk                         </span><span class="comment">// Transmit FIFO empty</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="preprocessor">#define DIEPINT_TXFIFOUDRN_Pos           (8U)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define DIEPINT_TXFIFOUDRN_Msk           (0x1UL &lt;&lt; DIEPINT_TXFIFOUDRN_Pos)        </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#define DIEPINT_TXFIFOUDRN               DIEPINT_TXFIFOUDRN_Msk                   </span><span class="comment">// Transmit Fifo Underrun</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="preprocessor">#define DIEPINT_BNA_Pos                  (9U)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#define DIEPINT_BNA_Msk                  (0x1UL &lt;&lt; DIEPINT_BNA_Pos)               </span><span class="comment">// 0x00000200</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">#define DIEPINT_BNA                      DIEPINT_BNA_Msk                          </span><span class="comment">// Buffer not available interrupt</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define DIEPINT_PKTDRPSTS_Pos            (11U)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">#define DIEPINT_PKTDRPSTS_Msk            (0x1UL &lt;&lt; DIEPINT_PKTDRPSTS_Pos)         </span><span class="comment">// 0x00000800</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="preprocessor">#define DIEPINT_PKTDRPSTS                DIEPINT_PKTDRPSTS_Msk                    </span><span class="comment">// Packet dropped status</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="preprocessor">#define DIEPINT_BERR_Pos                 (12U)</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="preprocessor">#define DIEPINT_BERR_Msk                 (0x1UL &lt;&lt; DIEPINT_BERR_Pos)              </span><span class="comment">// 0x00001000</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#define DIEPINT_BERR                     DIEPINT_BERR_Msk                         </span><span class="comment">// Babble error interrupt</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="preprocessor">#define DIEPINT_NAK_Pos                  (13U)</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="preprocessor">#define DIEPINT_NAK_Msk                  (0x1UL &lt;&lt; DIEPINT_NAK_Pos)               </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#define DIEPINT_NAK                      DIEPINT_NAK_Msk                          </span><span class="comment">// NAK interrupt</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span> </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">/********************  Bit definition for DIEPTSIZ register  ********************/</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="preprocessor">#define DIEPTSIZ_XFRSIZ_Pos              (0U)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#define DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL &lt;&lt; DIEPTSIZ_XFRSIZ_Pos)       </span><span class="comment">// 0x0007FFFF</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">#define DIEPTSIZ_XFRSIZ                  DIEPTSIZ_XFRSIZ_Msk                      </span><span class="comment">// Transfer size</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#define DIEPTSIZ_PKTCNT_Pos              (19U)</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="preprocessor">#define DIEPTSIZ_PKTCNT_Msk              (0x3FFUL &lt;&lt; DIEPTSIZ_PKTCNT_Pos)         </span><span class="comment">// 0x1FF80000</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#define DIEPTSIZ_PKTCNT                  DIEPTSIZ_PKTCNT_Msk                      </span><span class="comment">// Packet count</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#define DIEPTSIZ_MULCNT_Pos              (29U)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="preprocessor">#define DIEPTSIZ_MULCNT_Msk              (0x3UL &lt;&lt; DIEPTSIZ_MULCNT_Pos)           </span><span class="comment">// 0x60000000</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">#define DIEPTSIZ_MULCNT                  DIEPTSIZ_MULCNT_Msk                      </span><span class="comment">// Packet count</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">                                                                                  /********************  Bit definition for HCTSIZ register  ********************/</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="preprocessor">#define HCTSIZ_XFRSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#define HCTSIZ_XFRSIZ_Msk                (0x7FFFFUL &lt;&lt; HCTSIZ_XFRSIZ_Pos)         </span><span class="comment">// 0x0007FFFF</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="preprocessor">#define HCTSIZ_XFRSIZ                    HCTSIZ_XFRSIZ_Msk                        </span><span class="comment">// Transfer size</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="preprocessor">#define HCTSIZ_PKTCNT_Pos                (19U)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define HCTSIZ_PKTCNT_Msk                (0x3FFUL &lt;&lt; HCTSIZ_PKTCNT_Pos)           </span><span class="comment">// 0x1FF80000</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">#define HCTSIZ_PKTCNT                    HCTSIZ_PKTCNT_Msk                        </span><span class="comment">// Packet count</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">#define HCTSIZ_DOPING_Pos                (31U)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">#define HCTSIZ_DOPING_Msk                (0x1UL &lt;&lt; HCTSIZ_DOPING_Pos)             </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="preprocessor">#define HCTSIZ_DOPING                    HCTSIZ_DOPING_Msk                        </span><span class="comment">// Do PING</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="preprocessor">#define HCTSIZ_PID_Pos                  (29U)</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="preprocessor">#define HCTSIZ_PID_Msk                  (0x3UL &lt;&lt; HCTSIZ_PID_Pos)               </span><span class="comment">// 0x60000000</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="preprocessor">#define HCTSIZ_PID                      HCTSIZ_PID_Msk                          </span><span class="comment">// Data PID</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span> </div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">/********************  Bit definition for DIEPDMA register  ********************/</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="preprocessor">#define DIEPDMA_DMAADDR_Pos              (0U)</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="preprocessor">#define DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFUL &lt;&lt; DIEPDMA_DMAADDR_Pos)    </span><span class="comment">// 0xFFFFFFFF</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="preprocessor">#define DIEPDMA_DMAADDR                  DIEPDMA_DMAADDR_Msk                      </span><span class="comment">// DMA address</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span><span class="comment">/********************  Bit definition for HCDMA register  ********************/</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="preprocessor">#define HCDMA_DMAADDR_Pos                (0U)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="preprocessor">#define HCDMA_DMAADDR_Msk                (0xFFFFFFFFUL &lt;&lt; HCDMA_DMAADDR_Pos)      </span><span class="comment">// 0xFFFFFFFF</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="preprocessor">#define HCDMA_DMAADDR                    HCDMA_DMAADDR_Msk                        </span><span class="comment">// DMA address</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span> </div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">                                                                                  /********************  Bit definition for DTXFSTS register  ********************/</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">#define DTXFSTS_INEPTFSAV_Pos            (0U)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="preprocessor">#define DTXFSTS_INEPTFSAV_Msk            (0xFFFFUL &lt;&lt; DTXFSTS_INEPTFSAV_Pos)      </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span><span class="preprocessor">#define DTXFSTS_INEPTFSAV                DTXFSTS_INEPTFSAV_Msk                    </span><span class="comment">// IN endpoint TxFIFO space available</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span> </div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="comment">                                                                                  /********************  Bit definition for DIEPTXF register  ********************/</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span><span class="preprocessor">#define DIEPTXF_INEPTXSA_Pos             (0U)</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span><span class="preprocessor">#define DIEPTXF_INEPTXSA_Msk             (0xFFFFUL &lt;&lt; DIEPTXF_INEPTXSA_Pos)       </span><span class="comment">// 0x0000FFFF</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#define DIEPTXF_INEPTXSA                 DIEPTXF_INEPTXSA_Msk                     </span><span class="comment">// IN endpoint FIFOx transmit RAM start address</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="preprocessor">#define DIEPTXF_INEPTXFD_Pos             (16U)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="preprocessor">#define DIEPTXF_INEPTXFD_Msk             (0xFFFFUL &lt;&lt; DIEPTXF_INEPTXFD_Pos)       </span><span class="comment">// 0xFFFF0000</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="preprocessor">#define DIEPTXF_INEPTXFD                 DIEPTXF_INEPTXFD_Msk                     </span><span class="comment">// IN endpoint TxFIFO depth</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span> </div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span> </div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment">/********************  Bit definition for Common EPCTL register  ********************/</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="preprocessor">#define EPCTL_MPSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="preprocessor">#define EPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; EPCTL_MPSIZ_Pos)           </span><span class="comment">// 0x000007FF</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="preprocessor">#define EPCTL_MPSIZ                    EPCTL_MPSIZ_Msk                        </span><span class="comment">// Maximum packet size          //Bit 1</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">#define EPCTL_USBAEP_Pos               (15U)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span><span class="preprocessor">#define EPCTL_USBAEP_Msk               (0x1UL &lt;&lt; EPCTL_USBAEP_Pos)            </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="preprocessor">#define EPCTL_USBAEP                   EPCTL_USBAEP_Msk                       </span><span class="comment">// USB active endpoint</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="preprocessor">#define EPCTL_NAKSTS_Pos               (17U)</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="preprocessor">#define EPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; EPCTL_NAKSTS_Pos)            </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">#define EPCTL_NAKSTS                   EPCTL_NAKSTS_Msk                       </span><span class="comment">// NAK status</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">#define EPCTL_EPTYP_Pos                (18U)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="preprocessor">#define EPCTL_EPTYP_Msk                (0x3UL &lt;&lt; EPCTL_EPTYP_Pos)             </span><span class="comment">// 0x000C0000</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">#define EPCTL_EPTYP                    EPCTL_EPTYP_Msk                        </span><span class="comment">// Endpoint type</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="preprocessor">#define EPCTL_EPTYP_0                  (0x1UL &lt;&lt; EPCTL_EPTYP_Pos)             </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="preprocessor">#define EPCTL_EPTYP_1                  (0x2UL &lt;&lt; EPCTL_EPTYP_Pos)             </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">#define EPCTL_SNPM                     EPCTL_SNPM_Msk                         </span><span class="comment">// Snoop mode</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">#define EPCTL_STALL_Pos                (21U)</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="preprocessor">#define EPCTL_STALL_Msk                (0x1UL &lt;&lt; EPCTL_STALL_Pos)             </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define EPCTL_STALL                    EPCTL_STALL_Msk                        </span><span class="comment">// STALL handshake</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="preprocessor">#define EPCTL_CNAK_Pos                 (26U)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="preprocessor">#define EPCTL_CNAK_Msk                 (0x1UL &lt;&lt; EPCTL_CNAK_Pos)              </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#define EPCTL_CNAK                     EPCTL_CNAK_Msk                         </span><span class="comment">// Clear NAK</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="preprocessor">#define EPCTL_SNAK_Pos                 (27U)</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="preprocessor">#define EPCTL_SNAK_Msk                 (0x1UL &lt;&lt; EPCTL_SNAK_Pos)              </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="preprocessor">#define EPCTL_SNAK                     EPCTL_SNAK_Msk                         </span><span class="comment">// Set NAK</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="preprocessor">#define EPCTL_SD0PID_SEVNFRM_Pos       (28U)</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="preprocessor">#define EPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; EPCTL_SD0PID_SEVNFRM_Pos)    </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="preprocessor">#define EPCTL_SD0PID_SEVNFRM           EPCTL_SD0PID_SEVNFRM_Msk               </span><span class="comment">// Set DATA0 PID</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="preprocessor">#define EPCTL_SODDFRM_Pos              (29U)</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="preprocessor">#define EPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; EPCTL_SODDFRM_Pos)           </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#define EPCTL_SODDFRM                  EPCTL_SODDFRM_Msk                      </span><span class="comment">// Set odd frame</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="preprocessor">#define EPCTL_EPDIS_Pos                (30U)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="preprocessor">#define EPCTL_EPDIS_Msk                (0x1UL &lt;&lt; EPCTL_EPDIS_Pos)             </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#define EPCTL_EPDIS                    EPCTL_EPDIS_Msk                        </span><span class="comment">// Endpoint disable</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span><span class="preprocessor">#define EPCTL_EPENA_Pos                (31U)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span><span class="preprocessor">#define EPCTL_EPENA_Msk                (0x1UL &lt;&lt; EPCTL_EPENA_Pos)             </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="preprocessor">#define EPCTL_EPENA                    EPCTL_EPENA_Msk                        </span><span class="comment">// Endpoint enable</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span> </div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">/********************  Bit definition for DOEPCTL register  ********************/</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#define DOEPCTL_MPSIZ_Pos                (0U)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="preprocessor">#define DOEPCTL_MPSIZ_Msk                (0x7FFUL &lt;&lt; DOEPCTL_MPSIZ_Pos)           </span><span class="comment">// 0x000007FF</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="preprocessor">#define DOEPCTL_MPSIZ                    DOEPCTL_MPSIZ_Msk                        </span><span class="comment">// Maximum packet size          //Bit 1</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="preprocessor">#define DOEPCTL_USBAEP_Pos               (15U)</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#define DOEPCTL_USBAEP_Msk               (0x1UL &lt;&lt; DOEPCTL_USBAEP_Pos)            </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="preprocessor">#define DOEPCTL_USBAEP                   DOEPCTL_USBAEP_Msk                       </span><span class="comment">// USB active endpoint</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#define DOEPCTL_NAKSTS_Pos               (17U)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="preprocessor">#define DOEPCTL_NAKSTS_Msk               (0x1UL &lt;&lt; DOEPCTL_NAKSTS_Pos)            </span><span class="comment">// 0x00020000</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">#define DOEPCTL_NAKSTS                   DOEPCTL_NAKSTS_Msk                       </span><span class="comment">// NAK status</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#define DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">#define DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL &lt;&lt; DOEPCTL_SD0PID_SEVNFRM_Pos)    </span><span class="comment">// 0x10000000</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="preprocessor">#define DOEPCTL_SD0PID_SEVNFRM           DOEPCTL_SD0PID_SEVNFRM_Msk               </span><span class="comment">// Set DATA0 PID</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">#define DOEPCTL_SODDFRM_Pos              (29U)</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">#define DOEPCTL_SODDFRM_Msk              (0x1UL &lt;&lt; DOEPCTL_SODDFRM_Pos)           </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">#define DOEPCTL_SODDFRM                  DOEPCTL_SODDFRM_Msk                      </span><span class="comment">// Set odd frame</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">#define DOEPCTL_EPTYP_Pos                (18U)</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">#define DOEPCTL_EPTYP_Msk                (0x3UL &lt;&lt; DOEPCTL_EPTYP_Pos)             </span><span class="comment">// 0x000C0000</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="preprocessor">#define DOEPCTL_EPTYP                    DOEPCTL_EPTYP_Msk                        </span><span class="comment">// Endpoint type</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#define DOEPCTL_EPTYP_0                  (0x1UL &lt;&lt; DOEPCTL_EPTYP_Pos)             </span><span class="comment">// 0x00040000</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">#define DOEPCTL_EPTYP_1                  (0x2UL &lt;&lt; DOEPCTL_EPTYP_Pos)             </span><span class="comment">// 0x00080000</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="preprocessor">#define DOEPCTL_SNPM_Pos                 (20U)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#define DOEPCTL_SNPM_Msk                 (0x1UL &lt;&lt; DOEPCTL_SNPM_Pos)              </span><span class="comment">// 0x00100000</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">#define DOEPCTL_SNPM                     DOEPCTL_SNPM_Msk                         </span><span class="comment">// Snoop mode</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="preprocessor">#define DOEPCTL_STALL_Pos                (21U)</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="preprocessor">#define DOEPCTL_STALL_Msk                (0x1UL &lt;&lt; DOEPCTL_STALL_Pos)             </span><span class="comment">// 0x00200000</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">#define DOEPCTL_STALL                    DOEPCTL_STALL_Msk                        </span><span class="comment">// STALL handshake</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="preprocessor">#define DOEPCTL_CNAK_Pos                 (26U)</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="preprocessor">#define DOEPCTL_CNAK_Msk                 (0x1UL &lt;&lt; DOEPCTL_CNAK_Pos)              </span><span class="comment">// 0x04000000</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">#define DOEPCTL_CNAK                     DOEPCTL_CNAK_Msk                         </span><span class="comment">// Clear NAK</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">#define DOEPCTL_SNAK_Pos                 (27U)</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="preprocessor">#define DOEPCTL_SNAK_Msk                 (0x1UL &lt;&lt; DOEPCTL_SNAK_Pos)              </span><span class="comment">// 0x08000000</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">#define DOEPCTL_SNAK                     DOEPCTL_SNAK_Msk                         </span><span class="comment">// Set NAK</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">#define DOEPCTL_EPDIS_Pos                (30U)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">#define DOEPCTL_EPDIS_Msk                (0x1UL &lt;&lt; DOEPCTL_EPDIS_Pos)             </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="preprocessor">#define DOEPCTL_EPDIS                    DOEPCTL_EPDIS_Msk                        </span><span class="comment">// Endpoint disable</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">#define DOEPCTL_EPENA_Pos                (31U)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">#define DOEPCTL_EPENA_Msk                (0x1UL &lt;&lt; DOEPCTL_EPENA_Pos)             </span><span class="comment">// 0x80000000</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">#define DOEPCTL_EPENA                    DOEPCTL_EPENA_Msk                        </span><span class="comment">// Endpoint enable</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span> </div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment">/********************  Bit definition for DOEPINT register  ********************/</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#define DOEPINT_XFRC_Pos                 (0U)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="preprocessor">#define DOEPINT_XFRC_Msk                 (0x1UL &lt;&lt; DOEPINT_XFRC_Pos)              </span><span class="comment">// 0x00000001</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">#define DOEPINT_XFRC                     DOEPINT_XFRC_Msk                         </span><span class="comment">// Transfer completed interrupt</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="preprocessor">#define DOEPINT_EPDISD_Pos               (1U)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">#define DOEPINT_EPDISD_Msk               (0x1UL &lt;&lt; DOEPINT_EPDISD_Pos)            </span><span class="comment">// 0x00000002</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="preprocessor">#define DOEPINT_EPDISD                   DOEPINT_EPDISD_Msk                       </span><span class="comment">// Endpoint disabled interrupt</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="preprocessor">#define DOEPINT_AHBERR_Pos               (2U)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">#define DOEPINT_AHBERR_Msk               (0x1UL &lt;&lt; DOEPINT_AHBERR_Pos)            </span><span class="comment">// 0x00000004</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="preprocessor">#define DOEPINT_AHBERR                   DOEPINT_AHBERR_Msk                       </span><span class="comment">// AHB Error (AHBErr) during an OUT transaction</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span> </div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="preprocessor">#define DOEPINT_SETUP_Pos                (3U)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span><span class="preprocessor">#define DOEPINT_SETUP_Msk                (0x1UL &lt;&lt; DOEPINT_SETUP_Pos)             </span><span class="comment">// 0x00000008</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="preprocessor">#define DOEPINT_SETUP                    DOEPINT_SETUP_Msk                        </span><span class="comment">// SETUP phase done</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span> </div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="preprocessor">#define DOEPINT_OTEPDIS_Pos              (4U)</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="preprocessor">#define DOEPINT_OTEPDIS_Msk              (0x1UL &lt;&lt; DOEPINT_OTEPDIS_Pos)           </span><span class="comment">// 0x00000010</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="preprocessor">#define DOEPINT_OTEPDIS                  DOEPINT_OTEPDIS_Msk                      </span><span class="comment">// OUT token received when endpoint disabled</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span> </div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">#define DOEPINT_STSPHSRX_Pos             (5U)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="preprocessor">#define DOEPINT_STSPHSRX_Msk             (0x1UL &lt;&lt; DOEPINT_STSPHSRX_Pos)          </span><span class="comment">// 0x00000020</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="preprocessor">#define DOEPINT_STSPHSRX                  DOEPINT_STSPHSRX_Msk                    </span><span class="comment">// Status Phase Received For Control Write</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span> </div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="preprocessor">#define DOEPINT_B2BSTUP_Pos              (6U)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="preprocessor">#define DOEPINT_B2BSTUP_Msk              (0x1UL &lt;&lt; DOEPINT_B2BSTUP_Pos)           </span><span class="comment">// 0x00000040</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="preprocessor">#define DOEPINT_B2BSTUP                  DOEPINT_B2BSTUP_Msk                      </span><span class="comment">// Back-to-back SETUP packets received</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="preprocessor">#define DOEPINT_OUTPKTERR_Pos            (8U)</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="preprocessor">#define DOEPINT_OUTPKTERR_Msk            (0x1UL &lt;&lt; DOEPINT_OUTPKTERR_Pos)         </span><span class="comment">// 0x00000100</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="preprocessor">#define DOEPINT_OUTPKTERR                DOEPINT_OUTPKTERR_Msk                    </span><span class="comment">// OUT packet error</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="preprocessor">#define DOEPINT_NAK_Pos                  (13U)</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="preprocessor">#define DOEPINT_NAK_Msk                  (0x1UL &lt;&lt; DOEPINT_NAK_Pos)               </span><span class="comment">// 0x00002000</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="preprocessor">#define DOEPINT_NAK                      DOEPINT_NAK_Msk                          </span><span class="comment">// NAK Packet is transmitted by the device</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span><span class="preprocessor">#define DOEPINT_NYET_Pos                 (14U)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span><span class="preprocessor">#define DOEPINT_NYET_Msk                 (0x1UL &lt;&lt; DOEPINT_NYET_Pos)              </span><span class="comment">// 0x00004000</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">#define DOEPINT_NYET                     DOEPINT_NYET_Msk                         </span><span class="comment">// NYET interrupt</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span><span class="preprocessor">#define DOEPINT_STPKTRX_Pos              (15U)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="preprocessor">#define DOEPINT_STPKTRX_Msk              (0x1UL &lt;&lt; DOEPINT_STPKTRX_Pos)           </span><span class="comment">// 0x00008000</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="preprocessor">#define DOEPINT_STPKTRX                  DOEPINT_STPKTRX_Msk                      </span><span class="comment">// Setup Packet Received</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">/********************  Bit definition for DOEPTSIZ register  ********************/</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">#define DOEPTSIZ_XFRSIZ_Pos              (0U)</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">#define DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL &lt;&lt; DOEPTSIZ_XFRSIZ_Pos)       </span><span class="comment">// 0x0007FFFF</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">#define DOEPTSIZ_XFRSIZ                  DOEPTSIZ_XFRSIZ_Msk                      </span><span class="comment">// Transfer size</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">#define DOEPTSIZ_PKTCNT_Pos              (19U)</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">#define DOEPTSIZ_PKTCNT_Msk              (0x3FFUL &lt;&lt; DOEPTSIZ_PKTCNT_Pos)         </span><span class="comment">// 0x1FF80000</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">#define DOEPTSIZ_PKTCNT                  DOEPTSIZ_PKTCNT_Msk                      </span><span class="comment">// Packet count</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">#define DOEPTSIZ_STUPCNT_Pos             (29U)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="preprocessor">#define DOEPTSIZ_STUPCNT_Msk             (0x3UL &lt;&lt; DOEPTSIZ_STUPCNT_Pos)          </span><span class="comment">// 0x60000000</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="preprocessor">#define DOEPTSIZ_STUPCNT                 DOEPTSIZ_STUPCNT_Msk                     </span><span class="comment">// SETUP packet count</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="preprocessor">#define DOEPTSIZ_STUPCNT_0               (0x1UL &lt;&lt; DOEPTSIZ_STUPCNT_Pos)          </span><span class="comment">// 0x20000000</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">#define DOEPTSIZ_STUPCNT_1               (0x2UL &lt;&lt; DOEPTSIZ_STUPCNT_Pos)          </span><span class="comment">// 0x40000000</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">/********************  Bit definition for PCGCTL register  ********************/</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">#define PCGCCTL_IF_DEV_MODE              TU_BIT(31)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="preprocessor">#define PCGCCTL_P2HD_PRT_SPD_MASK        (0x3ul &lt;&lt; 29)</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="preprocessor">#define PCGCCTL_P2HD_PRT_SPD_SHIFT       29</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="preprocessor">#define PCGCCTL_P2HD_DEV_ENUM_SPD_MASK   (0x3ul &lt;&lt; 27)</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="preprocessor">#define PCGCCTL_P2HD_DEV_ENUM_SPD_SHIFT  27</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">#define PCGCCTL_MAC_DEV_ADDR_MASK        (0x7ful &lt;&lt; 20)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span><span class="preprocessor">#define PCGCCTL_MAC_DEV_ADDR_SHIFT       20</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span><span class="preprocessor">#define PCGCCTL_MAX_TERMSEL              TU_BIT(19)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="preprocessor">#define PCGCCTL_MAX_XCVRSELECT_MASK      (0x3ul &lt;&lt; 17)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="preprocessor">#define PCGCCTL_MAX_XCVRSELECT_SHIFT     17</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="preprocessor">#define PCGCCTL_PORT_POWER               TU_BIT(16)</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="preprocessor">#define PCGCCTL_PRT_CLK_SEL_MASK         (0x3ul &lt;&lt; 14)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="preprocessor">#define PCGCCTL_PRT_CLK_SEL_SHIFT        14</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="preprocessor">#define PCGCCTL_ESS_REG_RESTORED         TU_BIT(13)</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="preprocessor">#define PCGCCTL_EXTND_HIBER_SWITCH       TU_BIT(12)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="preprocessor">#define PCGCCTL_EXTND_HIBER_PWRCLMP      TU_BIT(11)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span><span class="preprocessor">#define PCGCCTL_ENBL_EXTND_HIBER         TU_BIT(10)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">#define PCGCCTL_RESTOREMODE              TU_BIT(9)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span><span class="preprocessor">#define PCGCCTL_RESETAFTSUSP             TU_BIT(8)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span><span class="preprocessor">#define PCGCCTL_DEEP_SLEEP               TU_BIT(7)</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#define PCGCCTL_PHY_IN_SLEEP             TU_BIT(6)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span><span class="preprocessor">#define PCGCCTL_ENBL_SLEEP_GATING        TU_BIT(5)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span><span class="preprocessor">#define PCGCCTL_RSTPDWNMODULE            TU_BIT(3)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="preprocessor">#define PCGCCTL_PWRCLMP                  TU_BIT(2)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="preprocessor">#define PCGCCTL_GATEHCLK                 TU_BIT(1)</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">#define PCGCCTL_STOPPCLK                 TU_BIT(0)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="preprocessor">#define PCGCTL1_TIMER                   (0x3ul &lt;&lt; 1)</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="preprocessor">#define PCGCTL1_GATEEN                  TU_BIT(0)</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span> }</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="adwc2__type_8h_html_a04047bc6d40cbc238c8b228bf6b5e6b2"><div class="ttname"><a href="dwc2__type_8h.html#a04047bc6d40cbc238c8b228bf6b5e6b2">dwc2_gotgctl_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_gotgctl_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a14578220ebb74c99c01f31ee95a58f73"><div class="ttname"><a href="dwc2__type_8h.html#a14578220ebb74c99c01f31ee95a58f73">dwc2_ghwcfg4_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_ghwcfg4_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a1b7e97dfa2f708f4120c6bf9240eecfb"><div class="ttname"><a href="dwc2__type_8h.html#a1b7e97dfa2f708f4120c6bf9240eecfb">dwc2_grxstsp_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_grxstsp_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a286d75b7912d7d12be57312a5dcafe15"><div class="ttname"><a href="dwc2__type_8h.html#a286d75b7912d7d12be57312a5dcafe15">dwc2_channel_tsize_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_channel_tsize_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32fa071f23208c344855ad4e091e22548bd3"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa071f23208c344855ad4e091e22548bd3">GHWCFFG2_OPMODE_NON_OTG_DEVICE</a></div><div class="ttdeci">@ GHWCFFG2_OPMODE_NON_OTG_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00099">dwc2_type.h:99</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32fa5914243b96ad53c3dd8ce0a60afe1998"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa5914243b96ad53c3dd8ce0a60afe1998">GHWCFG2_OPMODE_SRP</a></div><div class="ttdeci">@ GHWCFG2_OPMODE_SRP</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00096">dwc2_type.h:96</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32fa6981d2e0b1b9bd3cddfa1e7cca2e02dd"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa6981d2e0b1b9bd3cddfa1e7cca2e02dd">GHWCFG2_OPMODE_SRP_HOST</a></div><div class="ttdeci">@ GHWCFG2_OPMODE_SRP_HOST</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00100">dwc2_type.h:100</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32fa9c928d15da8b88e5a317b8bd8e529050"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fa9c928d15da8b88e5a317b8bd8e529050">GHWCFG2_OPMODE_SRP_DEVICE</a></div><div class="ttdeci">@ GHWCFG2_OPMODE_SRP_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00098">dwc2_type.h:98</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32faae6220f4fa31be5cdcc7c869fccb309e"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32faae6220f4fa31be5cdcc7c869fccb309e">GHWCFG2_OPMODE_HNP_SRP</a></div><div class="ttdeci">@ GHWCFG2_OPMODE_HNP_SRP</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00095">dwc2_type.h:95</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32fac5493a80c6f029d32b81412e6cf6de74"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fac5493a80c6f029d32b81412e6cf6de74">GHWCFG2_OPMODE_NON_OTG_HOST</a></div><div class="ttdeci">@ GHWCFG2_OPMODE_NON_OTG_HOST</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00101">dwc2_type.h:101</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a30b89a43f01e21203ad6cb07d18db32fadc63a8d43fad75eaef90ebdcd59ee565"><div class="ttname"><a href="dwc2__type_8h.html#a30b89a43f01e21203ad6cb07d18db32fadc63a8d43fad75eaef90ebdcd59ee565">GHWCFG2_OPMODE_NON_HNP_NON_SRP</a></div><div class="ttdeci">@ GHWCFG2_OPMODE_NON_HNP_NON_SRP</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00097">dwc2_type.h:97</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a3932770a7329190358d98a9f463c6a59"><div class="ttname"><a href="dwc2__type_8h.html#a3932770a7329190358d98a9f463c6a59">TU_VERIFY_STATIC</a></div><div class="ttdeci">TU_VERIFY_STATIC(sizeof(dwc2_gotgctl_t)==4, &quot;incorrect size&quot;)</div></div>
<div class="ttc" id="adwc2__type_8h_html_a41f08a5113be515a1eccc7a7e5e6c95c"><div class="ttname"><a href="dwc2__type_8h.html#a41f08a5113be515a1eccc7a7e5e6c95c">dwc2_hptxsts_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_hptxsts_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a52ddd4c4b4e9992ab3bf5f5f8fdfd696ab55785d523c7e8238af2bdbc4c0adc05"><div class="ttname"><a href="dwc2__type_8h.html#a52ddd4c4b4e9992ab3bf5f5f8fdfd696ab55785d523c7e8238af2bdbc4c0adc05">HCTSIZ_PID_MDATA</a></div><div class="ttdeci">@ HCTSIZ_PID_MDATA</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00148">dwc2_type.h:148</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a5c0bfe186e4d64c38a6c4fb9a76a9419a27a088fb7e7e16fb2bba39a98722397f"><div class="ttname"><a href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a27a088fb7e7e16fb2bba39a98722397f">GHWCFG2_FSPHY_UTMI</a></div><div class="ttdeci">@ GHWCFG2_FSPHY_UTMI</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00120">dwc2_type.h:120</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a5c0bfe186e4d64c38a6c4fb9a76a9419a538bbc13f2d8afc95509f1af0a6899c4"><div class="ttname"><a href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a538bbc13f2d8afc95509f1af0a6899c4">GHWCFG2_FSPHY_NOT_SUPPORTED</a></div><div class="ttdeci">@ GHWCFG2_FSPHY_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00118">dwc2_type.h:118</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a5c0bfe186e4d64c38a6c4fb9a76a9419a9e2623f95a4431436cf2852ee2868ee7"><div class="ttname"><a href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419a9e2623f95a4431436cf2852ee2868ee7">GHWCFG2_FSPHY_ULPI</a></div><div class="ttdeci">@ GHWCFG2_FSPHY_ULPI</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00121">dwc2_type.h:121</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a5c0bfe186e4d64c38a6c4fb9a76a9419abf5079bbea1e5ba6e7d313124e362857"><div class="ttname"><a href="dwc2__type_8h.html#a5c0bfe186e4d64c38a6c4fb9a76a9419abf5079bbea1e5ba6e7d313124e362857">GHWCFG2_FSPHY_DEDICATED</a></div><div class="ttdeci">@ GHWCFG2_FSPHY_DEDICATED</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00119">dwc2_type.h:119</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a64066ecf5b68986b979ee4e41964b017a3ab81d407c699d9197b8714c88468e97"><div class="ttname"><a href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a3ab81d407c699d9197b8714c88468e97">HCTSIZ_PID_DATA2</a></div><div class="ttdeci">@ HCTSIZ_PID_DATA2</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00143">dwc2_type.h:143</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a64066ecf5b68986b979ee4e41964b017a400aa4d199f8515985366fd8937f0d03"><div class="ttname"><a href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a400aa4d199f8515985366fd8937f0d03">HCTSIZ_PID_DATA1</a></div><div class="ttdeci">@ HCTSIZ_PID_DATA1</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00144">dwc2_type.h:144</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a64066ecf5b68986b979ee4e41964b017a55185920520007fbdb5f64e0b7763e57"><div class="ttname"><a href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017a55185920520007fbdb5f64e0b7763e57">HCTSIZ_PID_DATA0</a></div><div class="ttdeci">@ HCTSIZ_PID_DATA0</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00142">dwc2_type.h:142</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a64066ecf5b68986b979ee4e41964b017aab195eb797b242620a152421e2ba88aa"><div class="ttname"><a href="dwc2__type_8h.html#a64066ecf5b68986b979ee4e41964b017aab195eb797b242620a152421e2ba88aa">HCTSIZ_PID_SETUP</a></div><div class="ttdeci">@ HCTSIZ_PID_SETUP</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00145">dwc2_type.h:145</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7378af4faef86e8b2bea8277617c0890a1929ffe13b4cf830285e2243d2667ab8"><div class="ttname"><a href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a1929ffe13b4cf830285e2243d2667ab8">HPRT_SPEED_FULL</a></div><div class="ttdeci">@ HPRT_SPEED_FULL</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00132">dwc2_type.h:132</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7378af4faef86e8b2bea8277617c0890a46b6662ac2a383110dcc8f34588018b5"><div class="ttname"><a href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a46b6662ac2a383110dcc8f34588018b5">HPRT_SPEED_HIGH</a></div><div class="ttdeci">@ HPRT_SPEED_HIGH</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00131">dwc2_type.h:131</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7378af4faef86e8b2bea8277617c0890a7ac44832b891916f935e6cb14f006066"><div class="ttname"><a href="dwc2__type_8h.html#a7378af4faef86e8b2bea8277617c0890a7ac44832b891916f935e6cb14f006066">HPRT_SPEED_LOW</a></div><div class="ttdeci">@ HPRT_SPEED_LOW</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00134">dwc2_type.h:133</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7e2a066bd5c9537cb1c73d6974cce2bca2f9abde44b520551ef47e8c97b1fe95d"><div class="ttname"><a href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bca2f9abde44b520551ef47e8c97b1fe95d">GHWCFG2_HSPHY_UTMI</a></div><div class="ttdeci">@ GHWCFG2_HSPHY_UTMI</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00111">dwc2_type.h:111</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7e2a066bd5c9537cb1c73d6974cce2bcaca1cad56a95c230d80be1ee936dbf925"><div class="ttname"><a href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcaca1cad56a95c230d80be1ee936dbf925">GHWCFG2_HSPHY_ULPI</a></div><div class="ttdeci">@ GHWCFG2_HSPHY_ULPI</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00112">dwc2_type.h:112</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7e2a066bd5c9537cb1c73d6974cce2bcacdb7754441680a5e6dac678f1eeee68f"><div class="ttname"><a href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcacdb7754441680a5e6dac678f1eeee68f">GHWCFG2_HSPHY_NOT_SUPPORTED</a></div><div class="ttdeci">@ GHWCFG2_HSPHY_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00110">dwc2_type.h:110</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a7e2a066bd5c9537cb1c73d6974cce2bcad88a5ca3481d19fd3228f0289967ef2c"><div class="ttname"><a href="dwc2__type_8h.html#a7e2a066bd5c9537cb1c73d6974cce2bcad88a5ca3481d19fd3228f0289967ef2c">GHWCFG2_HSPHY_UTMI_ULPI</a></div><div class="ttdeci">@ GHWCFG2_HSPHY_UTMI_ULPI</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00113">dwc2_type.h:113</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a8824bbbdac85ebecb2271b673790aee5a078f64e9741de4db81f536abc489df12"><div class="ttname"><a href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a078f64e9741de4db81f536abc489df12">HCCHAR_EPTYPE_CONTROL</a></div><div class="ttdeci">@ HCCHAR_EPTYPE_CONTROL</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00168">dwc2_type.h:168</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a8824bbbdac85ebecb2271b673790aee5a2ad8387019382f8062245a8cdc49c6be"><div class="ttname"><a href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a2ad8387019382f8062245a8cdc49c6be">HCCHAR_EPTYPE_BULK</a></div><div class="ttdeci">@ HCCHAR_EPTYPE_BULK</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00170">dwc2_type.h:170</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a8824bbbdac85ebecb2271b673790aee5a4c064d98a697c3b4c451637870d74cb8"><div class="ttname"><a href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a4c064d98a697c3b4c451637870d74cb8">HCCHAR_EPTYPE_INTERRUPT</a></div><div class="ttdeci">@ HCCHAR_EPTYPE_INTERRUPT</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00172">dwc2_type.h:171</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a8824bbbdac85ebecb2271b673790aee5a91ad97730b8907e09792ed92e05e78ff"><div class="ttname"><a href="dwc2__type_8h.html#a8824bbbdac85ebecb2271b673790aee5a91ad97730b8907e09792ed92e05e78ff">HCCHAR_EPTYPE_ISOCHRONOUS</a></div><div class="ttdeci">@ HCCHAR_EPTYPE_ISOCHRONOUS</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00169">dwc2_type.h:169</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a89f208c66c1840c6788be378e34aa079"><div class="ttname"><a href="dwc2__type_8h.html#a89f208c66c1840c6788be378e34aa079">dwc2_gotgint_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_gotgint_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a90d670a796051a1926ec266651d886ba"><div class="ttname"><a href="dwc2__type_8h.html#a90d670a796051a1926ec266651d886ba">dwc2_ep_tsize_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_ep_tsize_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a92a045b44579eea64c064cfe975a2253ab2ec846ff6e09d1d3548a05d6df257ea"><div class="ttname"><a href="dwc2__type_8h.html#a92a045b44579eea64c064cfe975a2253ab2ec846ff6e09d1d3548a05d6df257ea">GINTSTS_CMODE_HOST</a></div><div class="ttdeci">@ GINTSTS_CMODE_HOST</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00138">dwc2_type.h:138</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a92a045b44579eea64c064cfe975a2253ad1c6320d4e37b6eab9ba7badcd5674f2"><div class="ttname"><a href="dwc2__type_8h.html#a92a045b44579eea64c064cfe975a2253ad1c6320d4e37b6eab9ba7badcd5674f2">GINTSTS_CMODE_DEVICE</a></div><div class="ttdeci">@ GINTSTS_CMODE_DEVICE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00137">dwc2_type.h:137</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a97fce08f3b325029004abe07a57c1faf"><div class="ttname"><a href="dwc2__type_8h.html#a97fce08f3b325029004abe07a57c1faf">dwc2_grstctl_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_grstctl_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a985075ca8553f6d9fefdfd3bd3d57b3ea5239b90fec1999f9db2bebfc947034ca"><div class="ttname"><a href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea5239b90fec1999f9db2bebfc947034ca">GRXSTS_PKTSTS_GLOBALOUTNAK</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_GLOBALOUTNAK</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00152">dwc2_type.h:152</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a985075ca8553f6d9fefdfd3bd3d57b3ea8dd19382b95c306e2e385bde66cdaa55"><div class="ttname"><a href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea8dd19382b95c306e2e385bde66cdaa55">GRXSTS_PKTSTS_SETUPDONE</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_SETUPDONE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00155">dwc2_type.h:155</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a985075ca8553f6d9fefdfd3bd3d57b3ea94d438d622094c8dff70211a2596f777"><div class="ttname"><a href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3ea94d438d622094c8dff70211a2596f777">GRXSTS_PKTSTS_SETUPRX</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_SETUPRX</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00157">dwc2_type.h:156</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a985075ca8553f6d9fefdfd3bd3d57b3eab07b20582203473af7ac722a35929513"><div class="ttname"><a href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3eab07b20582203473af7ac722a35929513">GRXSTS_PKTSTS_OUTDONE</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_OUTDONE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00154">dwc2_type.h:154</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a985075ca8553f6d9fefdfd3bd3d57b3eae1c43407397f3a9f81a41cdcb9640586"><div class="ttname"><a href="dwc2__type_8h.html#a985075ca8553f6d9fefdfd3bd3d57b3eae1c43407397f3a9f81a41cdcb9640586">GRXSTS_PKTSTS_OUTRX</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_OUTRX</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00153">dwc2_type.h:153</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a9b40e37fda7b3422f1965dc47604e0e7a3c695ba22fb76f58c93cd14eebb949fe"><div class="ttname"><a href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a3c695ba22fb76f58c93cd14eebb949fe">GHWCFFG4_PHY_DATA_WIDTH_8_16</a></div><div class="ttdeci">@ GHWCFFG4_PHY_DATA_WIDTH_8_16</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00127">dwc2_type.h:127</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a9b40e37fda7b3422f1965dc47604e0e7a49f67dcc19413598e53770a65d0c7e16"><div class="ttname"><a href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a49f67dcc19413598e53770a65d0c7e16">GHWCFFG4_PHY_DATA_WIDTH_16</a></div><div class="ttdeci">@ GHWCFFG4_PHY_DATA_WIDTH_16</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00126">dwc2_type.h:126</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a9b40e37fda7b3422f1965dc47604e0e7a8231c79bedf4bd70f2b75b9c6456e6f1"><div class="ttname"><a href="dwc2__type_8h.html#a9b40e37fda7b3422f1965dc47604e0e7a8231c79bedf4bd70f2b75b9c6456e6f1">GHWCFFG4_PHY_DATA_WIDTH_8</a></div><div class="ttdeci">@ GHWCFFG4_PHY_DATA_WIDTH_8</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00125">dwc2_type.h:125</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_a9bbd2dcdee724d62c4616d92dbafc1ce"><div class="ttname"><a href="dwc2__type_8h.html#a9bbd2dcdee724d62c4616d92dbafc1ce">dwc2_gahbcfg_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_gahbcfg_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a9d9f00c5a6c8e87330e1becc4871ca4a"><div class="ttname"><a href="dwc2__type_8h.html#a9d9f00c5a6c8e87330e1becc4871ca4a">dwc2_channel_char_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_channel_char_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_a9dcaba64272f09a7812736acdd8bd89e"><div class="ttname"><a href="dwc2__type_8h.html#a9dcaba64272f09a7812736acdd8bd89e">dwc2_gusbcfg_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_gusbcfg_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_ab6a85164bc846e438c8bb5af227c83eb"><div class="ttname"><a href="dwc2__type_8h.html#ab6a85164bc846e438c8bb5af227c83eb">dwc2_channel_split_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_channel_split_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_ab77a612233797e2a1fbba2e31f9ab245a1acfef6519b2cc034bdf45857d7dc8bf"><div class="ttname"><a href="dwc2__type_8h.html#ab77a612233797e2a1fbba2e31f9ab245a1acfef6519b2cc034bdf45857d7dc8bf">GOTGCTL_OTG_VERSION_1_3</a></div><div class="ttdeci">@ GOTGCTL_OTG_VERSION_1_3</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00090">dwc2_type.h:90</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_ab77a612233797e2a1fbba2e31f9ab245acf17e0ba7c83272882012aacccfbbdaf"><div class="ttname"><a href="dwc2__type_8h.html#ab77a612233797e2a1fbba2e31f9ab245acf17e0ba7c83272882012aacccfbbdaf">GOTGCTL_OTG_VERSION_2_0</a></div><div class="ttdeci">@ GOTGCTL_OTG_VERSION_2_0</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00091">dwc2_type.h:91</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_acb07e58b72c4bbfa5561db0d494a7a1ca2506cc9f0334e785a03e89b05a8d78d9"><div class="ttname"><a href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca2506cc9f0334e785a03e89b05a8d78d9">GRXSTS_PKTSTS_HOST_CHANNEL_HALTED</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_HOST_CHANNEL_HALTED</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00164">dwc2_type.h:163</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_acb07e58b72c4bbfa5561db0d494a7a1ca4cacef664b44fc84a0542da2c5a4fb7b"><div class="ttname"><a href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca4cacef664b44fc84a0542da2c5a4fb7b">GRXSTS_PKTSTS_RX_COMPLETE</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_RX_COMPLETE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00161">dwc2_type.h:161</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_acb07e58b72c4bbfa5561db0d494a7a1ca535a593aaa661f2a8fd06dc4a17f0af5"><div class="ttname"><a href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca535a593aaa661f2a8fd06dc4a17f0af5">GRXSTS_PKTSTS_RX_DATA</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_RX_DATA</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00160">dwc2_type.h:160</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_acb07e58b72c4bbfa5561db0d494a7a1ca713e2c07fc1fcc9629c77a36e2c454ad"><div class="ttname"><a href="dwc2__type_8h.html#acb07e58b72c4bbfa5561db0d494a7a1ca713e2c07fc1fcc9629c77a36e2c454ad">GRXSTS_PKTSTS_HOST_DATATOGGLE_ERR</a></div><div class="ttdeci">@ GRXSTS_PKTSTS_HOST_DATATOGGLE_ERR</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00162">dwc2_type.h:162</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_ad4db987dd08d7e2bd29b0812287049f7"><div class="ttname"><a href="dwc2__type_8h.html#ad4db987dd08d7e2bd29b0812287049f7">dwc2_ghwcfg2_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_ghwcfg2_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_ad6042d958939be8c7402f61bb346abe0a619109df248f5134e88d32b7ddb269de"><div class="ttname"><a href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0a619109df248f5134e88d32b7ddb269de">GHWCFG2_ARCH_EXTERNAL_DMA</a></div><div class="ttdeci">@ GHWCFG2_ARCH_EXTERNAL_DMA</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00105">dwc2_type.h:105</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_ad6042d958939be8c7402f61bb346abe0a78ed8aa09a134f320cd48cbadd68c500"><div class="ttname"><a href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0a78ed8aa09a134f320cd48cbadd68c500">GHWCFG2_ARCH_SLAVE_ONLY</a></div><div class="ttdeci">@ GHWCFG2_ARCH_SLAVE_ONLY</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00104">dwc2_type.h:104</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_ad6042d958939be8c7402f61bb346abe0abcbfff3583565355f8ea252c3900e60d"><div class="ttname"><a href="dwc2__type_8h.html#ad6042d958939be8c7402f61bb346abe0abcbfff3583565355f8ea252c3900e60d">GHWCFG2_ARCH_INTERNAL_DMA</a></div><div class="ttdeci">@ GHWCFG2_ARCH_INTERNAL_DMA</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00106">dwc2_type.h:106</a></div></div>
<div class="ttc" id="adwc2__type_8h_html_adce04759fa5f56ac1b541e4e369a1d67"><div class="ttname"><a href="dwc2__type_8h.html#adce04759fa5f56ac1b541e4e369a1d67">dwc2_hnptxsts_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_hnptxsts_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_ae642f61c3647a078307b705095fe8193"><div class="ttname"><a href="dwc2__type_8h.html#ae642f61c3647a078307b705095fe8193">dwc2_ghwcfg3_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_ghwcfg3_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_ae6cc368482259a520ce8671017b2131a"><div class="ttname"><a href="dwc2__type_8h.html#ae6cc368482259a520ce8671017b2131a">dwc2_hfnum_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_hfnum_t</div></div>
<div class="ttc" id="adwc2__type_8h_html_af1c0bd1e4130cf809ac0572e54905f20"><div class="ttname"><a href="dwc2__type_8h.html#af1c0bd1e4130cf809ac0572e54905f20">dwc2_hprt_t</a></div><div class="ttdeci">struct TU_ATTR_PACKED dwc2_hprt_t</div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html">HS_PHYC_GlobalTypeDef</a></div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00077">dwc2_type.h:78</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_a3056ebec0d4a06a2f8db6e6fabc06641"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#a3056ebec0d4a06a2f8db6e6fabc06641">HS_PHYC_GlobalTypeDef::HS_PHYC_LDO</a></div><div class="ttdeci">volatile uint32_t HS_PHYC_LDO</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00085">dwc2_type.h:85</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_a403e4c900d4b0315dd86b2ab5905195f"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#a403e4c900d4b0315dd86b2ab5905195f">HS_PHYC_GlobalTypeDef::HS_PHYC_PLL</a></div><div class="ttdeci">volatile uint32_t HS_PHYC_PLL</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00079">dwc2_type.h:79</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_a71cca9fd6a4c65a9475a3f002ace4382"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#a71cca9fd6a4c65a9475a3f002ace4382">HS_PHYC_GlobalTypeDef::Reserved10</a></div><div class="ttdeci">volatile uint32_t Reserved10</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00083">dwc2_type.h:83</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_a8dd5aa2ba6384b1ebb55a6c08e4c04b1"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#a8dd5aa2ba6384b1ebb55a6c08e4c04b1">HS_PHYC_GlobalTypeDef::HS_PHYC_TUNE</a></div><div class="ttdeci">volatile uint32_t HS_PHYC_TUNE</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00082">dwc2_type.h:82</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_a909b50425568c8e6f76d7165f8bf5604"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#a909b50425568c8e6f76d7165f8bf5604">HS_PHYC_GlobalTypeDef::Reserved04</a></div><div class="ttdeci">volatile uint32_t Reserved04</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00080">dwc2_type.h:80</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_aae8038d2325084374bbc1af3af01b28b"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#aae8038d2325084374bbc1af3af01b28b">HS_PHYC_GlobalTypeDef::Reserved14</a></div><div class="ttdeci">volatile uint32_t Reserved14</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00084">dwc2_type.h:84</a></div></div>
<div class="ttc" id="astruct_h_s___p_h_y_c___global_type_def_html_af1a13d47dc2dc5c2f333cda4c2719505"><div class="ttname"><a href="struct_h_s___p_h_y_c___global_type_def.html#af1a13d47dc2dc5c2f333cda4c2719505">HS_PHYC_GlobalTypeDef::Reserved08</a></div><div class="ttdeci">volatile uint32_t Reserved08</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00081">dwc2_type.h:81</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html">TU_ATTR_PACKED</a></div><div class="ttdoc">AUDIO Channel Cluster Descriptor (4.1)</div><div class="ttdef"><b>Definition:</b> <a href="audio_8h_source.html#l00647">audio.h:647</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0057742986f0bc9bd60c91e98eafbbce"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0057742986f0bc9bd60c91e98eafbbce">TU_ATTR_PACKED::ses_req_scs</a></div><div class="ttdeci">uint32_t ses_req_scs</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00178">dwc2_type.h:178</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a046424cc419c8a5b50e4216b931e3520"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a046424cc419c8a5b50e4216b931e3520">TU_ATTR_PACKED::pid</a></div><div class="ttdeci">uint32_t pid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00436">dwc2_type.h:436</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a07f6285b9003873bd336b182a55c4c88"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a07f6285b9003873bd336b182a55c4c88">TU_ATTR_PACKED::num_host_ch</a></div><div class="ttdeci">uint32_t num_host_ch</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00310">dwc2_type.h:310</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a09e62975b4519ccd5550cff875800625"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a09e62975b4519ccd5550cff875800625">TU_ATTR_PACKED::phy_data_width</a></div><div class="ttdeci">uint32_t phy_data_width</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00350">dwc2_type.h:350</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0b225e0d324fb6a26980820831cae1e9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0b225e0d324fb6a26980820831cae1e9">TU_ATTR_PACKED::power</a></div><div class="ttdeci">uint32_t power</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00401">dwc2_type.h:401</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0cdc1a9a95090d9ce8914ef40fd2f40f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0cdc1a9a95090d9ce8914ef40fd2f40f">TU_ATTR_PACKED::ep_type</a></div><div class="ttdeci">uint32_t ep_type</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00414">dwc2_type.h:414</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a0cf80caa3d96fddd0b06a5def14a16c2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a0cf80caa3d96fddd0b06a5def14a16c2">TU_ATTR_PACKED::fs_phy_type</a></div><div class="ttdeci">uint32_t fs_phy_type</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00308">dwc2_type.h:308</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a116a9b90d9d6d9895c58e59b0d8b2b96"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a116a9b90d9d6d9895c58e59b0d8b2b96">TU_ATTR_PACKED::intoken_q_flush</a></div><div class="ttdeci">uint32_t intoken_q_flush</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00281">dwc2_type.h:281</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1202b5cac457ae6f6a5a0415d3374e2e"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1202b5cac457ae6f6a5a0415d3374e2e">TU_ATTR_PACKED::rsv13_14</a></div><div class="ttdeci">uint32_t rsv13_14</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00191">dwc2_type.h:191</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a13c1578945c9f98ab87d69f9a526888a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a13c1578945c9f98ab87d69f9a526888a">TU_ATTR_PACKED::vendor_ctrl_itf</a></div><div class="ttdeci">uint32_t vendor_ctrl_itf</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00327">dwc2_type.h:327</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a144452ab048ac16f7b2619923daa4901"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a144452ab048ac16f7b2619923daa4901">TU_ATTR_PACKED::nptxf_empty_lvl</a></div><div class="ttdeci">uint32_t nptxf_empty_lvl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00226">dwc2_type.h:226</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1631f93656cbebc366c761827bd672db"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1631f93656cbebc366c761827bd672db">TU_ATTR_PACKED::rsv19_31</a></div><div class="ttdeci">uint32_t rsv19_31</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00404">dwc2_type.h:404</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a168e5f2597f68b218f71af59e5083f05"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a168e5f2597f68b218f71af59e5083f05">TU_ATTR_PACKED::dma_req</a></div><div class="ttdeci">uint32_t dma_req</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00287">dwc2_type.h:287</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a19f31ed20793e66b4ae4487b24dc480d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a19f31ed20793e66b4ae4487b24dc480d">TU_ATTR_PACKED::chirp_en</a></div><div class="ttdeci">uint32_t chirp_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00200">dwc2_type.h:200</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1df4c5615f2637b516cd0279801df5e9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1df4c5615f2637b516cd0279801df5e9">TU_ATTR_PACKED::line_status</a></div><div class="ttdeci">uint32_t line_status</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00400">dwc2_type.h:400</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1fc092b51c6ee4da15c5e5d870b71f0c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1fc092b51c6ee4da15c5e5d870b71f0c">TU_ATTR_PACKED::mul_proc_intrpt</a></div><div class="ttdeci">uint32_t mul_proc_intrpt</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00313">dwc2_type.h:313</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a1ff50d236353d9150f2550a996b494e3"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a1ff50d236353d9150f2550a996b494e3">TU_ATTR_PACKED::bses_valid</a></div><div class="ttdeci">uint32_t bses_valid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00196">dwc2_type.h:196</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a22f3402fe8a64f05b4a0b419e61f238a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a22f3402fe8a64f05b4a0b419e61f238a">TU_ATTR_PACKED::a_valid_filter</a></div><div class="ttdeci">uint32_t a_valid_filter</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00354">dwc2_type.h:354</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a242f08623b30bb985f51b2385e1f66fb"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a242f08623b30bb985f51b2385e1f66fb">TU_ATTR_PACKED::rsv16</a></div><div class="ttdeci">uint32_t rsv16</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00412">dwc2_type.h:412</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a28fab122aaf13316abb7dd2f4680e615"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a28fab122aaf13316abb7dd2f4680e615">TU_ATTR_PACKED::ep_num</a></div><div class="ttdeci">uint32_t ep_num</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00410">dwc2_type.h:410</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2af8cae48b084e8ff15aee1ac57cd05d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2af8cae48b084e8ff15aee1ac57cd05d">TU_ATTR_PACKED::rx_fifo_flush</a></div><div class="ttdeci">uint32_t rx_fifo_flush</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00282">dwc2_type.h:282</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2b56d5e9ed3818a173813beeb306e9e5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2b56d5e9ed3818a173813beeb306e9e5">TU_ATTR_PACKED::rsv3_7</a></div><div class="ttdeci">uint32_t rsv3_7</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00209">dwc2_type.h:209</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2ba6d802fed1d897911ad4a73b597632"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2ba6d802fed1d897911ad4a73b597632">TU_ATTR_PACKED::split_en</a></div><div class="ttdeci">uint32_t split_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00429">dwc2_type.h:429</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a2c155e860f1458d0950122f680366b6a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a2c155e860f1458d0950122f680366b6a">TU_ATTR_PACKED::iddg_filter</a></div><div class="ttdeci">uint32_t iddg_filter</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00352">dwc2_type.h:352</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a301afe3d41bddb38ac1d95b429d686cc"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a301afe3d41bddb38ac1d95b429d686cc">TU_ATTR_PACKED::b_valid_filter</a></div><div class="ttdeci">uint32_t b_valid_filter</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00355">dwc2_type.h:355</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a35dc3cf840b97f1fd5f76103408034bc"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a35dc3cf840b97f1fd5f76103408034bc">TU_ATTR_PACKED::qtop_ch_num</a></div><div class="ttdeci">uint32_t qtop_ch_num</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00374">dwc2_type.h:374</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a411e089c98836eaf704571df27a8287a"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a411e089c98836eaf704571df27a8287a">TU_ATTR_PACKED::remote_mem_support</a></div><div class="ttdeci">uint32_t remote_mem_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00229">dwc2_type.h:229</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4169ff4b5536354e50df67572ea1d238"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4169ff4b5536354e50df67572ea1d238">TU_ATTR_PACKED::phy_low_power_clk_sel</a></div><div class="ttdeci">uint32_t phy_low_power_clk_sel</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00253">dwc2_type.h:253</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a42c44afeec873421aba62f3828d4ba39"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a42c44afeec873421aba62f3828d4ba39">TU_ATTR_PACKED::over_current_active</a></div><div class="ttdeci">uint32_t over_current_active</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00394">dwc2_type.h:394</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a46b4064f73163a679de3af8a8f01c5b7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a46b4064f73163a679de3af8a8f01c5b7">TU_ATTR_PACKED::tx_end_delay</a></div><div class="ttdeci">uint32_t tx_end_delay</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00270">dwc2_type.h:270</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a46f67c21c2eb61440dfd3faa1304b515"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a46f67c21c2eb61440dfd3faa1304b515">TU_ATTR_PACKED::rsv21_31</a></div><div class="ttdeci">uint32_t rsv21_31</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00217">dwc2_type.h:217</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a485db47cab5eeafcba9a179988a9d8dc"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a485db47cab5eeafcba9a179988a9d8dc">TU_ATTR_PACKED::dpid</a></div><div class="ttdeci">uint32_t dpid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00295">dwc2_type.h:295</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4ad6076c5dc2f2a046397a89413b54f6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4ad6076c5dc2f2a046397a89413b54f6">TU_ATTR_PACKED::packet_size_width</a></div><div class="ttdeci">uint32_t packet_size_width</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00324">dwc2_type.h:324</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4d0603d85473c9f4d3ee90e3400fb7f2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d0603d85473c9f4d3ee90e3400fb7f2">TU_ATTR_PACKED::indicator_pass_through</a></div><div class="ttdeci">uint32_t indicator_pass_through</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00266">dwc2_type.h:266</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4d55d5541f64b954fc013d3f0a981730"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4d55d5541f64b954fc013d3f0a981730">TU_ATTR_PACKED::packet_count</a></div><div class="ttdeci">uint32_t packet_count</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00435">dwc2_type.h:435</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4df170734785c1b323c5306249fc4910"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4df170734785c1b323c5306249fc4910">TU_ATTR_PACKED::rsv9</a></div><div class="ttdeci">uint32_t rsv9</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00399">dwc2_type.h:399</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a4e7bf4268ce59c1ce3f209563a2defba"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a4e7bf4268ce59c1ce3f209563a2defba">TU_ATTR_PACKED::num_dev_ep</a></div><div class="ttdeci">uint32_t num_dev_ep</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00309">dwc2_type.h:309</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a50e8f64654c30a862a237e7da4ba1737"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a50e8f64654c30a862a237e7da4ba1737">TU_ATTR_PACKED::dma_desc_dynamic</a></div><div class="ttdeci">uint32_t dma_desc_dynamic</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00360">dwc2_type.h:360</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a55ea86fd1808b80c310f694ba5052cee"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a55ea86fd1808b80c310f694ba5052cee">TU_ATTR_PACKED::rsv11_28</a></div><div class="ttdeci">uint32_t rsv11_28</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00285">dwc2_type.h:285</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5a4a83b937e804cd41fb9677804eb457"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5a4a83b937e804cd41fb9677804eb457">TU_ATTR_PACKED::ulpi_auto_resume</a></div><div class="ttdeci">uint32_t ulpi_auto_resume</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00260">dwc2_type.h:260</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5b65b6a270ef67f96b7ab4420e871348"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b65b6a270ef67f96b7ab4420e871348">TU_ATTR_PACKED::num</a></div><div class="ttdeci">uint32_t num</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00442">dwc2_type.h:442</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5b7c20685a689da134522785349c3cef"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b7c20685a689da134522785349c3cef">TU_ATTR_PACKED::hub_addr</a></div><div class="ttdeci">uint32_t hub_addr</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00425">dwc2_type.h:425</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5b9ff7a434af24c3551008e3f5def033"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5b9ff7a434af24c3551008e3f5def033">TU_ATTR_PACKED::test_mode_corr_eusb2</a></div><div class="ttdeci">uint32_t test_mode_corr_eusb2</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00202">dwc2_type.h:202</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a5bf6ccab42e91325a4c4fb0d05775f61"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a5bf6ccab42e91325a4c4fb0d05775f61">TU_ATTR_PACKED::dfifo_depth</a></div><div class="ttdeci">uint32_t dfifo_depth</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00334">dwc2_type.h:334</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a60c2b8d85d5bf19e48642c8558add624"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a60c2b8d85d5bf19e48642c8558add624">TU_ATTR_PACKED::vbval_ov_val</a></div><div class="ttdeci">uint32_t vbval_ov_val</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00181">dwc2_type.h:181</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a62a9912cc17e613709818fcedacd1982"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a62a9912cc17e613709818fcedacd1982">TU_ATTR_PACKED::core_soft_rst</a></div><div class="ttdeci">uint32_t core_soft_rst</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00278">dwc2_type.h:278</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a62ad5626dbb8759543d6756cae32f672"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a62ad5626dbb8759543d6756cae32f672">TU_ATTR_PACKED::ipg_isoc_support</a></div><div class="ttdeci">uint32_t ipg_isoc_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00347">dwc2_type.h:347</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6389e0402201ff04ae9edd0c88f8438d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6389e0402201ff04ae9edd0c88f8438d">TU_ATTR_PACKED::hnp_rq</a></div><div class="ttdeci">uint32_t hnp_rq</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00187">dwc2_type.h:187</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a645a16e8270501606ad0ff3d1ca0b7bd"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a645a16e8270501606ad0ff3d1ca0b7bd">TU_ATTR_PACKED::extended_hibernation</a></div><div class="ttdeci">uint32_t extended_hibernation</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00343">dwc2_type.h:343</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6779d1699d8bc005e90ce33bff4f5b27"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6779d1699d8bc005e90ce33bff4f5b27">TU_ATTR_PACKED::ahb_freq_min</a></div><div class="ttdeci">uint32_t ahb_freq_min</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00341">dwc2_type.h:341</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a67e0427b33e5523298ff3035f37a0620"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a67e0427b33e5523298ff3035f37a0620">TU_ATTR_PACKED::i2c_enable</a></div><div class="ttdeci">uint32_t i2c_enable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00326">dwc2_type.h:326</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6859b5ec60a1e023db9334e2f19a908d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6859b5ec60a1e023db9334e2f19a908d">TU_ATTR_PACKED::byte_count</a></div><div class="ttdeci">uint32_t byte_count</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00294">dwc2_type.h:294</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a696df1c08fab1c0debb62d4d8c7814d6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a696df1c08fab1c0debb62d4d8c7814d6">TU_ATTR_PACKED::conn_detected</a></div><div class="ttdeci">uint32_t conn_detected</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00391">dwc2_type.h:391</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6c9663b2378e5ca60595e0cdd891b43b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6c9663b2378e5ca60595e0cdd891b43b">TU_ATTR_PACKED::ases_valid</a></div><div class="ttdeci">uint32_t ases_valid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00195">dwc2_type.h:195</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6cbda6e886d5f36326c759f18afc1c08"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6cbda6e886d5f36326c759f18afc1c08">TU_ATTR_PACKED::otg_adp_support</a></div><div class="ttdeci">uint32_t otg_adp_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00330">dwc2_type.h:330</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6d47a7a82ad1ac23b48eaf555c80dc12"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6d47a7a82ad1ac23b48eaf555c80dc12">TU_ATTR_PACKED::qtop_odd_frame</a></div><div class="ttdeci">uint32_t qtop_odd_frame</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00385">dwc2_type.h:385</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6dbcd79c982d7efc442fe0cf2a1e96ed"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6dbcd79c982d7efc442fe0cf2a1e96ed">TU_ATTR_PACKED::err_multi_count</a></div><div class="ttdeci">uint32_t err_multi_count</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00415">dwc2_type.h:415</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a6f67ea7812180b6656da342ec132f8e0"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a6f67ea7812180b6656da342ec132f8e0">TU_ATTR_PACKED::reset</a></div><div class="ttdeci">uint32_t reset</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00398">dwc2_type.h:398</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a702f7a2f693ef1c88e1305835d6a79ec"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a702f7a2f693ef1c88e1305835d6a79ec">TU_ATTR_PACKED::nptx_q_depth</a></div><div class="ttdeci">uint32_t nptx_q_depth</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00315">dwc2_type.h:315</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a70f65960d806e9a77cb1cb68b2f31ff1"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a70f65960d806e9a77cb1cb68b2f31ff1">TU_ATTR_PACKED::session_end_filter</a></div><div class="ttdeci">uint32_t session_end_filter</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00356">dwc2_type.h:356</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7155e988a3d48665552d5038a2f23653"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7155e988a3d48665552d5038a2f23653">TU_ATTR_PACKED::rsv28_30</a></div><div class="ttdeci">uint32_t rsv28_30</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00201">dwc2_type.h:201</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a71e0b05b7a4e9f589d887d458045d976"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a71e0b05b7a4e9f589d887d458045d976">TU_ATTR_PACKED::req_queue_available</a></div><div class="ttdeci">uint32_t req_queue_available</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00370">dwc2_type.h:370</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a73559cba9318c0e04823b009c589bebd"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a73559cba9318c0e04823b009c589bebd">TU_ATTR_PACKED::gintmask</a></div><div class="ttdeci">uint32_t gintmask</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00222">dwc2_type.h:222</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a73eeb07b3179673206a82a9011a444ef"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a73eeb07b3179673206a82a9011a444ef">TU_ATTR_PACKED::token_q_depth</a></div><div class="ttdeci">uint32_t token_q_depth</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00317">dwc2_type.h:317</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a75018b3372bd4800d0c421522d67ba3c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a75018b3372bd4800d0c421522d67ba3c">TU_ATTR_PACKED::single_point</a></div><div class="ttdeci">uint32_t single_point</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00306">dwc2_type.h:306</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a752eb3a38e6dbaa4c1d02b0322b9444d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a752eb3a38e6dbaa4c1d02b0322b9444d">TU_ATTR_PACKED::ddr_sel</a></div><div class="ttdeci">uint32_t ddr_sel</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00248">dwc2_type.h:248</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a754d4457a89bdd3e2055e268679a62c5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a754d4457a89bdd3e2055e268679a62c5">TU_ATTR_PACKED::current_mode</a></div><div class="ttdeci">uint32_t current_mode</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00198">dwc2_type.h:198</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a76269f9cff5ec9cb572b683e9d7e97eb"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a76269f9cff5ec9cb572b683e9d7e97eb">TU_ATTR_PACKED::ses_end_det</a></div><div class="ttdeci">uint32_t ses_end_det</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00208">dwc2_type.h:208</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a76e251fa5cbc0212f7930cf69ff3b0d9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a76e251fa5cbc0212f7930cf69ff3b0d9">TU_ATTR_PACKED::tx_fifo_flush</a></div><div class="ttdeci">uint32_t tx_fifo_flush</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00283">dwc2_type.h:283</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7a2d34e285a1ea6be9f47486e3473fbd"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7a2d34e285a1ea6be9f47486e3473fbd">TU_ATTR_PACKED::num_dev_period_in_ep</a></div><div class="ttdeci">uint32_t num_dev_period_in_ep</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00339">dwc2_type.h:339</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7e8555c22a432d8b0a27d765ba83bd5b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7e8555c22a432d8b0a27d765ba83bd5b">TU_ATTR_PACKED::enable_change</a></div><div class="ttdeci">uint32_t enable_change</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00393">dwc2_type.h:393</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a7fe0832dee77a60ce87ca60715661d1d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a7fe0832dee77a60ce87ca60715661d1d">TU_ATTR_PACKED::ic_usb_capable</a></div><div class="ttdeci">uint32_t ic_usb_capable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00268">dwc2_type.h:268</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a80c0ad4e7654b398337d8ac85c39c7f6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a80c0ad4e7654b398337d8ac85c39c7f6">TU_ATTR_PACKED::dedicated_fifos</a></div><div class="ttdeci">uint32_t dedicated_fifos</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00357">dwc2_type.h:357</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a82e9614dace5a79d0da5244e9cf57fd5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a82e9614dace5a79d0da5244e9cf57fd5">TU_ATTR_PACKED::dbnc_filter_bypass</a></div><div class="ttdeci">uint32_t dbnc_filter_bypass</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00192">dwc2_type.h:192</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a854cecdab947c0f134bb720f0ff8141f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a854cecdab947c0f134bb720f0ff8141f">TU_ATTR_PACKED::ic_usb_traf_ctl</a></div><div class="ttdeci">uint32_t ic_usb_traf_ctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00269">dwc2_type.h:269</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a868f24abdd7c6cb169830113fd430ddc"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a868f24abdd7c6cb169830113fd430ddc">TU_ATTR_PACKED::packet_status</a></div><div class="ttdeci">uint32_t packet_status</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00296">dwc2_type.h:296</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a86a8dc257f989446dcb81ea040071835"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a86a8dc257f989446dcb81ea040071835">TU_ATTR_PACKED::hns_status_change</a></div><div class="ttdeci">uint32_t hns_status_change</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00211">dwc2_type.h:211</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a87cf92a30061e1304fb4a441aab28a29"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a87cf92a30061e1304fb4a441aab28a29">TU_ATTR_PACKED::cid_status</a></div><div class="ttdeci">uint32_t cid_status</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00193">dwc2_type.h:193</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a87d735b68b95696072f32353bbf95f7c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a87d735b68b95696072f32353bbf95f7c">TU_ATTR_PACKED::term_sel_dl_pulse</a></div><div class="ttdeci">uint32_t term_sel_dl_pulse</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00264">dwc2_type.h:264</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8d253c98fdc98e4e622eac2369607bd5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8d253c98fdc98e4e622eac2369607bd5">TU_ATTR_PACKED::timeout_cal</a></div><div class="ttdeci">uint32_t timeout_cal</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00238">dwc2_type.h:238</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8d9a9d68ee83257d5a594f59fd63bdc9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8d9a9d68ee83257d5a594f59fd63bdc9">TU_ATTR_PACKED::srp_capable</a></div><div class="ttdeci">uint32_t srp_capable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00249">dwc2_type.h:249</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8ec10741a24daa45614869048e486c48"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8ec10741a24daa45614869048e486c48">TU_ATTR_PACKED::frame_number</a></div><div class="ttdeci">uint32_t frame_number</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00297">dwc2_type.h:297</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8f44b399a914ae3f7af8a35c689d97f9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8f44b399a914ae3f7af8a35c689d97f9">TU_ATTR_PACKED::enhanced_lpm_support1</a></div><div class="ttdeci">uint32_t enhanced_lpm_support1</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00345">dwc2_type.h:345</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a8f7488284d1c53a2a6cecd2112d01e55"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a8f7488284d1c53a2a6cecd2112d01e55">TU_ATTR_PACKED::ulpi_ext_vbus_drv</a></div><div class="ttdeci">uint32_t ulpi_ext_vbus_drv</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00262">dwc2_type.h:262</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a901c0b72c248e27129ae263ea24e95f3"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a901c0b72c248e27129ae263ea24e95f3">TU_ATTR_PACKED::core_soft_rst_done</a></div><div class="ttdeci">uint32_t core_soft_rst_done</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00286">dwc2_type.h:286</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9129a5f45251f26f0648d3f30974cfa7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9129a5f45251f26f0648d3f30974cfa7">TU_ATTR_PACKED::dma_en</a></div><div class="ttdeci">uint32_t dma_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00224">dwc2_type.h:224</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a932c5d21dfc077cc54aa2a2f71f4c2af"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a932c5d21dfc077cc54aa2a2f71f4c2af">TU_ATTR_PACKED::xfer_size_width</a></div><div class="ttdeci">uint32_t xfer_size_width</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00323">dwc2_type.h:323</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a93660519bd72533d02f765f061edb93d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a93660519bd72533d02f765f061edb93d">TU_ATTR_PACKED::tx_fifo_num</a></div><div class="ttdeci">uint32_t tx_fifo_num</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00284">dwc2_type.h:284</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a95cb6633dcd430fe14381ee4a0146893"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a95cb6633dcd430fe14381ee4a0146893">TU_ATTR_PACKED::phy_if16</a></div><div class="ttdeci">uint32_t phy_if16</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00244">dwc2_type.h:244</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9835aaf5800d7deb3703a05daa3ca154"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9835aaf5800d7deb3703a05daa3ca154">TU_ATTR_PACKED::ptxf_empty_lvl</a></div><div class="ttdeci">uint32_t ptxf_empty_lvl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00227">dwc2_type.h:227</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9887044c757ad6b5ece4a4ab8387365b"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9887044c757ad6b5ece4a4ab8387365b">TU_ATTR_PACKED::dbnc_done</a></div><div class="ttdeci">uint32_t dbnc_done</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00194">dwc2_type.h:194</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a98a2dff1f244d52f529ca040adf855c0"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a98a2dff1f244d52f529ca040adf855c0">TU_ATTR_PACKED::srs_status_change</a></div><div class="ttdeci">uint32_t srs_status_change</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00210">dwc2_type.h:210</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9b32a3fe4e04048996e91e7f9a88b047"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9b32a3fe4e04048996e91e7f9a88b047">TU_ATTR_PACKED::lpm_mode</a></div><div class="ttdeci">uint32_t lpm_mode</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00333">dwc2_type.h:333</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9ba554f6113a626689da63674d04fde4"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9ba554f6113a626689da63674d04fde4">TU_ATTR_PACKED::xfer_size</a></div><div class="ttdeci">uint32_t xfer_size</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00434">dwc2_type.h:434</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9c0c7ea894bfbb7ed9274f9febb9fc30"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c0c7ea894bfbb7ed9274f9febb9fc30">TU_ATTR_PACKED::acg_support</a></div><div class="ttdeci">uint32_t acg_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00348">dwc2_type.h:348</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9c2f6dd3a974fca42a7f34b182667631"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9c2f6dd3a974fca42a7f34b182667631">TU_ATTR_PACKED::ahb_idle</a></div><div class="ttdeci">uint32_t ahb_idle</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00288">dwc2_type.h:288</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9cce1f94b43931ea226a1c221be7fb08"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9cce1f94b43931ea226a1c221be7fb08">TU_ATTR_PACKED::ulpi_int_vbus_indicator</a></div><div class="ttdeci">uint32_t ulpi_int_vbus_indicator</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00263">dwc2_type.h:263</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9d44ae3287b8c5e00c7ffe24e7fd4b28"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9d44ae3287b8c5e00c7ffe24e7fd4b28">TU_ATTR_PACKED::mult_val_id_bc</a></div><div class="ttdeci">uint32_t mult_val_id_bc</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00199">dwc2_type.h:199</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9da3e9d815c1ded26a50329674ca55d8"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9da3e9d815c1ded26a50329674ca55d8">TU_ATTR_PACKED::rsv14</a></div><div class="ttdeci">uint32_t rsv14</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00252">dwc2_type.h:252</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9e8611d13c7d19e96beb3c9c5fd76405"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9e8611d13c7d19e96beb3c9c5fd76405">TU_ATTR_PACKED::remainning</a></div><div class="ttdeci">uint32_t remainning</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00443">dwc2_type.h:443</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_a9f8bbbe691c011199f6063fa765364ae"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#a9f8bbbe691c011199f6063fa765364ae">TU_ATTR_PACKED::reserved8</a></div><div class="ttdeci">uint32_t reserved8</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00344">dwc2_type.h:344</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa21f5b70bf53ead97be4d853fb3d6776"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa21f5b70bf53ead97be4d853fb3d6776">TU_ATTR_PACKED::rsv25_31</a></div><div class="ttdeci">uint32_t rsv25_31</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00233">dwc2_type.h:233</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa4f01a085eec73660aea66ab1b4e888d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa4f01a085eec73660aea66ab1b4e888d">TU_ATTR_PACKED::rsv6</a></div><div class="ttdeci">uint32_t rsv6</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00225">dwc2_type.h:225</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa640e04d4c99c832a06e9beb20e84120"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa640e04d4c99c832a06e9beb20e84120">TU_ATTR_PACKED::mc_pid</a></div><div class="ttdeci">uint32_t mc_pid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00474">dwc2_type.h:474</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa6e5cb6b5ebfef817cb0fa3319c1b243"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa6e5cb6b5ebfef817cb0fa3319c1b243">TU_ATTR_PACKED::rsv9_20</a></div><div class="ttdeci">uint32_t rsv9_20</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00228">dwc2_type.h:228</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aa74a53bb351190bd902adc9ae59e4d72"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aa74a53bb351190bd902adc9ae59e4d72">TU_ATTR_PACKED::hng_scs</a></div><div class="ttdeci">uint32_t hng_scs</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00186">dwc2_type.h:186</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aaa48e08265bccc53b703630ed466103c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aaa48e08265bccc53b703630ed466103c">TU_ATTR_PACKED::indicator_complement</a></div><div class="ttdeci">uint32_t indicator_complement</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00265">dwc2_type.h:265</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aab22db780d56e0b5313642c6e43a3ca5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aab22db780d56e0b5313642c6e43a3ca5">TU_ATTR_PACKED::bval_ov_en</a></div><div class="ttdeci">uint32_t bval_ov_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00184">dwc2_type.h:184</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aab9c92f73cf89080c0f598090129f80f"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aab9c92f73cf89080c0f598090129f80f">TU_ATTR_PACKED::test_control</a></div><div class="ttdeci">uint32_t test_control</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00402">dwc2_type.h:402</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aadfc5f5589e5392e9b6d8b3788117177"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aadfc5f5589e5392e9b6d8b3788117177">TU_ATTR_PACKED::arch</a></div><div class="ttdeci">uint32_t arch</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00305">dwc2_type.h:305</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab06e73b96c9f85c99eb49d269a2b302e"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab06e73b96c9f85c99eb49d269a2b302e">TU_ATTR_PACKED::battery_charger_support</a></div><div class="ttdeci">uint32_t battery_charger_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00332">dwc2_type.h:332</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab081de8fc3c561b4e2418cfbba4a75de"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab081de8fc3c561b4e2418cfbba4a75de">TU_ATTR_PACKED::otg_enable_ic_usb</a></div><div class="ttdeci">uint32_t otg_enable_ic_usb</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00318">dwc2_type.h:318</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab16485dc747805bb1e3b43141135b048"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab16485dc747805bb1e3b43141135b048">TU_ATTR_PACKED::over_current_change</a></div><div class="ttdeci">uint32_t over_current_change</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00395">dwc2_type.h:395</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab2eb2fdd0da6532cbea5d3f27be3be60"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab2eb2fdd0da6532cbea5d3f27be3be60">TU_ATTR_PACKED::op_mode</a></div><div class="ttdeci">uint32_t op_mode</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00304">dwc2_type.h:304</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab354ba10f5a200e6ac8e6d7eb8b41a51"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab354ba10f5a200e6ac8e6d7eb8b41a51">TU_ATTR_PACKED::fifo_available</a></div><div class="ttdeci">uint32_t fifo_available</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00369">dwc2_type.h:369</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab3f5ffec818b3fb76efa28bdbe33c47c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab3f5ffec818b3fb76efa28bdbe33c47c">TU_ATTR_PACKED::conn_status</a></div><div class="ttdeci">uint32_t conn_status</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00390">dwc2_type.h:390</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ab4d9b2722605cf61453d9e64a7091b43"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ab4d9b2722605cf61453d9e64a7091b43">TU_ATTR_PACKED::hnp_capable</a></div><div class="ttdeci">uint32_t hnp_capable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00250">dwc2_type.h:250</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_abca7e832b9805da3bdf4f9223addfd22"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abca7e832b9805da3bdf4f9223addfd22">TU_ATTR_PACKED::hng_det</a></div><div class="ttdeci">uint32_t hng_det</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00213">dwc2_type.h:213</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_abce2e1c4469084406bff1a5d4865f079"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abce2e1c4469084406bff1a5d4865f079">TU_ATTR_PACKED::embedded_host_en</a></div><div class="ttdeci">uint32_t embedded_host_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00190">dwc2_type.h:190</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_abfa291ee5cd51644eac98ec1f40a2338"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#abfa291ee5cd51644eac98ec1f40a2338">TU_ATTR_PACKED::ep_ch_num</a></div><div class="ttdeci">uint32_t ep_ch_num</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00293">dwc2_type.h:293</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac1ee1edca976185b8cd3d12e9c7b6fee"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac1ee1edca976185b8cd3d12e9c7b6fee">TU_ATTR_PACKED::optional_feature_removed</a></div><div class="ttdeci">uint32_t optional_feature_removed</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00328">dwc2_type.h:328</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac39babfec13b56c30c79602f15c03519"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac39babfec13b56c30c79602f15c03519">TU_ATTR_PACKED::speed</a></div><div class="ttdeci">uint32_t speed</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00403">dwc2_type.h:403</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac3a94490d48e0e39e5f782096f7c8727"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac3a94490d48e0e39e5f782096f7c8727">TU_ATTR_PACKED::phy_sel</a></div><div class="ttdeci">uint32_t phy_sel</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00247">dwc2_type.h:247</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac3b3042a02c16d3f434339d28e14b504"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac3b3042a02c16d3f434339d28e14b504">TU_ATTR_PACKED::vbus_valid_filter</a></div><div class="ttdeci">uint32_t vbus_valid_filter</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00353">dwc2_type.h:353</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac415552c7dd4a0632aaacffbaef28e72"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac415552c7dd4a0632aaacffbaef28e72">TU_ATTR_PACKED::notify_all_dma_write</a></div><div class="ttdeci">uint32_t notify_all_dma_write</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00230">dwc2_type.h:230</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac4bbc0403d713b80b634557db7d2e297"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac4bbc0403d713b80b634557db7d2e297">TU_ATTR_PACKED::rsv10_16</a></div><div class="ttdeci">uint32_t rsv10_16</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00212">dwc2_type.h:212</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac6c339271da0777737665c1465883dd5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac6c339271da0777737665c1465883dd5">TU_ATTR_PACKED::piufs_soft_rst</a></div><div class="ttdeci">uint32_t piufs_soft_rst</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00279">dwc2_type.h:279</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac742006a87cb4a8881a923924cb828ba"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac742006a87cb4a8881a923924cb828ba">TU_ATTR_PACKED::low_speed_dev</a></div><div class="ttdeci">uint32_t low_speed_dev</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00413">dwc2_type.h:413</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac83047a35506ed6e213f3ecb67557bb5"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac83047a35506ed6e213f3ecb67557bb5">TU_ATTR_PACKED::hub_port</a></div><div class="ttdeci">uint32_t hub_port</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00424">dwc2_type.h:424</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac8a6c95c1646a33cb0119345b97c4681"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac8a6c95c1646a33cb0119345b97c4681">TU_ATTR_PACKED::enable_dynamic_fifo</a></div><div class="ttdeci">uint32_t enable_dynamic_fifo</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00312">dwc2_type.h:312</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ac8db9708194d7f5a71ce1ac8ed131b26"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ac8db9708194d7f5a71ce1ac8ed131b26">TU_ATTR_PACKED::otg_i2c_sel</a></div><div class="ttdeci">uint32_t otg_i2c_sel</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00257">dwc2_type.h:257</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aca251198329267d673370c20baa63382"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aca251198329267d673370c20baa63382">TU_ATTR_PACKED::dma_desc_enabled</a></div><div class="ttdeci">uint32_t dma_desc_enabled</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00359">dwc2_type.h:359</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_acdac9cbfaa3438a2f37f85762e893f79"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acdac9cbfaa3438a2f37f85762e893f79">TU_ATTR_PACKED::ptx_q_depth</a></div><div class="ttdeci">uint32_t ptx_q_depth</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00316">dwc2_type.h:316</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_acddead2c14338f3333c36698a6fe8796"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#acddead2c14338f3333c36698a6fe8796">TU_ATTR_PACKED::qtop_last_period</a></div><div class="ttdeci">uint32_t qtop_last_period</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00382">dwc2_type.h:382</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad1c881b4e908c604760a509293112534"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad1c881b4e908c604760a509293112534">TU_ATTR_PACKED::dev_hnp_en</a></div><div class="ttdeci">uint32_t dev_hnp_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00189">dwc2_type.h:189</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad457e78a8d455776fbe7a1fd5e3c4ffe"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457e78a8d455776fbe7a1fd5e3c4ffe">TU_ATTR_PACKED::qtop_type</a></div><div class="ttdeci">uint32_t qtop_type</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00373">dwc2_type.h:373</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad457fe01d4949842ad188fc14bb37577"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad457fe01d4949842ad188fc14bb37577">TU_ATTR_PACKED::odd_frame</a></div><div class="ttdeci">uint32_t odd_frame</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00417">dwc2_type.h:417</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad4d23ca7f080b67c4a3e98ab8fac1739"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad4d23ca7f080b67c4a3e98ab8fac1739">TU_ATTR_PACKED::force_host_mode</a></div><div class="ttdeci">uint32_t force_host_mode</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00271">dwc2_type.h:271</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad4f24471fd7c3feec9852c1f5b46c2f7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad4f24471fd7c3feec9852c1f5b46c2f7">TU_ATTR_PACKED::inv_desc_endian</a></div><div class="ttdeci">uint32_t inv_desc_endian</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00232">dwc2_type.h:232</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad59b63923a243974d15c57464f58b0bf"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad59b63923a243974d15c57464f58b0bf">TU_ATTR_PACKED::enable</a></div><div class="ttdeci">uint32_t enable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00392">dwc2_type.h:392</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad64c58c0e3488a0ae7ff1ed761af7342"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad64c58c0e3488a0ae7ff1ed761af7342">TU_ATTR_PACKED::adev_timeout_change</a></div><div class="ttdeci">uint32_t adev_timeout_change</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00214">dwc2_type.h:214</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad70f8509b63d6507a3dc8190703b976d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad70f8509b63d6507a3dc8190703b976d">TU_ATTR_PACKED::rsv17_30</a></div><div class="ttdeci">uint32_t rsv17_30</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00428">dwc2_type.h:428</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad75b3e166a1d80e28143ba7ea4fc7160"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad75b3e166a1d80e28143ba7ea4fc7160">TU_ATTR_PACKED::aval_ov_en</a></div><div class="ttdeci">uint32_t aval_ov_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00182">dwc2_type.h:182</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad786fa6d9c1d01264c61d726e57ebb62"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad786fa6d9c1d01264c61d726e57ebb62">TU_ATTR_PACKED::xact_pos</a></div><div class="ttdeci">uint32_t xact_pos</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00426">dwc2_type.h:426</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad8b4e7be0c410f554753f489b792ac32"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad8b4e7be0c410f554753f489b792ac32">TU_ATTR_PACKED::resume</a></div><div class="ttdeci">uint32_t resume</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00396">dwc2_type.h:396</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ad935bf1c1622a94747dc7c95c8ab0a92"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ad935bf1c1622a94747dc7c95c8ab0a92">TU_ATTR_PACKED::ses_req</a></div><div class="ttdeci">uint32_t ses_req</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00179">dwc2_type.h:179</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ada13c971024ec76676a2aac774e2d362"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ada13c971024ec76676a2aac774e2d362">TU_ATTR_PACKED::ep_dir</a></div><div class="ttdeci">uint32_t ep_dir</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00411">dwc2_type.h:411</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_adb476a867a624de82548cafdd39ae785"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adb476a867a624de82548cafdd39ae785">TU_ATTR_PACKED::ulpi_utmi_sel</a></div><div class="ttdeci">uint32_t ulpi_utmi_sel</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00245">dwc2_type.h:245</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_adb76828c7fd61ff1f24f2b9375f05600"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adb76828c7fd61ff1f24f2b9375f05600">TU_ATTR_PACKED::period_channel_support</a></div><div class="ttdeci">uint32_t period_channel_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00311">dwc2_type.h:311</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_adcc224a3b2bc12ef594a8ab886125f83"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adcc224a3b2bc12ef594a8ab886125f83">TU_ATTR_PACKED::partial_powerdown</a></div><div class="ttdeci">uint32_t partial_powerdown</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00340">dwc2_type.h:340</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aded139cd8402196ad705eef8e567eb19"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aded139cd8402196ad705eef8e567eb19">TU_ATTR_PACKED::rsv0_1</a></div><div class="ttdeci">uint32_t rsv0_1</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00207">dwc2_type.h:207</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_adf2e041329d6ab0707f0eb36d05b16f2"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adf2e041329d6ab0707f0eb36d05b16f2">TU_ATTR_PACKED::synch_reset</a></div><div class="ttdeci">uint32_t synch_reset</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00329">dwc2_type.h:329</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_adf7c1e9fc9e6fd27d58bec7e31a0b249"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adf7c1e9fc9e6fd27d58bec7e31a0b249">TU_ATTR_PACKED::reserved21</a></div><div class="ttdeci">uint32_t reserved21</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00314">dwc2_type.h:314</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_adfdb8bb5d03b192f7a00f398c1fa0cc9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#adfdb8bb5d03b192f7a00f398c1fa0cc9">TU_ATTR_PACKED::turnaround_time</a></div><div class="ttdeci">uint32_t turnaround_time</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00251">dwc2_type.h:251</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae058783f0fc2a54d2ffde699a9593a38"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae058783f0fc2a54d2ffde699a9593a38">TU_ATTR_PACKED::ahb_single</a></div><div class="ttdeci">uint32_t ahb_single</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00231">dwc2_type.h:231</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae2dce9c6645b4a159152bce192f3cdb4"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae2dce9c6645b4a159152bce192f3cdb4">TU_ATTR_PACKED::service_interval_flow</a></div><div class="ttdeci">uint32_t service_interval_flow</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00346">dwc2_type.h:346</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae33063454e98c24ce76127c4637f1490"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae33063454e98c24ce76127c4637f1490">TU_ATTR_PACKED::dev_addr</a></div><div class="ttdeci">uint32_t dev_addr</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00416">dwc2_type.h:416</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae36f7ae4d337c7b8c76d9a0bcbf6ba23"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae36f7ae4d337c7b8c76d9a0bcbf6ba23">TU_ATTR_PACKED::hbst_len</a></div><div class="ttdeci">uint32_t hbst_len</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00223">dwc2_type.h:223</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae4a34ab1fcd4402301cd788500d41222"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae4a34ab1fcd4402301cd788500d41222">TU_ATTR_PACKED::corrupt_tx_pkt</a></div><div class="ttdeci">uint32_t corrupt_tx_pkt</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00273">dwc2_type.h:273</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae4f69cdfab6867fd70764ceff3ccdee1"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae4f69cdfab6867fd70764ceff3ccdee1">TU_ATTR_PACKED::ep_size</a></div><div class="ttdeci">uint32_t ep_size</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00409">dwc2_type.h:409</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae517a1576ec805a69bd070095002f397"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae517a1576ec805a69bd070095002f397">TU_ATTR_PACKED::otg_ver</a></div><div class="ttdeci">uint32_t otg_ver</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00197">dwc2_type.h:197</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae6dd3226ad9c9b252a424aa778ef6932"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae6dd3226ad9c9b252a424aa778ef6932">TU_ATTR_PACKED::disable</a></div><div class="ttdeci">uint32_t disable</div><div class="ttdef"><b>Definition:</b> <a href="dcd__lpc__ip3511_8c_source.html#l00156">dcd_lpc_ip3511.c:156</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_ae72cc25446558d386d6909cb763aea58"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#ae72cc25446558d386d6909cb763aea58">TU_ATTR_PACKED::fs_intf_sel</a></div><div class="ttdeci">uint32_t fs_intf_sel</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00246">dwc2_type.h:246</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aeb0d3db8d24669bddcd55cc7a4ca4c02"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aeb0d3db8d24669bddcd55cc7a4ca4c02">TU_ATTR_PACKED::otg_enable_hsic</a></div><div class="ttdeci">uint32_t otg_enable_hsic</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00331">dwc2_type.h:331</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aed0bbcd5d7a9d6967cb95ee3cc3d2820"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aed0bbcd5d7a9d6967cb95ee3cc3d2820">TU_ATTR_PACKED::enhanced_lpm_support</a></div><div class="ttdeci">uint32_t enhanced_lpm_support</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00349">dwc2_type.h:349</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aee7af2ea3082a67993b4c399d38750cd"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aee7af2ea3082a67993b4c399d38750cd">TU_ATTR_PACKED::force_dev_mode</a></div><div class="ttdeci">uint32_t force_dev_mode</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00272">dwc2_type.h:272</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aeff753d39c764784231f5681d748091d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aeff753d39c764784231f5681d748091d">TU_ATTR_PACKED::mult_val_lp_change</a></div><div class="ttdeci">uint32_t mult_val_lp_change</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00216">dwc2_type.h:216</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af0874016ecd8d9c2ace8394e5dc5a4d0"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0874016ecd8d9c2ace8394e5dc5a4d0">TU_ATTR_PACKED::qtop_terminate</a></div><div class="ttdeci">uint32_t qtop_terminate</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00372">dwc2_type.h:372</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af0aa189505320736ec110f1e3e6e0d4c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0aa189505320736ec110f1e3e6e0d4c">TU_ATTR_PACKED::host_set_hnp_en</a></div><div class="ttdeci">uint32_t host_set_hnp_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00188">dwc2_type.h:188</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af0ed1247b6600ca6406f2d2625c7660d"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af0ed1247b6600ca6406f2d2625c7660d">TU_ATTR_PACKED::ulpi_clk_sus_m</a></div><div class="ttdeci">uint32_t ulpi_clk_sus_m</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00261">dwc2_type.h:261</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af178c27158ff7b26f97b502e78ca8553"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af178c27158ff7b26f97b502e78ca8553">TU_ATTR_PACKED::split_compl</a></div><div class="ttdeci">uint32_t split_compl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00427">dwc2_type.h:427</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af48539acf5babb971cc3e2328ecaa0c7"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af48539acf5babb971cc3e2328ecaa0c7">TU_ATTR_PACKED::ulpi_if_protect_disable</a></div><div class="ttdeci">uint32_t ulpi_if_protect_disable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00267">dwc2_type.h:267</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af4b5b96ee2cbbefed7d2bb9150c571a0"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af4b5b96ee2cbbefed7d2bb9150c571a0">TU_ATTR_PACKED::hibernation</a></div><div class="ttdeci">uint32_t hibernation</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00342">dwc2_type.h:342</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af61c9cef70989d26269a9974533abc90"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af61c9cef70989d26269a9974533abc90">TU_ATTR_PACKED::hs_phy_type</a></div><div class="ttdeci">uint32_t hs_phy_type</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00307">dwc2_type.h:307</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af64362888de63cd17888c0440a1a955e"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af64362888de63cd17888c0440a1a955e">TU_ATTR_PACKED::num_dev_in_eps</a></div><div class="ttdeci">uint32_t num_dev_in_eps</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00358">dwc2_type.h:358</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af6e7a1129616e045aeac73d988a9c749"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af6e7a1129616e045aeac73d988a9c749">TU_ATTR_PACKED::frame_counter_rst</a></div><div class="ttdeci">uint32_t frame_counter_rst</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00280">dwc2_type.h:280</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_af80fac207a229c509de4cb78af89c899"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#af80fac207a229c509de4cb78af89c899">TU_ATTR_PACKED::aval_ov_al</a></div><div class="ttdeci">uint32_t aval_ov_al</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00183">dwc2_type.h:183</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_afbcdd3ed0ec607a33b87baefb01ac12c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afbcdd3ed0ec607a33b87baefb01ac12c">TU_ATTR_PACKED::otg_enable</a></div><div class="ttdeci">uint32_t otg_enable</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00325">dwc2_type.h:325</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_afce6deb6a6c9b1b07985e79c66e01359"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afce6deb6a6c9b1b07985e79c66e01359">TU_ATTR_PACKED::ctrl_ep_num</a></div><div class="ttdeci">uint32_t ctrl_ep_num</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00351">dwc2_type.h:351</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_afde8aa0f334f40068f05adc95a95a0f3"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afde8aa0f334f40068f05adc95a95a0f3">TU_ATTR_PACKED::ulpi_fsls</a></div><div class="ttdeci">uint32_t ulpi_fsls</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00258">dwc2_type.h:258</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_afecd07a912abb3e2130d8b93b7989953"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#afecd07a912abb3e2130d8b93b7989953">TU_ATTR_PACKED::bval_ov_val</a></div><div class="ttdeci">uint32_t bval_ov_val</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00185">dwc2_type.h:185</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aff01517be68ae90588e7125b8a1eefb6"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aff01517be68ae90588e7125b8a1eefb6">TU_ATTR_PACKED::do_ping</a></div><div class="ttdeci">uint32_t do_ping</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00437">dwc2_type.h:437</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_aff19ad17341271f249d56fd3e77992f9"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#aff19ad17341271f249d56fd3e77992f9">TU_ATTR_PACKED::suspend</a></div><div class="ttdeci">uint32_t suspend</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00397">dwc2_type.h:397</a></div></div>
<div class="ttc" id="astruct_t_u___a_t_t_r___p_a_c_k_e_d_html_affc2087796c20be1c84c8d900780997c"><div class="ttname"><a href="struct_t_u___a_t_t_r___p_a_c_k_e_d.html#affc2087796c20be1c84c8d900780997c">TU_ATTR_PACKED::vbval_ov_en</a></div><div class="ttdeci">uint32_t vbval_ov_en</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00180">dwc2_type.h:180</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html"><div class="ttname"><a href="structdwc2__channel__t.html">dwc2_channel_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00448">dwc2_type.h:448</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a063d57e3b4369dd637ac5318986f35bb"><div class="ttname"><a href="structdwc2__channel__t.html#a063d57e3b4369dd637ac5318986f35bb">dwc2_channel_t::hctsiz_bm</a></div><div class="ttdeci">volatile dwc2_channel_tsize_t hctsiz_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00461">dwc2_type.h:461</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a159ec555e8f30c2b5c1136f733b5846f"><div class="ttname"><a href="structdwc2__channel__t.html#a159ec555e8f30c2b5c1136f733b5846f">dwc2_channel_t::hcint</a></div><div class="ttdeci">volatile uint32_t hcint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00457">dwc2_type.h:457</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a42b0e299eee526ad2e0669bd684c31ea"><div class="ttname"><a href="structdwc2__channel__t.html#a42b0e299eee526ad2e0669bd684c31ea">dwc2_channel_t::hcsplt</a></div><div class="ttdeci">volatile uint32_t hcsplt</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00454">dwc2_type.h:454</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a7836a791fc067219bfe297fde0e6f6b7"><div class="ttname"><a href="structdwc2__channel__t.html#a7836a791fc067219bfe297fde0e6f6b7">dwc2_channel_t::reserved518</a></div><div class="ttdeci">uint32_t reserved518</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00464">dwc2_type.h:464</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a84d048de2a4b2e79195968f78c7b7bea"><div class="ttname"><a href="structdwc2__channel__t.html#a84d048de2a4b2e79195968f78c7b7bea">dwc2_channel_t::hcdmab</a></div><div class="ttdeci">volatile uint32_t hcdmab</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00465">dwc2_type.h:465</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a8b36dba4d5e162d16c39b9a847bd3bee"><div class="ttname"><a href="structdwc2__channel__t.html#a8b36dba4d5e162d16c39b9a847bd3bee">dwc2_channel_t::hcchar_bm</a></div><div class="ttdeci">volatile dwc2_channel_char_t hcchar_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00451">dwc2_type.h:451</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_a959187f115be1ec82afc5e0ba608a3ea"><div class="ttname"><a href="structdwc2__channel__t.html#a959187f115be1ec82afc5e0ba608a3ea">dwc2_channel_t::hctsiz</a></div><div class="ttdeci">volatile uint32_t hctsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00460">dwc2_type.h:460</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_ab16a252b16e20e1d24754e35a41f86d7"><div class="ttname"><a href="structdwc2__channel__t.html#ab16a252b16e20e1d24754e35a41f86d7">dwc2_channel_t::hcintmsk</a></div><div class="ttdeci">volatile uint32_t hcintmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00458">dwc2_type.h:458</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_ab2516575bc06ee08792b21af895d9854"><div class="ttname"><a href="structdwc2__channel__t.html#ab2516575bc06ee08792b21af895d9854">dwc2_channel_t::hcsplt_bm</a></div><div class="ttdeci">volatile dwc2_channel_split_t hcsplt_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00455">dwc2_type.h:455</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_ae7af7bf7e551bb9fd5e0bcbca1d49af9"><div class="ttname"><a href="structdwc2__channel__t.html#ae7af7bf7e551bb9fd5e0bcbca1d49af9">dwc2_channel_t::hcdma</a></div><div class="ttdeci">volatile uint32_t hcdma</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00463">dwc2_type.h:463</a></div></div>
<div class="ttc" id="astructdwc2__channel__t_html_af3ad01bea2f46081a03efd5847d70fde"><div class="ttname"><a href="structdwc2__channel__t.html#af3ad01bea2f46081a03efd5847d70fde">dwc2_channel_t::hcchar</a></div><div class="ttdeci">volatile uint32_t hcchar</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00450">dwc2_type.h:450</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html"><div class="ttname"><a href="structdwc2__dep__t.html">dwc2_dep_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00508">dwc2_type.h:508</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a240626408b4c1d0b69861d011e35746f"><div class="ttname"><a href="structdwc2__dep__t.html#a240626408b4c1d0b69861d011e35746f">dwc2_dep_t::rsv0c</a></div><div class="ttdeci">uint32_t rsv0c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00519">dwc2_type.h:519</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a3ff29382ae60d8ec3b883d2572bc5d6d"><div class="ttname"><a href="structdwc2__dep__t.html#a3ff29382ae60d8ec3b883d2572bc5d6d">dwc2_dep_t::doeptsiz</a></div><div class="ttdeci">volatile uint32_t doeptsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00522">dwc2_type.h:522</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a4219a3bb0c32206354a9018f926f43d4"><div class="ttname"><a href="structdwc2__dep__t.html#a4219a3bb0c32206354a9018f926f43d4">dwc2_dep_t::rsv04</a></div><div class="ttdeci">uint32_t rsv04</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00514">dwc2_type.h:514</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a49bc7f79dc384c9c183d6cf3a78d04f9"><div class="ttname"><a href="structdwc2__dep__t.html#a49bc7f79dc384c9c183d6cf3a78d04f9">dwc2_dep_t::dieptsiz</a></div><div class="ttdeci">volatile uint32_t dieptsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00521">dwc2_type.h:521</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a6db03b7c9e47564bd3f6a794d1a233f4"><div class="ttname"><a href="structdwc2__dep__t.html#a6db03b7c9e47564bd3f6a794d1a233f4">dwc2_dep_t::diepctl</a></div><div class="ttdeci">volatile uint32_t diepctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00510">dwc2_type.h:510</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a7ee1091ea1d2a5dcf0f2435ca29117fd"><div class="ttname"><a href="structdwc2__dep__t.html#a7ee1091ea1d2a5dcf0f2435ca29117fd">dwc2_dep_t::doepint</a></div><div class="ttdeci">volatile uint32_t doepint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00517">dwc2_type.h:517</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a88b409a13f20d93fa5b63025b246536e"><div class="ttname"><a href="structdwc2__dep__t.html#a88b409a13f20d93fa5b63025b246536e">dwc2_dep_t::diepdma</a></div><div class="ttdeci">volatile uint32_t diepdma</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00526">dwc2_type.h:526</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_a8cee3f153c372058c0a6de1ceb1e1286"><div class="ttname"><a href="structdwc2__dep__t.html#a8cee3f153c372058c0a6de1ceb1e1286">dwc2_dep_t::dtxfsts</a></div><div class="ttdeci">volatile uint32_t dtxfsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00529">dwc2_type.h:529</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_abc209d326853e3aee7ab8a68ddfad9e4"><div class="ttname"><a href="structdwc2__dep__t.html#abc209d326853e3aee7ab8a68ddfad9e4">dwc2_dep_t::doepdma</a></div><div class="ttdeci">volatile uint32_t doepdma</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00527">dwc2_type.h:527</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_ac2e2d5fc5a651732efaa9658a0a1556d"><div class="ttname"><a href="structdwc2__dep__t.html#ac2e2d5fc5a651732efaa9658a0a1556d">dwc2_dep_t::doepctl</a></div><div class="ttdeci">volatile uint32_t doepctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00511">dwc2_type.h:511</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_ac4d99e208e4b6c8ec344d6d31362a0f1"><div class="ttname"><a href="structdwc2__dep__t.html#ac4d99e208e4b6c8ec344d6d31362a0f1">dwc2_dep_t::diepint</a></div><div class="ttdeci">volatile uint32_t diepint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00516">dwc2_type.h:516</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_acfec3ec1300bd094302013f9fa96fbe9"><div class="ttname"><a href="structdwc2__dep__t.html#acfec3ec1300bd094302013f9fa96fbe9">dwc2_dep_t::rsv1c</a></div><div class="ttdeci">uint32_t rsv1c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00530">dwc2_type.h:530</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_ad12470f6f40516f0bd1a925f9e152101"><div class="ttname"><a href="structdwc2__dep__t.html#ad12470f6f40516f0bd1a925f9e152101">dwc2_dep_t::ctl</a></div><div class="ttdeci">volatile uint32_t ctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00512">dwc2_type.h:512</a></div></div>
<div class="ttc" id="astructdwc2__dep__t_html_af385151085a331ca8f889a10a5321bf8"><div class="ttname"><a href="structdwc2__dep__t.html#af385151085a331ca8f889a10a5321bf8">dwc2_dep_t::deptsiz_bm</a></div><div class="ttdeci">volatile dwc2_ep_tsize_t deptsiz_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00523">dwc2_type.h:523</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html"><div class="ttname"><a href="structdwc2__epin__t.html">dwc2_epin_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00479">dwc2_type.h:479</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_a07070071e06ab56f1cf9fdc29b2506b8"><div class="ttname"><a href="structdwc2__epin__t.html#a07070071e06ab56f1cf9fdc29b2506b8">dwc2_epin_t::dieptsiz_bm</a></div><div class="ttdeci">volatile dwc2_ep_tsize_t dieptsiz_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00486">dwc2_type.h:486</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_a138907f2661d03a805546a3b699516cb"><div class="ttname"><a href="structdwc2__epin__t.html#a138907f2661d03a805546a3b699516cb">dwc2_epin_t::dtxfsts</a></div><div class="ttdeci">volatile uint32_t dtxfsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00489">dwc2_type.h:489</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_a3a9ec4d8be587883e4c7a53833f4033c"><div class="ttname"><a href="structdwc2__epin__t.html#a3a9ec4d8be587883e4c7a53833f4033c">dwc2_epin_t::dieptsiz</a></div><div class="ttdeci">volatile uint32_t dieptsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00485">dwc2_type.h:485</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_a4e642a2d9494f069b14e7b76f9ea3a7c"><div class="ttname"><a href="structdwc2__epin__t.html#a4e642a2d9494f069b14e7b76f9ea3a7c">dwc2_epin_t::reserved1c</a></div><div class="ttdeci">uint32_t reserved1c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00490">dwc2_type.h:490</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_ab2331deb3f6454c135869dcfdf7a0000"><div class="ttname"><a href="structdwc2__epin__t.html#ab2331deb3f6454c135869dcfdf7a0000">dwc2_epin_t::reserved04</a></div><div class="ttdeci">uint32_t reserved04</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00481">dwc2_type.h:481</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_ac699af65897bc4cc40bae5cfdda6816b"><div class="ttname"><a href="structdwc2__epin__t.html#ac699af65897bc4cc40bae5cfdda6816b">dwc2_epin_t::diepctl</a></div><div class="ttdeci">volatile uint32_t diepctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00480">dwc2_type.h:480</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_acf84b023bc072e06aa8f16de65cbc384"><div class="ttname"><a href="structdwc2__epin__t.html#acf84b023bc072e06aa8f16de65cbc384">dwc2_epin_t::diepdma</a></div><div class="ttdeci">volatile uint32_t diepdma</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00488">dwc2_type.h:488</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_acfb9c13c9f84b27803f74e5e498ffd96"><div class="ttname"><a href="structdwc2__epin__t.html#acfb9c13c9f84b27803f74e5e498ffd96">dwc2_epin_t::reserved0c</a></div><div class="ttdeci">uint32_t reserved0c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00483">dwc2_type.h:483</a></div></div>
<div class="ttc" id="astructdwc2__epin__t_html_ad0917dab44dad2e5ded684b24c6cbebd"><div class="ttname"><a href="structdwc2__epin__t.html#ad0917dab44dad2e5ded684b24c6cbebd">dwc2_epin_t::diepint</a></div><div class="ttdeci">volatile uint32_t diepint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00482">dwc2_type.h:482</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html"><div class="ttname"><a href="structdwc2__epout__t.html">dwc2_epout_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00494">dwc2_type.h:494</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_a10a7605633412aaebe9a6c10f20a35ae"><div class="ttname"><a href="structdwc2__epout__t.html#a10a7605633412aaebe9a6c10f20a35ae">dwc2_epout_t::doeptsiz</a></div><div class="ttdeci">volatile uint32_t doeptsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00500">dwc2_type.h:500</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_a126b1c72d2bfe836bf46ca02bf2e5185"><div class="ttname"><a href="structdwc2__epout__t.html#a126b1c72d2bfe836bf46ca02bf2e5185">dwc2_epout_t::doepctl</a></div><div class="ttdeci">volatile uint32_t doepctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00495">dwc2_type.h:495</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_a24ec4cacf4e61cfd4fa6938f45f87fba"><div class="ttname"><a href="structdwc2__epout__t.html#a24ec4cacf4e61cfd4fa6938f45f87fba">dwc2_epout_t::doeptsiz_bm</a></div><div class="ttdeci">volatile dwc2_ep_tsize_t doeptsiz_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00501">dwc2_type.h:501</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_a4dd5d703b5c23fe0ba49be84acc2b912"><div class="ttname"><a href="structdwc2__epout__t.html#a4dd5d703b5c23fe0ba49be84acc2b912">dwc2_epout_t::doepint</a></div><div class="ttdeci">volatile uint32_t doepint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00497">dwc2_type.h:497</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_a5c8fe1e83b5fb840ba6cf4334bcd28ed"><div class="ttname"><a href="structdwc2__epout__t.html#a5c8fe1e83b5fb840ba6cf4334bcd28ed">dwc2_epout_t::reserved04</a></div><div class="ttdeci">uint32_t reserved04</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00496">dwc2_type.h:496</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_ac402fc9b5895ad921a13d751a619581d"><div class="ttname"><a href="structdwc2__epout__t.html#ac402fc9b5895ad921a13d751a619581d">dwc2_epout_t::doepdma</a></div><div class="ttdeci">volatile uint32_t doepdma</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00503">dwc2_type.h:503</a></div></div>
<div class="ttc" id="astructdwc2__epout__t_html_af165a21bcd5abd4ed821760f05a504b2"><div class="ttname"><a href="structdwc2__epout__t.html#af165a21bcd5abd4ed821760f05a504b2">dwc2_epout_t::reserved0c</a></div><div class="ttdeci">uint32_t reserved0c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00498">dwc2_type.h:498</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html"><div class="ttname"><a href="structdwc2__regs__t.html">dwc2_regs_t</a></div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00538">dwc2_type.h:538</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a0122e49dba6daf9bba4280a5d1be6913"><div class="ttname"><a href="structdwc2__regs__t.html#a0122e49dba6daf9bba4280a5d1be6913">dwc2_regs_t::hfnum_bm</a></div><div class="ttdeci">volatile dwc2_hfnum_t hfnum_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00612">dwc2_type.h:612</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a041a6aedebc5a6bdaf749bfadc452d0d"><div class="ttname"><a href="structdwc2__regs__t.html#a041a6aedebc5a6bdaf749bfadc452d0d">dwc2_regs_t::gahbcfg</a></div><div class="ttdeci">volatile uint32_t gahbcfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00549">dwc2_type.h:549</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a071795d30d76834ebcaf03ff1a5ad2c1"><div class="ttname"><a href="structdwc2__regs__t.html#a071795d30d76834ebcaf03ff1a5ad2c1">dwc2_regs_t::hcfg</a></div><div class="ttdeci">volatile uint32_t hcfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00608">dwc2_type.h:608</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a081b3bfb292b4ce10746ecef4d595e08"><div class="ttname"><a href="structdwc2__regs__t.html#a081b3bfb292b4ce10746ecef4d595e08">dwc2_regs_t::gnptxfsiz</a></div><div class="ttdeci">volatile uint32_t gnptxfsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00570">dwc2_type.h:570</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a088d65c969d941efe9aea34b83cd73a4"><div class="ttname"><a href="structdwc2__regs__t.html#a088d65c969d941efe9aea34b83cd73a4">dwc2_regs_t::hptxsts_bm</a></div><div class="ttdeci">volatile dwc2_hptxsts_t hptxsts_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00617">dwc2_type.h:617</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a0a304ee6bcb742e747825ab9ec568ef8"><div class="ttname"><a href="structdwc2__regs__t.html#a0a304ee6bcb742e747825ab9ec568ef8">dwc2_regs_t::gadpctl</a></div><div class="ttdeci">volatile uint32_t gadpctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00601">dwc2_type.h:601</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a0bcd1cbd6d599ae9400d1cbc62fc692b"><div class="ttname"><a href="structdwc2__regs__t.html#a0bcd1cbd6d599ae9400d1cbc62fc692b">dwc2_regs_t::gotgctl_bm</a></div><div class="ttdeci">volatile dwc2_gotgctl_t gotgctl_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00542">dwc2_type.h:542</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a0cdcc810134299d8ab020d95ce6ccafe"><div class="ttname"><a href="structdwc2__regs__t.html#a0cdcc810134299d8ab020d95ce6ccafe">dwc2_regs_t::diepempmsk</a></div><div class="ttdeci">volatile uint32_t diepempmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00647">dwc2_type.h:647</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a0d2c67f01baf24baa74f3d2dcd23a2af"><div class="ttname"><a href="structdwc2__regs__t.html#a0d2c67f01baf24baa74f3d2dcd23a2af">dwc2_regs_t::hflbaddr</a></div><div class="ttdeci">volatile uint32_t hflbaddr</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00621">dwc2_type.h:621</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a0f3bcdd19d57fef544a75f7688380763"><div class="ttname"><a href="structdwc2__regs__t.html#a0f3bcdd19d57fef544a75f7688380763">dwc2_regs_t::daintmsk</a></div><div class="ttdeci">volatile uint32_t daintmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00641">dwc2_type.h:641</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a119e8ac073b15036c2b923a67c62c6b9"><div class="ttname"><a href="structdwc2__regs__t.html#a119e8ac073b15036c2b923a67c62c6b9">dwc2_regs_t::gotgctl</a></div><div class="ttdeci">volatile uint32_t gotgctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00541">dwc2_type.h:541</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a134ecf90cc8e7b8085b819d8f4827e48"><div class="ttname"><a href="structdwc2__regs__t.html#a134ecf90cc8e7b8085b819d8f4827e48">dwc2_regs_t::ggpio</a></div><div class="ttdeci">volatile uint32_t ggpio</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00580">dwc2_type.h:580</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a14807d9213af34d0ad760e7ff89c93e9"><div class="ttname"><a href="structdwc2__regs__t.html#a14807d9213af34d0ad760e7ff89c93e9">dwc2_regs_t::daint</a></div><div class="ttdeci">volatile uint32_t daint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00640">dwc2_type.h:640</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a15e3f704bbd25a9ab11964185f9b704c"><div class="ttname"><a href="structdwc2__regs__t.html#a15e3f704bbd25a9ab11964185f9b704c">dwc2_regs_t::ghwcfg2</a></div><div class="ttdeci">volatile uint32_t ghwcfg2</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00587">dwc2_type.h:587</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a17e11534985e36cc7548a510ace8f7b9"><div class="ttname"><a href="structdwc2__regs__t.html#a17e11534985e36cc7548a510ace8f7b9">dwc2_regs_t::hfir</a></div><div class="ttdeci">volatile uint32_t hfir</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00609">dwc2_type.h:609</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a1805a35cdee2b8310ca9d26878934acd"><div class="ttname"><a href="structdwc2__regs__t.html#a1805a35cdee2b8310ca9d26878934acd">dwc2_regs_t::gotgint</a></div><div class="ttdeci">volatile uint32_t gotgint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00545">dwc2_type.h:545</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a229228a2eb2698235e2d7a9d1e8c1bc1"><div class="ttname"><a href="structdwc2__regs__t.html#a229228a2eb2698235e2d7a9d1e8c1bc1">dwc2_regs_t::grxfsiz</a></div><div class="ttdeci">volatile uint32_t grxfsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00567">dwc2_type.h:567</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a270af73d52b95b014aad7a39f7ac4b54"><div class="ttname"><a href="structdwc2__regs__t.html#a270af73d52b95b014aad7a39f7ac4b54">dwc2_regs_t::stm32_gccfg</a></div><div class="ttdeci">volatile uint32_t stm32_gccfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00581">dwc2_type.h:581</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a28291d89f54ed8a13fbaad6091d6dba7"><div class="ttname"><a href="structdwc2__regs__t.html#a28291d89f54ed8a13fbaad6091d6dba7">dwc2_regs_t::gusbcfg</a></div><div class="ttdeci">volatile uint32_t gusbcfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00553">dwc2_type.h:553</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a3223581a5043bde56c641a20e39d45ee"><div class="ttname"><a href="structdwc2__regs__t.html#a3223581a5043bde56c641a20e39d45ee">dwc2_regs_t::hptxfsiz</a></div><div class="ttdeci">volatile uint32_t hptxfsiz</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00603">dwc2_type.h:603</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a34269b8666d6e20d0878747b8f2f8e2c"><div class="ttname"><a href="structdwc2__regs__t.html#a34269b8666d6e20d0878747b8f2f8e2c">dwc2_regs_t::hprt_bm</a></div><div class="ttdeci">volatile dwc2_hprt_t hprt_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00625">dwc2_type.h:625</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a35d13e32b8729dd93f469a3581e1698e"><div class="ttname"><a href="structdwc2__regs__t.html#a35d13e32b8729dd93f469a3581e1698e">dwc2_regs_t::gsnpsid</a></div><div class="ttdeci">volatile uint32_t gsnpsid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00584">dwc2_type.h:584</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a375ecf44aca74e551a780bf750b5849d"><div class="ttname"><a href="structdwc2__regs__t.html#a375ecf44aca74e551a780bf750b5849d">dwc2_regs_t::dieptxf0</a></div><div class="ttdeci">volatile uint32_t dieptxf0</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00569">dwc2_type.h:569</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a3966855c9743ae78f12d975ccc5e880d"><div class="ttname"><a href="structdwc2__regs__t.html#a3966855c9743ae78f12d975ccc5e880d">dwc2_regs_t::grstctl_bm</a></div><div class="ttdeci">volatile dwc2_grstctl_t grstctl_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00558">dwc2_type.h:558</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a3de95510706d3eafc37ce019e0227c91"><div class="ttname"><a href="structdwc2__regs__t.html#a3de95510706d3eafc37ce019e0227c91">dwc2_regs_t::dvbusdis</a></div><div class="ttdeci">volatile uint32_t dvbusdis</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00644">dwc2_type.h:644</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a46e23580c4a9a1c8b8cc6e34d322c365"><div class="ttname"><a href="structdwc2__regs__t.html#a46e23580c4a9a1c8b8cc6e34d322c365">dwc2_regs_t::hfnum</a></div><div class="ttdeci">volatile uint32_t hfnum</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00611">dwc2_type.h:611</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a53155e56112e147eb0ccfd09c15b5928"><div class="ttname"><a href="structdwc2__regs__t.html#a53155e56112e147eb0ccfd09c15b5928">dwc2_regs_t::haintmsk</a></div><div class="ttdeci">volatile uint32_t haintmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00620">dwc2_type.h:620</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a5c92d4feb9e096c28379798e291bfce1"><div class="ttname"><a href="structdwc2__regs__t.html#a5c92d4feb9e096c28379798e291bfce1">dwc2_regs_t::deachint</a></div><div class="ttdeci">volatile uint32_t deachint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00651">dwc2_type.h:651</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a5f0f70f15c347a2ad5ad6f10fbf69ec5"><div class="ttname"><a href="structdwc2__regs__t.html#a5f0f70f15c347a2ad5ad6f10fbf69ec5">dwc2_regs_t::grxstsp_bm</a></div><div class="ttdeci">volatile dwc2_grxstsp_t grxstsp_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00565">dwc2_type.h:565</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a5f23329b5b82a8d5bf53e507390a52f1"><div class="ttname"><a href="structdwc2__regs__t.html#a5f23329b5b82a8d5bf53e507390a52f1">dwc2_regs_t::hprt</a></div><div class="ttdeci">volatile uint32_t hprt</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00624">dwc2_type.h:624</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a670a437bb0d5b9b47814c0afd5edcbf9"><div class="ttname"><a href="structdwc2__regs__t.html#a670a437bb0d5b9b47814c0afd5edcbf9">dwc2_regs_t::diepmsk</a></div><div class="ttdeci">volatile uint32_t diepmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00638">dwc2_type.h:638</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a67e04593e81b41c12549d8a6b271479f"><div class="ttname"><a href="structdwc2__regs__t.html#a67e04593e81b41c12549d8a6b271479f">dwc2_regs_t::ghwcfg2_bm</a></div><div class="ttdeci">volatile dwc2_ghwcfg2_t ghwcfg2_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00588">dwc2_type.h:588</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a696a5a67759426dff25017fe42550eda"><div class="ttname"><a href="structdwc2__regs__t.html#a696a5a67759426dff25017fe42550eda">dwc2_regs_t::ghwcfg4</a></div><div class="ttdeci">volatile uint32_t ghwcfg4</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00595">dwc2_type.h:595</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a6e648ca35c9ccb5c3958adb8e3560d07"><div class="ttname"><a href="structdwc2__regs__t.html#a6e648ca35c9ccb5c3958adb8e3560d07">dwc2_regs_t::gpwrdn</a></div><div class="ttdeci">volatile uint32_t gpwrdn</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00599">dwc2_type.h:599</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a78e8ed085ba06828bb7892b88cc232f2"><div class="ttname"><a href="structdwc2__regs__t.html#a78e8ed085ba06828bb7892b88cc232f2">dwc2_regs_t::ghwcfg4_bm</a></div><div class="ttdeci">volatile dwc2_ghwcfg4_t ghwcfg4_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00596">dwc2_type.h:596</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a7b917d72daf7dc036c4f8c65d83c6572"><div class="ttname"><a href="structdwc2__regs__t.html#a7b917d72daf7dc036c4f8c65d83c6572">dwc2_regs_t::gahbcfg_bm</a></div><div class="ttdeci">volatile dwc2_gahbcfg_t gahbcfg_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00550">dwc2_type.h:550</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a7e3f25884a72e07ad5d16fb82decc072"><div class="ttname"><a href="structdwc2__regs__t.html#a7e3f25884a72e07ad5d16fb82decc072">dwc2_regs_t::dtknqr1</a></div><div class="ttdeci">volatile uint32_t dtknqr1</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00642">dwc2_type.h:642</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a7ea40adab7e108cf219c013ede80c6d9"><div class="ttname"><a href="structdwc2__regs__t.html#a7ea40adab7e108cf219c013ede80c6d9">dwc2_regs_t::hptxsts</a></div><div class="ttdeci">volatile uint32_t hptxsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00616">dwc2_type.h:616</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a8022cf538a089e1b75715a51ce01fad2"><div class="ttname"><a href="structdwc2__regs__t.html#a8022cf538a089e1b75715a51ce01fad2">dwc2_regs_t::hnptxsts</a></div><div class="ttdeci">volatile uint32_t hnptxsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00573">dwc2_type.h:573</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a84d0f5d782bb244e61464d3705ea40fd"><div class="ttname"><a href="structdwc2__regs__t.html#a84d0f5d782bb244e61464d3705ea40fd">dwc2_regs_t::gotgint_bm</a></div><div class="ttdeci">volatile dwc2_gotgint_t gotgint_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00546">dwc2_type.h:546</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a856c37289776c7a33aa79678f7ab402c"><div class="ttname"><a href="structdwc2__regs__t.html#a856c37289776c7a33aa79678f7ab402c">dwc2_regs_t::dsts</a></div><div class="ttdeci">volatile uint32_t dsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00636">dwc2_type.h:636</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a8e1a8d8a22c699bbefa02800dd62da3e"><div class="ttname"><a href="structdwc2__regs__t.html#a8e1a8d8a22c699bbefa02800dd62da3e">dwc2_regs_t::grxstsp</a></div><div class="ttdeci">volatile uint32_t grxstsp</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00564">dwc2_type.h:564</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a91f114e2dfd95ccd707a8b5210cd6935"><div class="ttname"><a href="structdwc2__regs__t.html#a91f114e2dfd95ccd707a8b5210cd6935">dwc2_regs_t::deachmsk</a></div><div class="ttdeci">volatile uint32_t deachmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00652">dwc2_type.h:652</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a921a4e084fbddea73f6e0a5bdd6ccb4f"><div class="ttname"><a href="structdwc2__regs__t.html#a921a4e084fbddea73f6e0a5bdd6ccb4f">dwc2_regs_t::dthrctl</a></div><div class="ttdeci">volatile uint32_t dthrctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00646">dwc2_type.h:646</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a93918a27d834e59bb8da65e92c1c5dc8"><div class="ttname"><a href="structdwc2__regs__t.html#a93918a27d834e59bb8da65e92c1c5dc8">dwc2_regs_t::glpmcfg</a></div><div class="ttdeci">volatile uint32_t glpmcfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00598">dwc2_type.h:598</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a9bc033ca2a35e2b967939a61683b1536"><div class="ttname"><a href="structdwc2__regs__t.html#a9bc033ca2a35e2b967939a61683b1536">dwc2_regs_t::gpvndctl</a></div><div class="ttdeci">volatile uint32_t gpvndctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00578">dwc2_type.h:578</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_a9f8d42ea6639c668dc77a8705c47059c"><div class="ttname"><a href="structdwc2__regs__t.html#a9f8d42ea6639c668dc77a8705c47059c">dwc2_regs_t::hnptxsts_bm</a></div><div class="ttdeci">volatile dwc2_hnptxsts_t hnptxsts_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00574">dwc2_type.h:574</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_aa9440a243a5198403a733ebc7befc3e5"><div class="ttname"><a href="structdwc2__regs__t.html#aa9440a243a5198403a733ebc7befc3e5">dwc2_regs_t::gusbcfg_bm</a></div><div class="ttdeci">volatile dwc2_gusbcfg_t gusbcfg_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00554">dwc2_type.h:554</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_aa9ac76c9782e363343c20469c5a20620"><div class="ttname"><a href="structdwc2__regs__t.html#aa9ac76c9782e363343c20469c5a20620">dwc2_regs_t::gintmsk</a></div><div class="ttdeci">volatile uint32_t gintmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00561">dwc2_type.h:561</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_aac16d85ee61d6146be73dfae3867882c"><div class="ttname"><a href="structdwc2__regs__t.html#aac16d85ee61d6146be73dfae3867882c">dwc2_regs_t::doepmsk</a></div><div class="ttdeci">volatile uint32_t doepmsk</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00639">dwc2_type.h:639</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ab4cc80b0d0996174d6a3bddb2d510a53"><div class="ttname"><a href="structdwc2__regs__t.html#ab4cc80b0d0996174d6a3bddb2d510a53">dwc2_regs_t::reserved40c</a></div><div class="ttdeci">uint32_t reserved40c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00614">dwc2_type.h:614</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ab97d132b81463f0a50888dc668f0868d"><div class="ttname"><a href="structdwc2__regs__t.html#ab97d132b81463f0a50888dc668f0868d">dwc2_regs_t::gnptxsts</a></div><div class="ttdeci">volatile uint32_t gnptxsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00575">dwc2_type.h:575</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_abcf9834390c9b40f4d82a62d25727de8"><div class="ttname"><a href="structdwc2__regs__t.html#abcf9834390c9b40f4d82a62d25727de8">dwc2_regs_t::pcgcctl1</a></div><div class="ttdeci">volatile uint32_t pcgcctl1</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00669">dwc2_type.h:669</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_abdeb6bccd3411fa3f03779f0d2b24c3e"><div class="ttname"><a href="structdwc2__regs__t.html#abdeb6bccd3411fa3f03779f0d2b24c3e">dwc2_regs_t::grstctl</a></div><div class="ttdeci">volatile uint32_t grstctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00557">dwc2_type.h:557</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_abe94c3d24ed4ea9399457c1c01734ff0"><div class="ttname"><a href="structdwc2__regs__t.html#abe94c3d24ed4ea9399457c1c01734ff0">dwc2_regs_t::gintsts</a></div><div class="ttdeci">volatile uint32_t gintsts</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00560">dwc2_type.h:560</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ac09896338d3075409d85996894b6e386"><div class="ttname"><a href="structdwc2__regs__t.html#ac09896338d3075409d85996894b6e386">dwc2_regs_t::dtknqr2</a></div><div class="ttdeci">volatile uint32_t dtknqr2</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00643">dwc2_type.h:643</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ac854e98d72facc80f25573a9671a3681"><div class="ttname"><a href="structdwc2__regs__t.html#ac854e98d72facc80f25573a9671a3681">dwc2_regs_t::dcfg</a></div><div class="ttdeci">volatile uint32_t dcfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00634">dwc2_type.h:634</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_aca1e418896c3c3bc3d97920d3ed5ace3"><div class="ttname"><a href="structdwc2__regs__t.html#aca1e418896c3c3bc3d97920d3ed5ace3">dwc2_regs_t::reserved80c</a></div><div class="ttdeci">uint32_t reserved80c</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00637">dwc2_type.h:637</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_acb21ebd50379d71f84a8af92cf2d2803"><div class="ttname"><a href="structdwc2__regs__t.html#acb21ebd50379d71f84a8af92cf2d2803">dwc2_regs_t::gi2cctl</a></div><div class="ttdeci">volatile uint32_t gi2cctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00577">dwc2_type.h:577</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_acdbaae59f7007d589c8a682e3c6426b3"><div class="ttname"><a href="structdwc2__regs__t.html#acdbaae59f7007d589c8a682e3c6426b3">dwc2_regs_t::guid</a></div><div class="ttdeci">volatile uint32_t guid</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00583">dwc2_type.h:583</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ad37f6e79a1d11235b8b65154804582fb"><div class="ttname"><a href="structdwc2__regs__t.html#ad37f6e79a1d11235b8b65154804582fb">dwc2_regs_t::ghwcfg1</a></div><div class="ttdeci">volatile uint32_t ghwcfg1</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00585">dwc2_type.h:585</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ad902237f2941941b11f4f81f990867c8"><div class="ttname"><a href="structdwc2__regs__t.html#ad902237f2941941b11f4f81f990867c8">dwc2_regs_t::pcgcctl</a></div><div class="ttdeci">volatile uint32_t pcgcctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00668">dwc2_type.h:668</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ae2146c918044f119d96c8a4c256ba9b5"><div class="ttname"><a href="structdwc2__regs__t.html#ae2146c918044f119d96c8a4c256ba9b5">dwc2_regs_t::ghwcfg3_bm</a></div><div class="ttdeci">volatile dwc2_ghwcfg3_t ghwcfg3_bm</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00592">dwc2_type.h:592</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_ae3e580e296bdf3375f0b5774e456dbfb"><div class="ttname"><a href="structdwc2__regs__t.html#ae3e580e296bdf3375f0b5774e456dbfb">dwc2_regs_t::dctl</a></div><div class="ttdeci">volatile uint32_t dctl</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00635">dwc2_type.h:635</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_aea15d251bc121f1ee880dc2c1f89afc0"><div class="ttname"><a href="structdwc2__regs__t.html#aea15d251bc121f1ee880dc2c1f89afc0">dwc2_regs_t::ghwcfg3</a></div><div class="ttdeci">volatile uint32_t ghwcfg3</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00591">dwc2_type.h:591</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_aef5cae4b488b9015f892480814454a53"><div class="ttname"><a href="structdwc2__regs__t.html#aef5cae4b488b9015f892480814454a53">dwc2_regs_t::gdfifocfg</a></div><div class="ttdeci">volatile uint32_t gdfifocfg</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00600">dwc2_type.h:600</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_af05d5f87cf6ed5e9418cba6e4203b15e"><div class="ttname"><a href="structdwc2__regs__t.html#af05d5f87cf6ed5e9418cba6e4203b15e">dwc2_regs_t::haint</a></div><div class="ttdeci">volatile uint32_t haint</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00619">dwc2_type.h:619</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_af111a5840374b3c91afb7fb5b03f5e69"><div class="ttname"><a href="structdwc2__regs__t.html#af111a5840374b3c91afb7fb5b03f5e69">dwc2_regs_t::dvbuspulse</a></div><div class="ttdeci">volatile uint32_t dvbuspulse</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00645">dwc2_type.h:645</a></div></div>
<div class="ttc" id="astructdwc2__regs__t_html_af55040ba91997407854fbd692b1cb9d4"><div class="ttname"><a href="structdwc2__regs__t.html#af55040ba91997407854fbd692b1cb9d4">dwc2_regs_t::grxstsr</a></div><div class="ttdeci">volatile uint32_t grxstsr</div><div class="ttdef"><b>Definition:</b> <a href="dwc2__type_8h_source.html#l00562">dwc2_type.h:562</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_73f408912d732fbde132456af6532957.html">FFBoard</a></li><li class="navelem"><a class="el" href="dir_afee79e5f8d3e083702418b42c1ca456.html">USB</a></li><li class="navelem"><a class="el" href="dir_ec967005e7e6a8816426ab4d77cb395f.html">portable</a></li><li class="navelem"><a class="el" href="dir_7b6d46a9686434a6c4b8731c6cb8a25e.html">synopsys</a></li><li class="navelem"><a class="el" href="dir_5dc4a707dc58a07ac525609879ea0fd8.html">dwc2</a></li><li class="navelem"><a class="el" href="dwc2__type_8h.html">dwc2_type.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2 </li>
  </ul>
</div>
</body>
</html>
