# Details

Date : 2020-07-07 12:04:09

Directory f:\MyRVCore\04.MemoryAccess\MemoryAccess.srcs\sources_1\new

Total : 17 files,  2015 codes, 491 comments, 180 blanks, all 2686 lines

[summary](results.md)

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [core.v](/core.v) | Verilog | 248 | 60 | 18 | 326 |
| [ctrl.v](/ctrl.v) | Verilog | 20 | 19 | 4 | 43 |
| [data_ram.v](/data_ram.v) | Verilog | 49 | 22 | 7 | 78 |
| [defines.vh](/defines.vh) | Verilog | 194 | 47 | 14 | 255 |
| [div.v](/div.v) | Verilog | 103 | 28 | 9 | 140 |
| [ex.v](/ex.v) | Verilog | 299 | 48 | 31 | 378 |
| [ex_mem.v](/ex_mem.v) | Verilog | 44 | 22 | 5 | 71 |
| [id.v](/id.v) | Verilog | 652 | 40 | 32 | 724 |
| [id_ex.v](/id_ex.v) | Verilog | 59 | 23 | 6 | 88 |
| [if_id.v](/if_id.v) | Verilog | 24 | 22 | 6 | 52 |
| [inst_rom.v](/inst_rom.v) | Verilog | 16 | 20 | 4 | 40 |
| [mem.v](/mem.v) | Verilog | 105 | 23 | 9 | 137 |
| [mem_wb.v](/mem_wb.v) | Verilog | 29 | 22 | 5 | 56 |
| [pc_reg.v](/pc_reg.v) | Verilog | 30 | 23 | 7 | 60 |
| [regfile.v](/regfile.v) | Verilog | 80 | 33 | 10 | 123 |
| [top.v](/top.v) | Verilog | 43 | 20 | 7 | 70 |
| [top_tb.v](/top_tb.v) | Verilog | 20 | 19 | 6 | 45 |

[summary](results.md)