{
  "module_name": "hfi_venus_io.h",
  "hash_id": "033bb2a784896b03003625cf5a05e2228f196fe39c6e307107322d28c2e07b2d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/qcom/venus/hfi_venus_io.h",
  "human_readable_source": " \n \n#ifndef __VENUS_HFI_VENUS_IO_H__\n#define __VENUS_HFI_VENUS_IO_H__\n\n#define VBIF_BASE\t\t\t\t0x80000\n\n#define VBIF_AXI_HALT_CTRL0\t\t\t0x208\n#define VBIF_AXI_HALT_CTRL1\t\t\t0x20c\n\n#define VBIF_AXI_HALT_CTRL0_HALT_REQ\t\tBIT(0)\n#define VBIF_AXI_HALT_CTRL1_HALT_ACK\t\tBIT(0)\n#define VBIF_AXI_HALT_ACK_TIMEOUT_US\t\t500000\n\n#define CPU_BASE\t\t\t\t0xc0000\n\n#define CPU_CS_BASE\t\t\t\t(CPU_BASE + 0x12000)\n#define CPU_IC_BASE\t\t\t\t(CPU_BASE + 0x1f000)\n#define CPU_BASE_V6\t\t\t\t0xa0000\n#define CPU_CS_BASE_V6\t\t\t\tCPU_BASE_V6\n#define CPU_IC_BASE_V6\t\t\t\t(CPU_BASE_V6 + 0x138)\n\n#define CPU_CS_A2HSOFTINTCLR\t\t\t0x1c\n\n#define VIDC_CTRL_INIT\t\t\t\t0x48\n#define VIDC_CTRL_INIT_RESERVED_BITS31_1_MASK\t0xfffffffe\n#define VIDC_CTRL_INIT_RESERVED_BITS31_1_SHIFT\t1\n#define VIDC_CTRL_INIT_CTRL_MASK\t\t0x1\n#define VIDC_CTRL_INIT_CTRL_SHIFT\t\t0\n\n \n#define CPU_CS_SCIACMDARG0\t\t\t0x4c\n#define CPU_CS_SCIACMDARG0_MASK\t\t\t0xff\n#define CPU_CS_SCIACMDARG0_SHIFT\t\t0x0\n#define CPU_CS_SCIACMDARG0_ERROR_STATUS_MASK\t0xfe\n#define CPU_CS_SCIACMDARG0_ERROR_STATUS_SHIFT\t0x1\n#define CPU_CS_SCIACMDARG0_INIT_STATUS_MASK\t0x1\n#define CPU_CS_SCIACMDARG0_INIT_STATUS_SHIFT\t0x0\n#define CPU_CS_SCIACMDARG0_PC_READY\t\tBIT(8)\n#define CPU_CS_SCIACMDARG0_INIT_IDLE_MSG_MASK\tBIT(30)\n\n \n#define CPU_CS_SCIACMDARG1\t\t\t0x50\n\n \n#define CPU_CS_SCIACMDARG2\t\t\t0x54\n\n \n#define CPU_CS_SCIACMDARG3\t\t\t0x58\n\n#define SFR_ADDR\t\t\t\t0x5c\n#define MMAP_ADDR\t\t\t\t0x60\n#define UC_REGION_ADDR\t\t\t\t0x64\n#define UC_REGION_SIZE\t\t\t\t0x68\n\n#define CPU_CS_H2XSOFTINTEN_V6\t\t\t0x148\n\n#define CPU_CS_X2RPMH_V6\t\t\t0x168\n#define CPU_CS_X2RPMH_MASK0_BMSK_V6\t\t0x1\n#define CPU_CS_X2RPMH_MASK0_SHFT_V6\t\t0x0\n#define CPU_CS_X2RPMH_MASK1_BMSK_V6\t\t0x2\n#define CPU_CS_X2RPMH_MASK1_SHFT_V6\t\t0x1\n#define CPU_CS_X2RPMH_SWOVERRIDE_BMSK_V6\t0x4\n#define CPU_CS_X2RPMH_SWOVERRIDE_SHFT_V6\t0x3\n\n \n#define CPU_IC_SOFTINT\t\t\t\t0x18\n#define CPU_IC_SOFTINT_V6\t\t\t0x150\n#define CPU_IC_SOFTINT_H2A_MASK\t\t\t0x8000\n#define CPU_IC_SOFTINT_H2A_SHIFT\t\t0xf\n#define CPU_IC_SOFTINT_H2A_SHIFT_V6\t\t0x0\n\n \n#define WRAPPER_BASE_V6\t\t\t\t0x000b0000\n#define WRAPPER_BASE\t\t\t\t0x000e0000\n\n#define WRAPPER_HW_VERSION\t\t\t0x00\n#define WRAPPER_HW_VERSION_MAJOR_VERSION_MASK\t0x78000000\n#define WRAPPER_HW_VERSION_MAJOR_VERSION_SHIFT\t28\n#define WRAPPER_HW_VERSION_MINOR_VERSION_MASK\t0xfff0000\n#define WRAPPER_HW_VERSION_MINOR_VERSION_SHIFT\t16\n#define WRAPPER_HW_VERSION_STEP_VERSION_MASK\t0xffff\n\n#define WRAPPER_CLOCK_CONFIG\t\t\t0x04\n\n#define WRAPPER_INTR_STATUS\t\t\t0x0c\n#define WRAPPER_INTR_STATUS_A2HWD_MASK\t\t0x10\n#define WRAPPER_INTR_STATUS_A2HWD_SHIFT\t\t0x4\n#define WRAPPER_INTR_STATUS_A2H_MASK\t\t0x4\n#define WRAPPER_INTR_STATUS_A2H_SHIFT\t\t0x2\n\n#define WRAPPER_INTR_MASK\t\t\t0x10\n#define WRAPPER_INTR_MASK_A2HWD_BASK\t\t0x10\n#define WRAPPER_INTR_MASK_A2HWD_SHIFT\t\t0x4\n#define WRAPPER_INTR_MASK_A2HVCODEC_MASK\t0x8\n#define WRAPPER_INTR_MASK_A2HVCODEC_SHIFT\t0x3\n#define WRAPPER_INTR_MASK_A2HCPU_MASK\t\t0x4\n#define WRAPPER_INTR_MASK_A2HCPU_SHIFT\t\t0x2\n\n#define WRAPPER_INTR_STATUS_A2HWD_MASK_V6\t0x8\n#define WRAPPER_INTR_MASK_A2HWD_BASK_V6\t\t0x8\n\n#define WRAPPER_INTR_CLEAR\t\t\t0x14\n#define WRAPPER_INTR_CLEAR_A2HWD_MASK\t\t0x10\n#define WRAPPER_INTR_CLEAR_A2HWD_SHIFT\t\t0x4\n#define WRAPPER_INTR_CLEAR_A2H_MASK\t\t0x4\n#define WRAPPER_INTR_CLEAR_A2H_SHIFT\t\t0x2\n\n#define WRAPPER_POWER_STATUS\t\t\t0x44\n#define WRAPPER_VDEC_VCODEC_POWER_CONTROL\t0x48\n#define WRAPPER_VENC_VCODEC_POWER_CONTROL\t0x4c\n#define WRAPPER_DEBUG_BRIDGE_LPI_CONTROL_V6\t0x54\n#define WRAPPER_DEBUG_BRIDGE_LPI_STATUS_V6\t0x58\n#define WRAPPER_VDEC_VENC_AHB_BRIDGE_SYNC_RESET\t0x64\n\n#define WRAPPER_CPU_CLOCK_CONFIG\t\t0x2000\n#define WRAPPER_CPU_AXI_HALT\t\t\t0x2008\n#define WRAPPER_CPU_AXI_HALT_HALT\t\tBIT(16)\n#define WRAPPER_CPU_AXI_HALT_STATUS\t\t0x200c\n#define WRAPPER_CPU_AXI_HALT_STATUS_IDLE\tBIT(24)\n\n#define WRAPPER_CPU_CGC_DIS\t\t\t0x2010\n#define WRAPPER_CPU_STATUS\t\t\t0x2014\n#define WRAPPER_CPU_STATUS_WFI\t\t\tBIT(0)\n#define WRAPPER_SW_RESET\t\t\t0x3000\n#define WRAPPER_CPA_START_ADDR\t\t\t0x1020\n#define WRAPPER_CPA_END_ADDR\t\t\t0x1024\n#define WRAPPER_FW_START_ADDR\t\t\t0x1028\n#define WRAPPER_FW_END_ADDR\t\t\t0x102C\n#define WRAPPER_NONPIX_START_ADDR\t\t0x1030\n#define WRAPPER_NONPIX_END_ADDR\t\t\t0x1034\n#define WRAPPER_A9SS_SW_RESET\t\t\t0x3000\n#define WRAPPER_A9SS_SW_RESET_BIT\t\tBIT(4)\n\n \n#define WRAPPER_VCODEC0_MMCC_POWER_STATUS\t0x90\n#define WRAPPER_VCODEC0_MMCC_POWER_CONTROL\t0x94\n\n#define WRAPPER_VCODEC1_MMCC_POWER_STATUS\t0x110\n#define WRAPPER_VCODEC1_MMCC_POWER_CONTROL\t0x114\n\n \n#define WRAPPER_CORE_POWER_STATUS_V6\t\t0x80\n#define WRAPPER_CORE_POWER_CONTROL_V6\t\t0x84\n\n \n#define WRAPPER_TZ_BASE_V6\t\t\t0x000c0000\n#define WRAPPER_TZ_CPU_STATUS_V6\t\t0x10\n#define WRAPPER_TZ_XTSS_SW_RESET\t\t0x1000\n#define WRAPPER_XTSS_SW_RESET_BIT\t\tBIT(0)\n\n \n#define AON_BASE_V6\t\t\t\t0x000e0000\n#define AON_WRAPPER_MVP_NOC_LPI_CONTROL\t\t0x00\n#define AON_WRAPPER_MVP_NOC_LPI_STATUS\t\t0x04\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}