Start at Wed Dec  2 16:54:29 2020


stratus_hls 19.10-p100  (91500.011111)
Copyright (c) 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, BASIC=1, BDW_RTL_mac_BASIC=1".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/share/stratus/include,
        00481.   /usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_gating_module is not set.
        00481: --clock_period is set to "5.000".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.050".
        00481: --default_preserve_io is set to "off".
        00481: --default_protocol is set to "off".
        00481: --default_stable_input_delay is not set.
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "off".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "BASIC".
        00481: --hls_module is set to "mac".
        00481: --ignore_cells is not set.
        00481: --ignore_scan_cells is set to "off".
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/mac/BASIC/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "3".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --mux_pushing is set to "on".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "mac_rtl.cpp".
        00481: --output_dir is set to "bdw_work/modules/mac/BASIC".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_pipelined_parts is set to "generic".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "100".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --pipelined_parts is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --relax_timing is set to "off".
        00481: --rtl_annotation is set to "op,stack".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "medium".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "mac.cpp".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is not set.
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2019.1.01.8041 (03251817).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 5.000ns.
        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        00967:   Processing library
   NOTE 02776:     Obtaining register metrics for techlib...

   NOTE 03280: A specified technology library contains scan flip flops which
   NOTE 03280.   may be used in timing estimation.

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        01472:       Register Metrics:
        01440:          Register Type          Area              Delay (ns)
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 0 function calls.
   NOTE 01446:   at mac.h line 32
   NOTE 01446.     The edge-triggered SC_METHOD, _accumulator, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
   NOTE 01446:   at mac.h line 20
   NOTE 01446.     The edge-triggered SC_METHOD, _delays, does not have a
   NOTE 01446.     "dont_initialize()" invocation. This may lead to a mismatch
   NOTE 01446.     between the SystemC and Verilog simulation models.
        00116:   at mac.h line 32
        00116.     Optimizing method mac::_accumulator
        00116:   at mac.h line 27
        00116.     Optimizing method mac::_multiplier
        00116:   at mac.h line 20
        00116.     Optimizing method mac::_delays
        00116:   at mac.h line 32
        00116.     Optimizing method mac::_accumulator
        00305:     299 nodes
        00306:     Optimize: pass 1.
        00305:     140 nodes
        00306:     Optimize: pass 2.
        00305:     162 nodes
        00306:     Optimize: pass 3.
        00305:     162 nodes
        00306:     Optimize: pass 4.
        00305:     162 nodes
        00306:     Optimize: pass 5.
        02831:       at mac.h line 40
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     153 nodes
        00306:     Optimize: pass 6.
        02831:       at mac.h line 38
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     133 nodes
        00306:     Optimize: pass 7..
        00305:     130 nodes
        00306:     Optimize: pass 8.
        02831:       at mac.h line 36
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     99 nodes
        00306:     Optimize: pass 9..
        00305:     96 nodes
        00306:     Optimize: pass 10.
        00305:     93 nodes
        00306:     Optimize: pass 11..
        00305:     87 nodes
        00306:     Optimize: pass 12.
        00305:     72 nodes
        00306:     Optimize: pass 13..
        00305:     69 nodes
        00306:     Optimize: pass 14.
        00305:     69 nodes
        00306:     Optimize: pass 15.
        00305:     69 nodes
        00306:     Optimize: pass 16.
        00116:   at mac.h line 27
        00116.     Optimizing method mac::_multiplier
        00305:     46 nodes
        00306:     Optimize: pass 1.

WARNING 02648: at mac.h line 19
WARNING 02648.   Method _multiplier has an output, mul, that is not written on
WARNING 02648.   all control paths. Stratus is assigning a value of zero on the
WARNING 02648.   unset paths to avoid a latch. Use
WARNING 02648.   --method_processing=translate if you want a latch to be
WARNING 02648.   inferred.

        00305:     65 nodes
        00306:     Optimize: pass 2..
        00305:     65 nodes
        00306:     Optimize: pass 3.
        00305:     65 nodes
        00306:     Optimize: pass 4.
        00305:     65 nodes
        00306:     Optimize: pass 5.
        02831:       at mac.h line 29
        02831.         Converting control branching to datapath elements. (11
        02831.         bits multiplexed)
        00305:     45 nodes
        00306:     Optimize: pass 6..
        00305:     42 nodes
        00306:     Optimize: pass 7.
        00305:     41 nodes
        00306:     Optimize: pass 8..
        00305:     39 nodes
        00306:     Optimize: pass 9.
        00305:     42 nodes
        00306:     Optimize: pass 10..
        00305:     39 nodes
        00306:     Optimize: pass 11.
        00305:     39 nodes
        00306:     Optimize: pass 12.
        00305:     39 nodes
        00306:     Optimize: pass 13.
        00116:   at mac.h line 20
        00116.     Optimizing method mac::_delays
        00305:     121 nodes
        00306:     Optimize: pass 1.
        00305:     46 nodes
        00306:     Optimize: pass 2.
        00305:     52 nodes
        00306:     Optimize: pass 3..
        00305:     49 nodes
        00306:     Optimize: pass 4.
        00305:     49 nodes
        00306:     Optimize: pass 5.
        00305:     49 nodes
        00306:     Optimize: pass 6.
        00305:     43 nodes
        00306:     Optimize: pass 7.
        00305:     43 nodes
        00306:     Optimize: pass 8.
        01352:   at mac.h line 32
        01352.     Postprocessing method mac::_accumulator
        01352:   at mac.h line 27
        01352.     Postprocessing method mac::_multiplier
        01352:   at mac.h line 20
        01352.     Postprocessing method mac::_delays

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 33 inputs.
   NOTE 02776:     Obtaining mux metrics for techlib...
        01429:       Binary Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          2.86      0.061
        01430:     1            3          4.78      0.120
        01430:     1            4          7.23      0.120
        01430:     1            5          9.69      0.178
        01430:     1            8         17.06      0.178
        01430:     1            9         19.52      0.237
        01430:     1           16         36.72      0.237
        01430:     1           17         39.18      0.295
        01430:     1           32         76.04      0.295
        01430:     1           33         78.50      0.354
        01430:     8            2         22.89      0.061
        01430:     8            3         31.04      0.148
        01430:     8            4         47.02      0.148
        01430:     8            5         62.99      0.207
        01430:     8            8        110.91      0.207
        01430:     8            9        126.89      0.265
        01430:     8           16        238.70      0.265
        01430:     8           17        254.68      0.324
        01430:     8           32        494.28      0.324
        01430:     8           33        510.26      0.382
        01430:    16            2         45.79      0.061
        01430:    16            3         59.70      0.158
        01430:    16            4         90.42      0.158
        01430:    16            5        121.14      0.216
        01430:    16            8        213.29      0.216
        01430:    16            9        244.01      0.274
        01430:    16           16        459.04      0.274
        01430:    16           17        489.76      0.333
        01430:    16           32        950.55      0.333
        01430:    16           33        981.26      0.391
        01430:    32            2         91.57      0.061
        01430:    32            3        117.01      0.167
        01430:    32            4        177.22      0.167
        01430:    32            5        237.43      0.225
        01430:    32            8        418.05      0.225
        01430:    32            9        478.26      0.284
        01430:    32           16        899.73      0.284
        01430:    32           17        959.93      0.342
        01430:    32           32       1863.07      0.342
        01430:    32           33       1923.28      0.401
        01429:       Onehot Multiplexor Metrics:
        01431:         Bitwidth    Num Inputs      Area    Delay (ns)
        01430:     1            2          3.10      0.061
        01430:     1            3          4.15      0.095
        01430:     1            4          5.57      0.095
        01430:     1            5          7.00      0.133
        01430:     1            8         11.27      0.133
        01430:     1            9         12.70      0.172
        01430:     1           16         22.67      0.172
        01430:     1           17         24.09      0.210
        01430:     1           32         45.46      0.210
        01430:     1           33         46.88      0.249
        01430:     8            2         24.84      0.061
        01430:     8            3         26.98      0.095
        01430:     8            4         36.23      0.095
        01430:     8            5         45.49      0.133
        01430:     8            8         73.27      0.133
        01430:     8            9         82.53      0.172
        01430:     8           16        147.34      0.172
        01430:     8           17        156.60      0.210
        01430:     8           32        295.48      0.210
        01430:     8           33        304.73      0.249
        01430:    16            2         49.67      0.061
        01430:    16            3         51.88      0.095
        01430:    16            4         69.68      0.095
        01430:    16            5         87.49      0.133
        01430:    16            8        140.90      0.133
        01430:    16            9        158.71      0.172
        01430:    16           16        283.34      0.172
        01430:    16           17        301.15      0.210
        01430:    16           32        568.22      0.210
        01430:    16           33        586.03      0.249
        01430:    32            2         99.34      0.061
        01430:    32            3        101.68      0.095
        01430:    32            4        136.58      0.095
        01430:    32            5        171.47      0.133
        01430:    32            8        276.17      0.133
        01430:    32            9        311.07      0.172
        01430:    32           16        555.35      0.172
        01430:    32           17        590.25      0.210
        01430:    32           32       1113.72      0.210
        01430:    32           33       1148.61      0.249
        00968:   Matching resources
        02723:       Synthesizing mac_N_Mux_18_2_1_4...
        02790:         Area =    24.62  Latency = 0  Delay =    0.071ns
        02723:       Synthesizing mac_Mul_10Sx8S_18S_4...
        02790:         Area =   474.70  Latency = 0  Delay =    1.304ns
        02723:       Synthesizing mac_N_Mux_32_2_0_4...
        02790:         Area =    76.61  Latency = 0  Delay =    0.090ns
        02723:       Synthesizing mac_Add_32Sx18S_32S_4...
        02790:         Area =   287.96  Latency = 0  Delay =    1.173ns
        02723:       Synthesizing mac_N_Mux_18_2_1_1...
        02790:         Area =    53.35  Latency = 0  Delay =    0.059ns
        02723:       Synthesizing mac_Mul_10Sx8S_18S_1...
        02790:         Area =   782.19  Latency = 0  Delay =    0.812ns
        02723:       Synthesizing mac_N_Mux_32_2_0_1...
        02790:         Area =   375.93  Latency = 0  Delay =    0.060ns
        02723:       Synthesizing mac_Add_32Sx18S_32S_1...
        02790:         Area =   530.96  Latency = 0  Delay =    0.400ns

        00969: Scheduling:
   NOTE 01437:   at mac.h line 32
   NOTE 01437.     Using global default input delay value of 0.050ns.
   NOTE 01437:   at mac.h line 27
   NOTE 01437.     Using global default input delay value of 0.050ns.
   NOTE 01437:   at mac.h line 20
   NOTE 01437.     Using global default input delay value of 0.050ns.
               .
        01171:   Scheduling method mac::_delays
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 3
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 3
        01166:     Estimated intrinsic mux area: 0
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01463:       No scheduled resources (functional units) are needed.
               .
        01171:   Scheduling method mac::_multiplier
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 6
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 6
        01166:     Estimated intrinsic mux area: 53
        01167:     at mac.h line 30 estimated mux area: 53
        01168:     Symbol:mul Mux inputs: 2 Width: 18 Mux area: 53
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1.

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                   Resource Quantity
        01220:       mac_Mul_10Sx8S_18S_1        1
        01220:         mac_N_Mux_18_2_1_1        1
               .
        01171:   Scheduling method mac::_accumulator
        02080:       sched_asap            off     
        02080:       sched_effort          medium  
        02080:       sharing_effort_parts  high    
        02080:       sharing_effort_regs   high    
        02080:       relax_timing          off     
        02080:       power_clock_gating    off     
        02098:     Total op count: 12
        03257:     Sharable op count: 0
        01170:     Unsharable op count: 12
        01166:     Estimated intrinsic mux area: 1125
        01167:     at mac.h line 40 estimated mux area: 375
        01168:     Symbol:CynTemp_1 Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at mac.h line 38 estimated mux area: 375
        01168:     Symbol:CynTemp_2 Mux inputs: 2 Width: 32 Mux area: 375
        01167:     at mac.h line 41 estimated mux area: 375
        01168:     Symbol:acc Mux inputs: 2 Width: 32 Mux area: 375
        01117:     Initialized resource counts
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1...
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01218:     Scheduling Resources:
        01219:                    Resource Quantity
        01220:          mac_N_Mux_32_2_0_4        3
        01220:       mac_Add_32Sx18S_32S_4        1

        02918: RTL Generation & Optimization:
        02917:   Preparing method mac::_delays for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ............................................................
               .                                                          .
        00802: . Allocation Report for method "_delays":                  .
        00805: .                              Area/Instance               .
        00805: .                        ------------------------    Total .
        00805: .       Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------  -----  ----------  ------  ----  ------- .
        00810: . implicit muxes                                      22.9 .
        00808: .      registers      1                                    .
        00809: .  register bits      8    5.5(1)       0.0           43.8 .
        00811: . -------------------------------------------------------- .
        00812: .     Total Area          43.8(8)      22.9   0.0     66.7 .
               .                                                          .
               ............................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method mac::_multiplier for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ..................................................................
               .                                                                .
        00802: . Allocation Report for method "_multiplier":                    .
        00805: .                                    Area/Instance               .
        00805: .                              ------------------------    Total .
        00805: .             Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . --------------------  -----  ----------  ------  ----  ------- .
        00807: . mac_Mul_10Sx8S_18S_1      1               782.2          782.2 .
        00807: .   mac_N_Mux_18_2_1_1      1                53.4           53.4 .
        00810: .       implicit muxes                                       0.0 .
        00808: .            registers      0                                    .
        00809: .        register bits      0    5.5(1)       0.0            0.0 .
        00811: . -------------------------------------------------------------- .
        00812: .           Total Area           0.0(0)     835.5   0.0    835.5 .
               .                                                                .
               ..................................................................


        01677:     Building RTL structures, pass 3
        02917:   Preparing method mac::_accumulator for final RTL output
        01006:     States: 2
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               ...................................................................
               .                                                                 .
        00802: . Allocation Report for method "_accumulator":                    .
        00805: .                                     Area/Instance               .
        00805: .                               ------------------------    Total .
        00805: .              Resource  Count    Seq(#FF)    Comb    BB     Area .
        00805: . ---------------------  -----  ----------  ------  ----  ------- .
        00807: . mac_Add_32Sx18S_32S_4      1               288.0          288.0 .
        00807: .    mac_N_Mux_32_2_0_4      3                76.6          229.8 .
        00810: .        implicit muxes                                      91.6 .
        00808: .             registers      1                                    .
        00809: .         register bits     32    5.5(1)       0.0          175.1 .
        00811: . --------------------------------------------------------------- .
        00812: .            Total Area         175.1(32)    609.4   0.0    784.5 .
               .                                                                 .
               ...................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations
        00144:     Global optimizations

               +-----------------------------------------------------------------+
               |                                                                 |
        00803: | Allocation Report for all threads:                              |
        00805: |                                     Area/Instance               |
        00805: |                               ------------------------    Total |
        00805: |              Resource  Count    Seq(#FF)    Comb    BB     Area |
        00805: | ---------------------  -----  ----------  ------  ----  ------- |
        00807: |  mac_Mul_10Sx8S_18S_1      1               782.2          782.2 |
        00807: | mac_Add_32Sx18S_32S_4      1               288.0          288.0 |
        00807: |    mac_N_Mux_32_2_0_4      3                76.6          229.8 |
        00807: |    mac_N_Mux_18_2_1_1      1                53.4           53.4 |
        00808: |             registers      2                                    |
        01442: |     Reg bits by type:                                           |
        01442. |        EN SS SC AS AC                                           |
        00809: |         0  0  0  0  1     40    6.2(1)       0.0                |
        00809: |     all register bits     40    6.2(1)       0.0          246.2 |
        02604: |       estimated cntrl      1                 0.0            0.0 |
        00811: | --------------------------------------------------------------- |
        00812: |            Total Area         246.2(40)   1353.3   0.0   1599.6 |
               |                                                                 |
               +-----------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/mac/BASIC/mac_rtl.h
        01767:   bdw_work/modules/mac/BASIC/mac_rtl.cpp
        01768:   bdw_work/modules/mac/BASIC/mac_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 02648   1

stratus_hls succeeded with 0 errors and 1 warning.

End at Wed Dec  2 16:54:58 2020

