Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Mar 28 11:37:56 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3659)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (1)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3659)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/axi4_wrapper_int/b_start_cdc/syncstages_ff_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/current_tag_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/send_terminator_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/timeout_counter_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tdata_reg[63]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/generate_sync_collapser.sync_collapser_inst/m_axis_tvalid_int_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/TDC_Calib/TDC/StartStopGenerator_0/U0/GenInternalClock.Inst_RingOscillator/Inst_X7S_CARRY4_Delay/DividedOsc_i_2/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (1)
---------------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -15.434   -28836.520                   3290                57167        0.044        0.000                      0                57037        0.070        0.000                       0                 31131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                            ------------         ----------      --------------
aclk                                                                             {0.000 5.000}        10.000          100.000         
clk                                                                              {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn        {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn   {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn        {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn   {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn       {0.000 2.500}        5.000           200.000         
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {0.000 2.500}        5.000           200.000         
ftdi_clock                                                                       {0.000 8.334}        16.667          59.999          
  clk_out1_design_1_clk_wiz_1_0                                                  {0.000 8.334}        16.667          59.999          
  clkfbout_design_1_clk_wiz_1_0                                                  {0.000 8.334}        16.667          59.999          
sys_diff_clock_clk_p                                                             {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0                                                  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0                                                  {0.000 5.000}        10.000          100.000         
tdc_diff_clock_clk_p                                                             {0.000 1.200}        2.400           416.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
aclk                                                                                  -1.369     -182.640                    223                 3549        0.120        0.000                      0                 3549        4.500        0.000                       0                  1931  
clk                                                                                    1.101        0.000                      0                  161        0.120        0.000                      0                  161        2.000        0.000                       0                    98  
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn              2.354        0.000                      0                    9        0.253        0.000                      0                    9        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn                                                                                                                                                     2.000        0.000                       0                     2  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn              1.722        0.000                      0                    9        0.337        0.000                      0                    9        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn                                                                                                                                                     2.000        0.000                       0                     2  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn             1.121        0.000                      0                    9        0.372        0.000                      0                    9        2.000        0.000                       0                     9  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn                                                                                                                                                    2.000        0.000                       0                     2  
ftdi_clock                                                                                                                                                                                                                         5.333        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                                       12.057        0.000                      0                  505        0.087        0.000                      0                  505        7.203        0.000                       0                   277  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                                                   15.075        0.000                       0                     3  
sys_diff_clock_clk_p                                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                        1.217        0.000                      0                39475        0.058        0.000                      0                39475        3.870        0.000                       0                 16813  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                    8.408        0.000                       0                     3  
tdc_diff_clock_clk_p                                                                 -15.246   -27975.492                   3049                12417        0.055        0.000                      0                12417        0.070        0.000                       0                 11971  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                  To Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                  --------                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk                                                                         aclk                                                                              1.153        0.000                      0                   57        0.373        0.000                      0                   47  
clk_out1_design_1_clk_wiz_0_0                                               aclk                                                                             -0.710      -44.912                    177                  698        0.044        0.000                      0                  698  
clk_out1_design_1_clk_wiz_0_0                                               clk                                                                               0.408        0.000                      0                   79        0.135        0.000                      0                   79  
tdc_diff_clock_clk_p                                                        design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn        -3.948      -15.704                      4                    4        1.047        0.000                      0                    4  
tdc_diff_clock_clk_p                                                        design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn        -3.732      -14.479                      4                    4        0.772        0.000                      0                    4  
tdc_diff_clock_clk_p                                                        design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn       -4.110      -16.240                      4                    4        1.143        0.000                      0                    4  
clk_out1_design_1_clk_wiz_1_0                                               ftdi_clock                                                                        4.333        0.000                      0                   11        0.649        0.000                      0                   11  
ftdi_clock                                                                  clk_out1_design_1_clk_wiz_1_0                                                     6.722        0.000                      0                   10        1.182        0.000                      0                   10  
clk_out1_design_1_clk_wiz_0_0                                               clk_out1_design_1_clk_wiz_1_0                                                     8.902        0.000                      0                   18                                                                        
aclk                                                                        clk_out1_design_1_clk_wiz_0_0                                                     1.219        0.000                      0                  530        1.652        0.000                      0                  530  
clk_out1_design_1_clk_wiz_1_0                                               clk_out1_design_1_clk_wiz_0_0                                                    15.432        0.000                      0                   18                                                                        
tdc_diff_clock_clk_p                                                        clk_out1_design_1_clk_wiz_0_0                                                     1.337        0.000                      0                   12                                                                        
design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn   tdc_diff_clock_clk_p                                                            -15.166    -9458.997                    966                  966        1.349        0.000                      0                  966  
design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn   tdc_diff_clock_clk_p                                                            -15.434    -9592.022                    966                  966        1.374        0.000                      0                  966  
design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  tdc_diff_clock_clk_p                                                            -15.040    -9284.185                    966                  966        1.704        0.000                      0                  966  
clk_out1_design_1_clk_wiz_0_0                                               tdc_diff_clock_clk_p                                                              2.575        0.000                      0                   72                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                       From Clock                                                                       To Clock                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                       ----------                                                                       --------                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                clk                                                                              aclk                                                                                   3.613        0.000                      0                    2        0.367        0.000                      0                    2  
**async_default**                                                                clk_out1_design_1_clk_wiz_0_0                                                    aclk                                                                                   7.738        0.000                      0                    2        0.882        0.000                      0                    2  
**async_default**                                                                clk_out1_design_1_clk_wiz_0_0                                                    clk                                                                                    2.897        0.000                      0                    3        0.760        0.000                      0                    3  
**async_default**                                                                clk_out1_design_1_clk_wiz_0_0                                                    clk_out1_design_1_clk_wiz_0_0                                                          1.321        0.000                      0                  608        0.472        0.000                      0                  608  
**async_default**                                                                tdc_diff_clock_clk_p                                                             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn        -4.398       -8.792                      2                    2        1.345        0.000                      0                    2  
**async_default**                                                                tdc_diff_clock_clk_p                                                             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn        -4.625       -9.212                      2                    2        1.486        0.000                      0                    2  
**async_default**                                                                tdc_diff_clock_clk_p                                                             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn       -4.595       -9.035                      2                    2        1.415        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  aclk

Setup :          223  Failing Endpoints,  Worst Slack       -1.369ns,  Total Violation     -182.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.369ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.157ns  (logic 5.024ns (45.032%)  route 6.133ns (54.968%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 f  <hidden>
                         net (fo=98, routed)          0.850     8.621    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.726 r  <hidden>
                         net (fo=3, routed)           0.771     9.497    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     9.602 r  <hidden>
                         net (fo=2, routed)           0.466    10.068    <hidden>
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.105    10.173 r  <hidden>
                         net (fo=4, routed)           0.679    10.852    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.957 r  <hidden>
                         net (fo=4, routed)           0.599    11.556    <hidden>
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.661 r  <hidden>
                         net (fo=4, routed)           0.865    12.526    <hidden>
    SLICE_X47Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X47Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.199    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.042    11.157    <hidden>
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                         -12.526    
  -------------------------------------------------------------------
                         slack                                 -1.369    

Slack (VIOLATED) :        -1.238ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.104ns  (logic 5.129ns (46.192%)  route 5.975ns (53.808%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 f  <hidden>
                         net (fo=98, routed)          1.006     8.777    <hidden>
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.105     8.882 r  <hidden>
                         net (fo=3, routed)           0.248     9.130    <hidden>
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.105     9.235 r  <hidden>
                         net (fo=2, routed)           0.679     9.913    <hidden>
    SLICE_X55Y94         LUT3 (Prop_lut3_I2_O)        0.105    10.018 r  <hidden>
                         net (fo=4, routed)           0.730    10.748    <hidden>
    SLICE_X50Y92         LUT6 (Prop_lut6_I1_O)        0.105    10.853 r  <hidden>
                         net (fo=4, routed)           0.630    11.483    <hidden>
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.105    11.588 r  <hidden>
                         net (fo=4, routed)           0.780    12.368    <hidden>
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.105    12.473 r  <hidden>
                         net (fo=1, routed)           0.000    12.473    <hidden>
    SLICE_X45Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X45Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.203    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.032    11.235    <hidden>
  -------------------------------------------------------------------
                         required time                         11.235    
                         arrival time                         -12.473    
  -------------------------------------------------------------------
                         slack                                 -1.238    

Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 5.024ns (45.639%)  route 5.984ns (54.361%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 r  <hidden>
                         net (fo=98, routed)          0.965     8.735    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.840 r  <hidden>
                         net (fo=2, routed)           0.490     9.330    <hidden>
    SLICE_X51Y90         LUT2 (Prop_lut2_I1_O)        0.105     9.435 r  <hidden>
                         net (fo=2, routed)           0.530     9.965    <hidden>
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.105    10.070 r  <hidden>
                         net (fo=4, routed)           0.505    10.574    <hidden>
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.105    10.679 r  <hidden>
                         net (fo=4, routed)           0.623    11.303    <hidden>
    SLICE_X48Y95         LUT6 (Prop_lut6_I3_O)        0.105    11.408 r  <hidden>
                         net (fo=4, routed)           0.970    12.378    <hidden>
    SLICE_X48Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X48Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.199    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)       -0.047    11.152    <hidden>
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.012ns  (logic 5.024ns (45.622%)  route 5.988ns (54.378%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 f  <hidden>
                         net (fo=98, routed)          0.850     8.621    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.726 r  <hidden>
                         net (fo=3, routed)           0.771     9.497    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     9.602 r  <hidden>
                         net (fo=2, routed)           0.466    10.068    <hidden>
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.105    10.173 r  <hidden>
                         net (fo=4, routed)           0.679    10.852    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.957 r  <hidden>
                         net (fo=4, routed)           0.528    11.486    <hidden>
    SLICE_X49Y91         LUT6 (Prop_lut6_I1_O)        0.105    11.591 r  <hidden>
                         net (fo=4, routed)           0.792    12.382    <hidden>
    SLICE_X46Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X46Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.199    
    SLICE_X46Y92         FDRE (Setup_fdre_C_D)       -0.015    11.184    <hidden>
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                         -12.382    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.187ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.977ns  (logic 5.024ns (45.768%)  route 5.953ns (54.232%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.378     7.771 f  <hidden>
                         net (fo=96, routed)          0.791     8.562    <hidden>
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.105     8.667 r  <hidden>
                         net (fo=1, routed)           0.464     9.131    <hidden>
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.105     9.236 r  <hidden>
                         net (fo=3, routed)           0.866    10.103    <hidden>
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.105    10.208 r  <hidden>
                         net (fo=2, routed)           0.611    10.819    <hidden>
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.924 r  <hidden>
                         net (fo=4, routed)           0.618    11.542    <hidden>
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.105    11.647 r  <hidden>
                         net (fo=3, routed)           0.699    12.347    <hidden>
    SLICE_X41Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.271    11.271    <hidden>
    SLICE_X41Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.278    
                         clock uncertainty           -0.074    11.204    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)       -0.044    11.160    <hidden>
  -------------------------------------------------------------------
                         required time                         11.160    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                 -1.187    

Slack (VIOLATED) :        -1.186ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.008ns  (logic 5.024ns (45.640%)  route 5.984ns (54.360%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 f  <hidden>
                         net (fo=98, routed)          0.850     8.621    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.726 r  <hidden>
                         net (fo=3, routed)           0.771     9.497    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     9.602 r  <hidden>
                         net (fo=2, routed)           0.508    10.110    <hidden>
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.105    10.215 r  <hidden>
                         net (fo=4, routed)           0.517    10.732    <hidden>
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.105    10.837 r  <hidden>
                         net (fo=4, routed)           0.704    11.541    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.105    11.646 r  <hidden>
                         net (fo=4, routed)           0.731    12.378    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.203    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)       -0.012    11.191    <hidden>
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                 -1.186    

Slack (VIOLATED) :        -1.181ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.997ns  (logic 5.024ns (45.683%)  route 5.973ns (54.317%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.378     7.771 f  <hidden>
                         net (fo=96, routed)          1.026     8.796    <hidden>
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.105     8.901 r  <hidden>
                         net (fo=2, routed)           0.467     9.368    <hidden>
    SLICE_X51Y97         LUT3 (Prop_lut3_I2_O)        0.105     9.473 r  <hidden>
                         net (fo=2, routed)           0.727    10.201    <hidden>
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.105    10.306 r  <hidden>
                         net (fo=2, routed)           0.370    10.676    <hidden>
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.105    10.781 r  <hidden>
                         net (fo=4, routed)           0.693    11.474    <hidden>
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.105    11.579 r  <hidden>
                         net (fo=3, routed)           0.789    12.367    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.203    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)       -0.017    11.186    <hidden>
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                 -1.181    

Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 5.024ns (45.930%)  route 5.914ns (54.070%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 f  <hidden>
                         net (fo=98, routed)          0.850     8.621    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.726 r  <hidden>
                         net (fo=3, routed)           0.771     9.497    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     9.602 r  <hidden>
                         net (fo=2, routed)           0.508    10.110    <hidden>
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.105    10.215 r  <hidden>
                         net (fo=4, routed)           0.517    10.732    <hidden>
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.105    10.837 r  <hidden>
                         net (fo=4, routed)           0.651    11.488    <hidden>
    SLICE_X42Y93         LUT6 (Prop_lut6_I3_O)        0.105    11.593 r  <hidden>
                         net (fo=4, routed)           0.715    12.308    <hidden>
    SLICE_X44Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X44Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.203    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.075    11.128    <hidden>
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 5.129ns (46.536%)  route 5.893ns (53.464%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 11.269 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.378     7.771 f  <hidden>
                         net (fo=97, routed)          0.758     8.529    <hidden>
    SLICE_X56Y96         LUT3 (Prop_lut3_I0_O)        0.105     8.634 r  <hidden>
                         net (fo=2, routed)           0.477     9.111    <hidden>
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.105     9.216 r  <hidden>
                         net (fo=2, routed)           0.679     9.895    <hidden>
    SLICE_X46Y96         LUT3 (Prop_lut3_I2_O)        0.105    10.000 r  <hidden>
                         net (fo=4, routed)           0.684    10.685    <hidden>
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.790 r  <hidden>
                         net (fo=4, routed)           0.714    11.504    <hidden>
    SLICE_X45Y91         LUT6 (Prop_lut6_I3_O)        0.105    11.609 r  <hidden>
                         net (fo=4, routed)           0.678    12.286    <hidden>
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.105    12.391 r  <hidden>
                         net (fo=1, routed)           0.000    12.391    <hidden>
    SLICE_X44Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.269    11.269    <hidden>
    SLICE_X44Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.276    
                         clock uncertainty           -0.074    11.202    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.030    11.232    <hidden>
  -------------------------------------------------------------------
                         required time                         11.232    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        10.930ns  (logic 5.024ns (45.967%)  route 5.906ns (54.033%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    <hidden>
    SLICE_X52Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379     1.749 r  <hidden>
                         net (fo=18, routed)          0.709     2.457    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I1_O)        0.105     2.562 r  <hidden>
                         net (fo=38, routed)          0.531     3.094    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     3.199 r  <hidden>
                         net (fo=1, routed)           0.000     3.199    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.531 r  <hidden>
                         net (fo=1, routed)           0.000     3.531    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.731 r  <hidden>
                         net (fo=2, routed)           0.662     4.393    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.771 f  <hidden>
                         net (fo=98, routed)          0.850     8.621    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.726 r  <hidden>
                         net (fo=3, routed)           0.771     9.497    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     9.602 r  <hidden>
                         net (fo=2, routed)           0.466    10.068    <hidden>
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.105    10.173 r  <hidden>
                         net (fo=4, routed)           0.679    10.852    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.957 r  <hidden>
                         net (fo=4, routed)           0.599    11.556    <hidden>
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.661 r  <hidden>
                         net (fo=4, routed)           0.638    12.299    <hidden>
    SLICE_X48Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X48Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.199    
    SLICE_X48Y93         FDRE (Setup_fdre_C_D)       -0.059    11.140    <hidden>
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                 -1.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.076     0.638    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.560     0.560    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.756    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X61Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.829     0.829    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.075     0.635    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.075     0.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.563     0.563    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.759    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X65Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.833     0.833    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.563    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.075     0.638    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X31Y78         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     0.757    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X31Y78         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830     0.830    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X31Y78         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.075     0.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.560     0.560    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.756    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X61Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.829     0.829    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.071     0.631    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.071     0.633    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.064     0.765    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X64Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.075     0.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.175%)  route 0.326ns (69.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.563     0.563    <hidden>
    SLICE_X53Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  <hidden>
                         net (fo=1, routed)           0.326     1.030    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.833     0.833    <hidden>
    SLICE_X47Y87         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.828    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.070     0.898    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.496%)  route 0.337ns (70.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    <hidden>
    SLICE_X53Y88         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  <hidden>
                         net (fo=1, routed)           0.337     1.040    <hidden>
    SLICE_X44Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.834     0.834    <hidden>
    SLICE_X44Y87         FDRE                                         r  <hidden>
                         clock pessimism             -0.005     0.829    
    SLICE_X44Y87         FDRE (Hold_fdre_C_D)         0.072     0.901    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y30   design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y89   <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X51Y91   <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X51Y91   <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X45Y91   <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X46Y89   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y90   <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X49Y94   <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y95   <hidden>
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X49Y95   <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X51Y91   <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X51Y91   <hidden>
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X46Y89   <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y89   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y90   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y82   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y100  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y96   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y89   <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y90   <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y101  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y101  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y101  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y78   <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y103  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y103  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y102  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y102  <hidden>
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y102  <hidden>
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y84    <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.101ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.664ns (21.351%)  route 2.446ns (78.649%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.173     4.469    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.007     6.297    
                         clock uncertainty           -0.074     6.224    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.654     5.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.469    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.664ns (21.918%)  route 2.365ns (78.082%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.093     4.388    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.007     6.297    
                         clock uncertainty           -0.074     6.224    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.654     5.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.664ns (22.602%)  route 2.274ns (77.398%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          1.001     4.297    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.007     6.297    
                         clock uncertainty           -0.074     6.224    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.654     5.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.354ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.664ns (23.238%)  route 2.193ns (76.762%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.921     4.216    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.007     6.297    
                         clock uncertainty           -0.074     6.224    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.654     5.570    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.570    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.425ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.052ns (30.205%)  route 2.431ns (69.795%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.259 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.785     3.178    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_en
    SLICE_X59Y67         LUT6 (Prop_lut6_I1_O)        0.105     3.283 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_2/O
                         net (fo=2, routed)           0.662     3.945    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_2_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I2_O)        0.126     4.071 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2/O
                         net (fo=3, routed)           0.488     4.559    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[9]_i_2_n_0
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.283     4.842 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.000     4.842    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[8]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.259     6.259    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007     6.266    
                         clock uncertainty           -0.074     6.192    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)        0.074     6.266    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.266    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  1.425    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.052ns (30.863%)  route 2.357ns (69.137%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.617     3.912    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.283     4.195 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2/O
                         net (fo=4, routed)           0.467     4.662    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2_n_0
    SLICE_X55Y64         LUT4 (Prop_lut4_I0_O)        0.105     4.767 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000     4.767    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[7]_i_1__0_n_0
    SLICE_X55Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.255     6.255    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X55Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.007     6.262    
                         clock uncertainty           -0.074     6.188    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.032     6.220    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.052ns (31.101%)  route 2.331ns (68.899%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.525     3.820    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.283     4.103 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_2__0/O
                         net (fo=4, routed)           0.533     4.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_2__0_n_0
    SLICE_X57Y65         LUT4 (Prop_lut4_I0_O)        0.105     4.741 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1__1/O
                         net (fo=1, routed)           0.000     4.741    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[7]_i_1__1_n_0
    SLICE_X57Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     6.256    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.007     6.263    
                         clock uncertainty           -0.074     6.189    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.032     6.221    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          6.221    
                         arrival time                          -4.741    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.052ns (31.138%)  route 2.327ns (68.862%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.525     3.820    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.283     4.103 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_2__0/O
                         net (fo=4, routed)           0.529     4.632    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_2__0_n_0
    SLICE_X57Y65         LUT2 (Prop_lut2_I0_O)        0.105     4.737 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1__1/O
                         net (fo=1, routed)           0.000     4.737    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[5]_i_1__1_n_0
    SLICE_X57Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     6.256    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism              0.007     6.263    
                         clock uncertainty           -0.074     6.189    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.030     6.219    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          6.219    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.057ns (30.965%)  route 2.357ns (69.035%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.617     3.912    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_pntr_plus1_pf_carry
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.283     4.195 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2/O
                         net (fo=4, routed)           0.467     4.662    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_2_n_0
    SLICE_X55Y64         LUT5 (Prop_lut5_I0_O)        0.110     4.772 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000     4.772    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[8]_i_1__0_n_0
    SLICE_X55Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.255     6.255    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X55Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007     6.262    
                         clock uncertainty           -0.074     6.188    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.069     6.257    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.257    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.497ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.072ns (31.506%)  route 2.331ns (68.494%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     1.792 f  <hidden>
                         net (fo=8, routed)           0.496     2.288    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I0_O)        0.105     2.393 r  <hidden>
                         net (fo=3, routed)           0.776     3.169    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.126     3.295 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=33, routed)          0.525     3.820    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_pntr_plus1_pf_carry
    SLICE_X55Y65         LUT6 (Prop_lut6_I2_O)        0.283     4.103 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_2__0/O
                         net (fo=4, routed)           0.533     4.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_2__0_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.125     4.761 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     4.761    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1__1_n_0
    SLICE_X57Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     6.256    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X57Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007     6.263    
                         clock uncertainty           -0.074     6.189    
    SLICE_X57Y65         FDRE (Setup_fdre_C_D)        0.069     6.258    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          6.258    
                         arrival time                          -4.761    
  -------------------------------------------------------------------
                         slack                                  1.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.076     0.638    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.075     0.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X59Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832     0.832    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.075     0.637    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055     0.757    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X59Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830     0.830    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.075     0.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831     0.831    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.071     0.633    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055     0.758    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X59Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832     0.832    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.071     0.633    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055     0.757    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X59Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830     0.830    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X59Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.071     0.632    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X32Y78         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064     0.765    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff[0]
    SLICE_X32Y78         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830     0.830    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X32Y78         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X32Y78         FDRE (Hold_fdre_C_D)         0.075     0.636    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.765    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.055     0.781    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X60Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832     0.832    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y64         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.060     0.622    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.562     0.562    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     0.781    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X60Y63         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832     0.832    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X60Y63         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X60Y63         FDRE (Hold_fdre_C_D)         0.060     0.622    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB18_X1Y30  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X34Y71  <hidden>
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X50Y73  <hidden>
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X50Y73  <hidden>
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X50Y73  <hidden>
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X59Y65  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X59Y65  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X59Y64  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X59Y64  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X59Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y71  <hidden>
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X34Y71  <hidden>
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y73  <hidden>
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y73  <hidden>
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y73  <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y65  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y65  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y64  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y64  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X60Y63  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X59Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X60Y63  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X56Y64  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X63Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X63Y66  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y69  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.735ns (31.364%)  route 1.608ns (68.636%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.923ns = ( 5.923 - 5.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.136     1.136    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.398     1.534 r  <hidden>
                         net (fo=1, routed)           0.669     2.203    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.232     2.435 r  <hidden>
                         net (fo=5, routed)           0.269     2.704    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.105     2.809 r  <hidden>
                         net (fo=5, routed)           0.670     3.479    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.923     5.923    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
                         clock pessimism              0.023     5.946    
                         clock uncertainty           -0.074     5.873    
    SLICE_X31Y9          FDCE (Setup_fdce_C_D)       -0.039     5.834    <hidden>
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.735ns (35.129%)  route 1.357ns (64.871%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.949ns = ( 5.949 - 5.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.136     1.136    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.398     1.534 r  <hidden>
                         net (fo=1, routed)           0.669     2.203    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.232     2.435 r  <hidden>
                         net (fo=5, routed)           0.269     2.704    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.105     2.809 r  <hidden>
                         net (fo=5, routed)           0.419     3.228    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.949     5.949    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.949    
                         clock uncertainty           -0.074     5.876    
    SLICE_X35Y6          FDCE (Setup_fdce_C_CE)      -0.168     5.708    <hidden>
  -------------------------------------------------------------------
                         required time                          5.708    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.589ns (28.101%)  route 1.507ns (71.899%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 5.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.091     1.091    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.379     1.470 r  <hidden>
                         net (fo=3, routed)           0.830     2.300    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.105     2.405 r  <hidden>
                         net (fo=5, routed)           0.269     2.674    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.105     2.779 r  <hidden>
                         net (fo=5, routed)           0.408     3.187    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.956     5.956    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.956    
                         clock uncertainty           -0.074     5.882    
    SLICE_X31Y7          FDCE (Setup_fdce_C_CE)      -0.168     5.714    <hidden>
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.589ns (28.101%)  route 1.507ns (71.899%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 5.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.091     1.091    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.379     1.470 r  <hidden>
                         net (fo=3, routed)           0.830     2.300    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.105     2.405 r  <hidden>
                         net (fo=5, routed)           0.269     2.674    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.105     2.779 r  <hidden>
                         net (fo=5, routed)           0.408     3.187    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.956     5.956    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.956    
                         clock uncertainty           -0.074     5.882    
    SLICE_X31Y7          FDCE (Setup_fdce_C_CE)      -0.168     5.714    <hidden>
  -------------------------------------------------------------------
                         required time                          5.714    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 0.589ns (28.101%)  route 1.507ns (71.899%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 5.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.091ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.091     1.091    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.379     1.470 r  <hidden>
                         net (fo=3, routed)           0.830     2.300    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.105     2.405 r  <hidden>
                         net (fo=5, routed)           0.269     2.674    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I2_O)        0.105     2.779 r  <hidden>
                         net (fo=5, routed)           0.408     3.187    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.956     5.956    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.956    
                         clock uncertainty           -0.074     5.882    
    SLICE_X30Y7          FDCE (Setup_fdce_C_CE)      -0.136     5.746    <hidden>
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -3.187    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.735ns (38.983%)  route 1.150ns (61.017%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 5.918 - 5.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.136     1.136    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.398     1.534 r  <hidden>
                         net (fo=1, routed)           0.669     2.203    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.232     2.435 f  <hidden>
                         net (fo=5, routed)           0.482     2.916    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.105     3.021 r  <hidden>
                         net (fo=1, routed)           0.000     3.021    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.918     5.918    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.918    
                         clock uncertainty           -0.074     5.845    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)        0.032     5.877    <hidden>
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -3.021    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.735ns (42.134%)  route 1.009ns (57.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 5.918 - 5.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.136     1.136    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.398     1.534 r  <hidden>
                         net (fo=1, routed)           0.669     2.203    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.232     2.435 f  <hidden>
                         net (fo=5, routed)           0.341     2.775    <hidden>
    SLICE_X33Y8          LUT4 (Prop_lut4_I1_O)        0.105     2.880 r  <hidden>
                         net (fo=1, routed)           0.000     2.880    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.918     5.918    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.918    
                         clock uncertainty           -0.074     5.845    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)        0.030     5.875    <hidden>
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -2.880    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.738ns (42.233%)  route 1.009ns (57.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 5.918 - 5.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.136     1.136    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.398     1.534 r  <hidden>
                         net (fo=1, routed)           0.669     2.203    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.232     2.435 f  <hidden>
                         net (fo=5, routed)           0.341     2.775    <hidden>
    SLICE_X33Y8          LUT5 (Prop_lut5_I2_O)        0.108     2.883 r  <hidden>
                         net (fo=1, routed)           0.000     2.883    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.918     5.918    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.918    
                         clock uncertainty           -0.074     5.845    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)        0.069     5.914    <hidden>
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.735ns (45.134%)  route 0.893ns (54.866%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.918ns = ( 5.918 - 5.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.136     1.136    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y7          FDCE (Prop_fdce_C_Q)         0.398     1.534 r  <hidden>
                         net (fo=1, routed)           0.669     2.203    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I4_O)        0.232     2.435 f  <hidden>
                         net (fo=5, routed)           0.225     2.659    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I3_O)        0.105     2.764 r  <hidden>
                         net (fo=1, routed)           0.000     2.764    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.918     5.918    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.918    
                         clock uncertainty           -0.074     5.845    
    SLICE_X33Y8          FDCE (Setup_fdce_C_D)        0.032     5.877    <hidden>
  -------------------------------------------------------------------
                         required time                          5.877    
                         arrival time                          -2.764    
  -------------------------------------------------------------------
                         slack                                  3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.715%)  route 0.188ns (45.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.628ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.573     0.573    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.128     0.701 r  <hidden>
                         net (fo=5, routed)           0.188     0.889    <hidden>
    SLICE_X33Y8          LUT5 (Prop_lut5_I3_O)        0.099     0.988 r  <hidden>
                         net (fo=1, routed)           0.000     0.988    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.628     0.628    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.628    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.107     0.735    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.226ns (54.605%)  route 0.188ns (45.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.628ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.573     0.573    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDCE (Prop_fdce_C_Q)         0.128     0.701 r  <hidden>
                         net (fo=5, routed)           0.188     0.889    <hidden>
    SLICE_X33Y8          LUT4 (Prop_lut4_I2_O)        0.098     0.987 r  <hidden>
                         net (fo=1, routed)           0.000     0.987    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.628     0.628    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.628    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.091     0.719    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.271%)  route 0.150ns (39.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.628ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.128     0.663 r  <hidden>
                         net (fo=4, routed)           0.150     0.813    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.099     0.912 r  <hidden>
                         net (fo=1, routed)           0.000     0.912    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.628     0.628    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism             -0.093     0.535    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.092     0.627    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.068%)  route 0.330ns (63.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.628ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     0.676 r  <hidden>
                         net (fo=5, routed)           0.330     1.006    <hidden>
    SLICE_X33Y8          LUT6 (Prop_lut6_I1_O)        0.045     1.051 r  <hidden>
                         net (fo=1, routed)           0.000     1.051    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.628     0.628    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
                         clock pessimism             -0.093     0.535    
    SLICE_X33Y8          FDCE (Hold_fdce_C_D)         0.092     0.627    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.336%)  route 0.548ns (74.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     0.676 r  <hidden>
                         net (fo=5, routed)           0.348     1.024    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.069 r  <hidden>
                         net (fo=5, routed)           0.200     1.269    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.671     0.671    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.671    
    SLICE_X30Y7          FDCE (Hold_fdce_C_CE)       -0.016     0.655    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.882%)  route 0.533ns (74.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     0.676 r  <hidden>
                         net (fo=5, routed)           0.348     1.024    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.069 r  <hidden>
                         net (fo=5, routed)           0.184     1.254    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.662     0.662    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.662    
    SLICE_X35Y6          FDCE (Hold_fdce_C_CE)       -0.039     0.623    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.336%)  route 0.548ns (74.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     0.676 r  <hidden>
                         net (fo=5, routed)           0.348     1.024    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.069 r  <hidden>
                         net (fo=5, routed)           0.200     1.269    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.671     0.671    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.671    
    SLICE_X31Y7          FDCE (Hold_fdce_C_CE)       -0.039     0.632    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.336%)  route 0.548ns (74.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     0.676 r  <hidden>
                         net (fo=5, routed)           0.348     1.024    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.069 r  <hidden>
                         net (fo=5, routed)           0.200     1.269    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.671     0.671    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.671    
    SLICE_X31Y7          FDCE (Hold_fdce_C_CE)       -0.039     0.632    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.860%)  route 0.665ns (78.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.535     0.535    <hidden>
    SLICE_X33Y8          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDCE (Prop_fdce_C_Q)         0.141     0.676 r  <hidden>
                         net (fo=5, routed)           0.348     1.024    <hidden>
    SLICE_X34Y8          LUT3 (Prop_lut3_I0_O)        0.045     1.069 r  <hidden>
                         net (fo=5, routed)           0.316     1.386    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.657     0.657    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.657    
    SLICE_X31Y9          FDCE (Hold_fdce_C_D)         0.072     0.729    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.657    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X31Y9  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X33Y8  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X33Y8  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X33Y8  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X33Y8  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X31Y7  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X30Y7  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X35Y6  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X31Y7  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X31Y7  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X30Y7  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X31Y7  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X35Y6  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X31Y9  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X31Y9  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X33Y8  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y28  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X43Y29  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y28  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y28  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y28  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y29  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X43Y28  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        1.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.695ns (25.539%)  route 2.026ns (74.461%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 6.121 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 r  <hidden>
                         net (fo=5, routed)           0.717     3.553    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.105     3.658 r  <hidden>
                         net (fo=5, routed)           0.670     4.328    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.121     6.121    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.138     6.259    
                         clock uncertainty           -0.074     6.186    
    SLICE_X62Y24         FDCE (Setup_fdce_C_CE)      -0.136     6.050    <hidden>
  -------------------------------------------------------------------
                         required time                          6.050    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.695ns (25.539%)  route 2.026ns (74.461%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 6.121 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 r  <hidden>
                         net (fo=5, routed)           0.717     3.553    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.105     3.658 r  <hidden>
                         net (fo=5, routed)           0.670     4.328    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.121     6.121    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.138     6.259    
                         clock uncertainty           -0.074     6.186    
    SLICE_X62Y24         FDCE (Setup_fdce_C_CE)      -0.136     6.050    <hidden>
  -------------------------------------------------------------------
                         required time                          6.050    
                         arrival time                          -4.328    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.695ns (22.787%)  route 2.355ns (77.213%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 6.366 - 5.000 ) 
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.255     1.255    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.348     1.603 r  <hidden>
                         net (fo=4, routed)           0.830     2.433    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.242     2.675 r  <hidden>
                         net (fo=5, routed)           0.717     3.392    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.105     3.497 r  <hidden>
                         net (fo=5, routed)           0.808     4.305    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.366     6.366    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism              0.064     6.430    
                         clock uncertainty           -0.074     6.357    
    SLICE_X65Y26         FDCE (Setup_fdce_C_CE)      -0.168     6.189    <hidden>
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.695ns (22.787%)  route 2.355ns (77.213%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 6.366 - 5.000 ) 
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.255     1.255    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.348     1.603 r  <hidden>
                         net (fo=4, routed)           0.830     2.433    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.242     2.675 r  <hidden>
                         net (fo=5, routed)           0.717     3.392    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.105     3.497 r  <hidden>
                         net (fo=5, routed)           0.808     4.305    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.366     6.366    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism              0.064     6.430    
                         clock uncertainty           -0.074     6.357    
    SLICE_X65Y26         FDCE (Setup_fdce_C_CE)      -0.168     6.189    <hidden>
  -------------------------------------------------------------------
                         required time                          6.189    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.597ns  (logic 0.695ns (26.765%)  route 1.902ns (73.235%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.259 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 r  <hidden>
                         net (fo=5, routed)           0.717     3.553    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I2_O)        0.105     3.658 r  <hidden>
                         net (fo=5, routed)           0.545     4.203    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.259     6.259    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
                         clock pessimism              0.156     6.415    
                         clock uncertainty           -0.074     6.341    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)       -0.015     6.326    <hidden>
  -------------------------------------------------------------------
                         required time                          6.326    
                         arrival time                          -4.203    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.619ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.695ns (37.597%)  route 1.154ns (62.403%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 6.053 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 f  <hidden>
                         net (fo=5, routed)           0.514     3.350    <hidden>
    SLICE_X61Y20         LUT4 (Prop_lut4_I1_O)        0.105     3.455 r  <hidden>
                         net (fo=1, routed)           0.000     3.455    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.053     6.053    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism              0.064     6.117    
                         clock uncertainty           -0.074     6.044    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.030     6.074    <hidden>
  -------------------------------------------------------------------
                         required time                          6.074    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  2.619    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.695ns (37.597%)  route 1.154ns (62.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 6.053 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 f  <hidden>
                         net (fo=5, routed)           0.514     3.350    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I3_O)        0.105     3.455 r  <hidden>
                         net (fo=1, routed)           0.000     3.455    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.053     6.053    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism              0.064     6.117    
                         clock uncertainty           -0.074     6.044    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.032     6.076    <hidden>
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.716ns (38.298%)  route 1.154ns (61.702%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 6.053 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 f  <hidden>
                         net (fo=5, routed)           0.514     3.350    <hidden>
    SLICE_X61Y20         LUT5 (Prop_lut5_I2_O)        0.126     3.476 r  <hidden>
                         net (fo=1, routed)           0.000     3.476    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.053     6.053    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism              0.064     6.117    
                         clock uncertainty           -0.074     6.044    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.069     6.113    <hidden>
  -------------------------------------------------------------------
                         required time                          6.113    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.695ns (44.894%)  route 0.853ns (55.106%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 6.053 - 5.000 ) 
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.606     1.606    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.348     1.954 r  <hidden>
                         net (fo=1, routed)           0.640     2.594    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.242     2.836 f  <hidden>
                         net (fo=5, routed)           0.213     3.049    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I3_O)        0.105     3.154 r  <hidden>
                         net (fo=1, routed)           0.000     3.154    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.053     6.053    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism              0.064     6.117    
                         clock uncertainty           -0.074     6.044    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.032     6.076    <hidden>
  -------------------------------------------------------------------
                         required time                          6.076    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  2.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.186ns (28.434%)  route 0.468ns (71.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=5, routed)           0.151     0.891    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.936 r  <hidden>
                         net (fo=5, routed)           0.317     1.253    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.891     0.891    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.857    
    SLICE_X62Y25         FDCE (Hold_fdce_C_D)         0.059     0.916    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.077%)  route 0.256ns (57.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=3, routed)           0.256     0.996    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.041 r  <hidden>
                         net (fo=1, routed)           0.000     1.041    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.707     0.707    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.108     0.599    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     0.691    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.185ns (35.792%)  route 0.332ns (64.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=5, routed)           0.332     1.072    <hidden>
    SLICE_X61Y20         LUT5 (Prop_lut5_I1_O)        0.044     1.116 r  <hidden>
                         net (fo=1, routed)           0.000     1.116    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.707     0.707    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.108     0.599    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.107     0.706    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.916%)  route 0.332ns (64.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 f  <hidden>
                         net (fo=5, routed)           0.332     1.072    <hidden>
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.117 r  <hidden>
                         net (fo=1, routed)           0.000     1.117    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.707     0.707    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.108     0.599    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.091     0.690    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.224%)  route 0.342ns (64.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=3, routed)           0.342     1.082    <hidden>
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.127 r  <hidden>
                         net (fo=1, routed)           0.000     1.127    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.707     0.707    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
                         clock pessimism             -0.108     0.599    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     0.691    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.812%)  route 0.595ns (76.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=5, routed)           0.151     0.891    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.936 r  <hidden>
                         net (fo=5, routed)           0.444     1.380    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.942     0.942    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.908    
    SLICE_X65Y26         FDCE (Hold_fdce_C_CE)       -0.039     0.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.812%)  route 0.595ns (76.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=5, routed)           0.151     0.891    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.936 r  <hidden>
                         net (fo=5, routed)           0.444     1.380    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.942     0.942    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.908    
    SLICE_X65Y26         FDCE (Hold_fdce_C_CE)       -0.039     0.869    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.771%)  route 0.509ns (73.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=5, routed)           0.151     0.891    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.936 r  <hidden>
                         net (fo=5, routed)           0.358     1.294    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.782     0.782    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.748    
    SLICE_X62Y24         FDCE (Hold_fdce_C_CE)       -0.016     0.732    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.771%)  route 0.509ns (73.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.599     0.599    <hidden>
    SLICE_X61Y20         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.740 r  <hidden>
                         net (fo=5, routed)           0.151     0.891    <hidden>
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.045     0.936 r  <hidden>
                         net (fo=5, routed)           0.358     1.294    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.782     0.782    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism             -0.034     0.748    
    SLICE_X62Y24         FDCE (Hold_fdce_C_CE)       -0.016     0.732    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.562    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X62Y25  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X61Y20  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X61Y20  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X61Y20  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X61Y20  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X62Y24  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X62Y24  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X65Y26  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X65Y26  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y25  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y24  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y24  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y25  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X61Y20  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y24  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y24  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X65Y26  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X65Y26  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X62Y25  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X37Y44  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X34Y45  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X37Y44  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X37Y44  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X34Y45  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X34Y45  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X37Y44  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X37Y44  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X34Y45  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X34Y45  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn

Setup :            0  Failing Endpoints,  Worst Slack        1.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.121ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.643ns (20.015%)  route 2.570ns (79.985%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.553ns = ( 5.553 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 r  <hidden>
                         net (fo=5, routed)           0.343     3.399    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.105     3.504 r  <hidden>
                         net (fo=5, routed)           0.827     4.331    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.553     5.553    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.019     5.572    
                         clock uncertainty           -0.074     5.498    
    SLICE_X64Y73         FDCE (Setup_fdce_C_D)       -0.047     5.451    <hidden>
  -------------------------------------------------------------------
                         required time                          5.451    
                         arrival time                          -4.331    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.643ns (19.908%)  route 2.587ns (80.092%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 5.791 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 r  <hidden>
                         net (fo=5, routed)           0.343     3.399    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.105     3.504 r  <hidden>
                         net (fo=5, routed)           0.844     4.348    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.791     5.791    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
                         clock pessimism              0.042     5.833    
                         clock uncertainty           -0.074     5.759    
    SLICE_X71Y77         FDPE (Setup_fdpe_C_CE)      -0.168     5.591    <hidden>
  -------------------------------------------------------------------
                         required time                          5.591    
                         arrival time                          -4.348    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.643ns (22.509%)  route 2.214ns (77.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 5.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 r  <hidden>
                         net (fo=5, routed)           0.343     3.399    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.105     3.504 r  <hidden>
                         net (fo=5, routed)           0.471     3.975    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.672     5.672    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.042     5.714    
                         clock uncertainty           -0.074     5.640    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_CE)      -0.168     5.472    <hidden>
  -------------------------------------------------------------------
                         required time                          5.472    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.643ns (22.509%)  route 2.214ns (77.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 5.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 r  <hidden>
                         net (fo=5, routed)           0.343     3.399    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.105     3.504 r  <hidden>
                         net (fo=5, routed)           0.471     3.975    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.672     5.672    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.042     5.714    
                         clock uncertainty           -0.074     5.640    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_CE)      -0.168     5.472    <hidden>
  -------------------------------------------------------------------
                         required time                          5.472    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.643ns (22.509%)  route 2.214ns (77.491%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 5.672 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 r  <hidden>
                         net (fo=5, routed)           0.343     3.399    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.105     3.504 r  <hidden>
                         net (fo=5, routed)           0.471     3.975    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.672     5.672    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.042     5.714    
                         clock uncertainty           -0.074     5.640    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_CE)      -0.168     5.472    <hidden>
  -------------------------------------------------------------------
                         required time                          5.472    
                         arrival time                          -3.975    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.643ns (21.617%)  route 2.332ns (78.383%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 5.971 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  <hidden>
                         net (fo=5, routed)           0.932     3.988    <hidden>
    SLICE_X74Y72         LUT6 (Prop_lut6_I3_O)        0.105     4.093 r  <hidden>
                         net (fo=1, routed)           0.000     4.093    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.971     5.971    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
                         clock pessimism              0.147     6.118    
                         clock uncertainty           -0.074     6.044    
    SLICE_X74Y72         FDCE (Setup_fdce_C_D)        0.072     6.116    <hidden>
  -------------------------------------------------------------------
                         required time                          6.116    
                         arrival time                          -4.093    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 0.643ns (22.513%)  route 2.213ns (77.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 5.971 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  <hidden>
                         net (fo=5, routed)           0.813     3.869    <hidden>
    SLICE_X74Y72         LUT4 (Prop_lut4_I1_O)        0.105     3.974 r  <hidden>
                         net (fo=1, routed)           0.000     3.974    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.971     5.971    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
                         clock pessimism              0.147     6.118    
                         clock uncertainty           -0.074     6.044    
    SLICE_X74Y72         FDCE (Setup_fdce_C_D)        0.076     6.120    <hidden>
  -------------------------------------------------------------------
                         required time                          6.120    
                         arrival time                          -3.974    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.163ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.656ns (22.864%)  route 2.213ns (77.136%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.971ns = ( 5.971 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  <hidden>
                         net (fo=5, routed)           0.813     3.869    <hidden>
    SLICE_X74Y72         LUT5 (Prop_lut5_I2_O)        0.118     3.987 r  <hidden>
                         net (fo=1, routed)           0.000     3.987    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.971     5.971    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
                         clock pessimism              0.147     6.118    
                         clock uncertainty           -0.074     6.044    
    SLICE_X74Y72         FDCE (Setup_fdce_C_D)        0.106     6.150    <hidden>
  -------------------------------------------------------------------
                         required time                          6.150    
                         arrival time                          -3.987    
  -------------------------------------------------------------------
                         slack                                  2.163    

Slack (MET) :             2.185ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.643ns (24.974%)  route 1.932ns (75.026%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 5.843 - 5.000 ) 
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.118     1.118    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.433     1.551 r  <hidden>
                         net (fo=5, routed)           1.400     2.951    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.056 f  <hidden>
                         net (fo=5, routed)           0.532     3.588    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I3_O)        0.105     3.693 r  <hidden>
                         net (fo=1, routed)           0.000     3.693    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.843     5.843    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.079     5.922    
                         clock uncertainty           -0.074     5.848    
    SLICE_X73Y73         FDCE (Setup_fdce_C_D)        0.030     5.878    <hidden>
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -3.693    
  -------------------------------------------------------------------
                         slack                                  2.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.247ns (50.242%)  route 0.245ns (49.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.637     0.637    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.148     0.785 r  <hidden>
                         net (fo=4, routed)           0.245     1.030    <hidden>
    SLICE_X74Y72         LUT6 (Prop_lut6_I2_O)        0.099     1.129 r  <hidden>
                         net (fo=1, routed)           0.000     1.129    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.711     0.711    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
                         clock pessimism             -0.074     0.637    
    SLICE_X74Y72         FDCE (Hold_fdce_C_D)         0.120     0.757    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.459%)  route 0.222ns (51.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.637     0.637    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDCE (Prop_fdce_C_Q)         0.164     0.801 r  <hidden>
                         net (fo=5, routed)           0.222     1.023    <hidden>
    SLICE_X73Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.068 r  <hidden>
                         net (fo=1, routed)           0.000     1.068    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.633     0.633    <hidden>
    SLICE_X73Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.043     0.590    
    SLICE_X73Y73         FDCE (Hold_fdce_C_D)         0.091     0.681    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.272ns (33.202%)  route 0.547ns (66.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 f  <hidden>
                         net (fo=5, routed)           0.361     1.204    <hidden>
    SLICE_X74Y72         LUT5 (Prop_lut5_I2_O)        0.045     1.249 r  <hidden>
                         net (fo=1, routed)           0.000     1.249    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.711     0.711    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
                         clock pessimism             -0.023     0.688    
    SLICE_X74Y72         FDCE (Hold_fdce_C_D)         0.131     0.819    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.272ns (33.202%)  route 0.547ns (66.798%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.711ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 f  <hidden>
                         net (fo=5, routed)           0.361     1.204    <hidden>
    SLICE_X74Y72         LUT4 (Prop_lut4_I1_O)        0.045     1.249 r  <hidden>
                         net (fo=1, routed)           0.000     1.249    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.711     0.711    <hidden>
    SLICE_X74Y72         FDCE                                         r  <hidden>
                         clock pessimism             -0.023     0.688    
    SLICE_X74Y72         FDCE (Hold_fdce_C_D)         0.121     0.809    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.272ns (30.777%)  route 0.612ns (69.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 r  <hidden>
                         net (fo=5, routed)           0.162     1.005    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.050 r  <hidden>
                         net (fo=5, routed)           0.264     1.314    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.486     0.486    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism             -0.056     0.430    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_CE)       -0.039     0.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.272ns (30.777%)  route 0.612ns (69.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 r  <hidden>
                         net (fo=5, routed)           0.162     1.005    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.050 r  <hidden>
                         net (fo=5, routed)           0.264     1.314    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.486     0.486    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism             -0.056     0.430    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_CE)       -0.039     0.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.272ns (30.777%)  route 0.612ns (69.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 r  <hidden>
                         net (fo=5, routed)           0.162     1.005    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.050 r  <hidden>
                         net (fo=5, routed)           0.264     1.314    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.486     0.486    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism             -0.056     0.430    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_CE)       -0.039     0.391    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.272ns (25.211%)  route 0.807ns (74.789%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 r  <hidden>
                         net (fo=5, routed)           0.162     1.005    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.050 r  <hidden>
                         net (fo=5, routed)           0.459     1.509    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.577     0.577    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
                         clock pessimism             -0.023     0.554    
    SLICE_X71Y77         FDPE (Hold_fdpe_C_CE)       -0.039     0.515    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.272ns (26.235%)  route 0.765ns (73.765%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.384ns
    Source Clock Delay      (SCD):    0.430ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.430     0.430    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y72         FDPE (Prop_fdpe_C_Q)         0.128     0.558 r  <hidden>
                         net (fo=1, routed)           0.186     0.744    <hidden>
    SLICE_X73Y72         LUT6 (Prop_lut6_I2_O)        0.099     0.843 r  <hidden>
                         net (fo=5, routed)           0.162     1.005    <hidden>
    SLICE_X73Y73         LUT3 (Prop_lut3_I2_O)        0.045     1.050 r  <hidden>
                         net (fo=5, routed)           0.417     1.467    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.384     0.384    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.010     0.374    
    SLICE_X64Y73         FDCE (Hold_fdce_C_D)         0.070     0.444    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X64Y73  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X74Y72  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X74Y72  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X73Y73  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X74Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X71Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X71Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X71Y72  <hidden>
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X71Y77  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y73  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y73  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X71Y72  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X71Y72  <hidden>
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X71Y72  <hidden>
Low Pulse Width   Fast    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X71Y77  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
High Pulse Width  Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X71Y77  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y73  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X64Y73  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X73Y73  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X74Y72  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X47Y75  <hidden>
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X48Y77  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X47Y75  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X47Y75  <hidden>
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y77  <hidden>
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y77  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X47Y75  <hidden>
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y77  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X48Y77  <hidden>
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X47Y75  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clock
  To Clock:  ftdi_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ftdi_clock
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ftdi_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.334      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.334       5.333      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack       12.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.057ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.643ns (17.169%)  route 3.102ns (82.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 16.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448     0.231    <hidden>
    SLICE_X2Y67          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.433     0.664 f  <hidden>
                         net (fo=7, routed)           0.762     1.426    <hidden>
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.105     1.531 f  <hidden>
                         net (fo=5, routed)           0.527     2.059    <hidden>
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.105     2.164 r  <hidden>
                         net (fo=8, routed)           1.812     3.976    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.330    16.210    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.846    
                         clock uncertainty           -0.090    16.756    
    OLOGIC_X0Y93         FDPE (Setup_fdpe_C_D)       -0.723    16.033    <hidden>
  -------------------------------------------------------------------
                         required time                         16.033    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                 12.057    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.025ns (24.871%)  route 3.096ns (75.129%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 16.186 - 16.667 ) 
    Source Clock Delay      (SCD):    0.237ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.454     0.237    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X2Y61          FDSE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDSE (Prop_fdse_C_Q)         0.433     0.670 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.803     1.473    <hidden>
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.105     1.578 f  <hidden>
                         net (fo=26, routed)          0.829     2.407    <hidden>
    SLICE_X5Y66          LUT5 (Prop_lut5_I4_O)        0.115     2.522 f  <hidden>
                         net (fo=9, routed)           0.532     3.054    <hidden>
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.267     3.321 f  <hidden>
                         net (fo=2, routed)           0.346     3.666    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/pwropt
    SLICE_X5Y65          LUT3 (Prop_lut3_I1_O)        0.105     3.771 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_57/O
                         net (fo=1, routed)           0.587     4.358    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_33
    RAMB18_X0Y27         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.305    16.186    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y27         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.635    16.821    
                         clock uncertainty           -0.090    16.731    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.287    16.444    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         16.444    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.288ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.893ns (24.479%)  route 2.755ns (75.521%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.481ns = ( 16.186 - 16.667 ) 
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.447     0.230    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     0.578 f  <hidden>
                         net (fo=11, routed)          0.732     1.310    <hidden>
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.256     1.566 r  <hidden>
                         net (fo=11, routed)          0.678     2.244    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.289     2.533 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          1.345     3.878    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X0Y27         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.305    16.186    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y27         RAMB18E1                                     r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.635    16.821    
                         clock uncertainty           -0.090    16.731    
    RAMB18_X0Y27         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.565    16.166    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         16.166    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                 12.288    

Slack (MET) :             12.349ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.643ns (18.646%)  route 2.805ns (81.354%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448     0.231    <hidden>
    SLICE_X2Y67          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.433     0.664 f  <hidden>
                         net (fo=7, routed)           0.762     1.426    <hidden>
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.105     1.531 f  <hidden>
                         net (fo=5, routed)           0.527     2.059    <hidden>
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.105     2.164 r  <hidden>
                         net (fo=8, routed)           1.516     3.679    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y86         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                 12.349    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.273ns (30.419%)  route 2.912ns (69.581%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 16.225 - 16.667 ) 
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.447     0.230    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     0.578 f  <hidden>
                         net (fo=11, routed)          0.732     1.310    <hidden>
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.256     1.566 r  <hidden>
                         net (fo=11, routed)          0.961     2.526    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.268     2.794 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_2__0/O
                         net (fo=2, routed)           0.551     3.345    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_2__0_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.118     3.463 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.669     4.132    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.283     4.415 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[6]_i_1__3/O
                         net (fo=1, routed)           0.000     4.415    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[6]_i_1__3_n_0
    SLICE_X3Y61          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.344    16.225    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                         clock pessimism              0.635    16.860    
                         clock uncertainty           -0.090    16.770    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.032    16.802    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                          -4.415    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.410ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.287ns (30.651%)  route 2.912ns (69.349%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.442ns = ( 16.225 - 16.667 ) 
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.447     0.230    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     0.578 f  <hidden>
                         net (fo=11, routed)          0.732     1.310    <hidden>
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.256     1.566 r  <hidden>
                         net (fo=11, routed)          0.961     2.526    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X2Y60          LUT6 (Prop_lut6_I1_O)        0.268     2.794 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_2__0/O
                         net (fo=2, routed)           0.551     3.345    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_2__0_n_0
    SLICE_X2Y60          LUT5 (Prop_lut5_I2_O)        0.118     3.463 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.669     4.132    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X3Y61          LUT3 (Prop_lut3_I1_O)        0.297     4.429 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__3/O
                         net (fo=1, routed)           0.000     4.429    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[7]_i_1__3_n_0
    SLICE_X3Y61          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.344    16.225    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X3Y61          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                         clock pessimism              0.635    16.860    
                         clock uncertainty           -0.090    16.770    
    SLICE_X3Y61          FDRE (Setup_fdre_C_D)        0.069    16.839    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         16.839    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                 12.410    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.643ns (19.260%)  route 2.695ns (80.740%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448     0.231    <hidden>
    SLICE_X2Y67          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.433     0.664 f  <hidden>
                         net (fo=7, routed)           0.762     1.426    <hidden>
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.105     1.531 f  <hidden>
                         net (fo=5, routed)           0.527     2.059    <hidden>
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.105     2.164 r  <hidden>
                         net (fo=8, routed)           1.406     3.569    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y85         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.643ns (20.027%)  route 2.568ns (79.973%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.231ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.448     0.231    <hidden>
    SLICE_X2Y67          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDCE (Prop_fdce_C_Q)         0.433     0.664 f  <hidden>
                         net (fo=7, routed)           0.762     1.426    <hidden>
    SLICE_X2Y67          LUT6 (Prop_lut6_I4_O)        0.105     1.531 f  <hidden>
                         net (fo=5, routed)           0.527     2.059    <hidden>
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.105     2.164 r  <hidden>
                         net (fo=8, routed)           1.278     3.442    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
                         clock pessimism              0.635    16.842    
                         clock uncertainty           -0.090    16.752    
    OLOGIC_X0Y84         FDPE (Setup_fdpe_C_D)       -0.723    16.029    <hidden>
  -------------------------------------------------------------------
                         required time                         16.029    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                 12.587    

Slack (MET) :             12.644ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.281ns (32.613%)  route 2.647ns (67.387%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.440ns = ( 16.227 - 16.667 ) 
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.447     0.230    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     0.578 f  <hidden>
                         net (fo=11, routed)          0.732     1.310    <hidden>
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.256     1.566 r  <hidden>
                         net (fo=11, routed)          0.678     2.244    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.289     2.533 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.514     3.046    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.283     3.329 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2/O
                         net (fo=4, routed)           0.723     4.053    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2_n_0
    SLICE_X0Y59          LUT2 (Prop_lut2_I0_O)        0.105     4.158 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__4/O
                         net (fo=1, routed)           0.000     4.158    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__4_n_0
    SLICE_X0Y59          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.346    16.227    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X0Y59          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.635    16.862    
                         clock uncertainty           -0.090    16.772    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.030    16.802    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         16.802    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 12.644    

Slack (MET) :             12.673ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.291ns (32.784%)  route 2.647ns (67.216%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.440ns = ( 16.227 - 16.667 ) 
    Source Clock Delay      (SCD):    0.230ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.447     0.230    <hidden>
    SLICE_X4Y65          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y65          FDRE (Prop_fdre_C_Q)         0.348     0.578 f  <hidden>
                         net (fo=11, routed)          0.732     1.310    <hidden>
    SLICE_X2Y65          LUT4 (Prop_lut4_I0_O)        0.256     1.566 r  <hidden>
                         net (fo=11, routed)          0.678     2.244    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.289     2.533 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=20, routed)          0.514     3.046    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X1Y59          LUT6 (Prop_lut6_I2_O)        0.283     3.329 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2/O
                         net (fo=4, routed)           0.723     4.053    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__2_n_0
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.115     4.168 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__4/O
                         net (fo=1, routed)           0.000     4.168    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__4_n_0
    SLICE_X0Y59          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.346    16.227    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X0Y59          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.635    16.862    
                         clock uncertainty           -0.090    16.772    
    SLICE_X0Y59          FDRE (Setup_fdre_C_D)        0.069    16.841    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         16.841    
                         arrival time                          -4.168    
  -------------------------------------------------------------------
                         slack                                 12.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.417%)  route 0.269ns (65.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    -0.121ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.595    -0.121    <hidden>
    SLICE_X3Y68          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDCE (Prop_fdce_C_Q)         0.141     0.020 r  <hidden>
                         net (fo=18, routed)          0.269     0.289    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/ADDRD0
    SLICE_X2Y69          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y69          RAMS32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1/CLK
                         clock pessimism              0.128    -0.108    
    SLICE_X2Y69          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.202    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.892%)  route 0.261ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    SLICE_X1Y71          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.128     0.004 r  <hidden>
                         net (fo=17, routed)          0.261     0.265    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y70          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.864    -0.237    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y70          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism              0.128    -0.109    
    SLICE_X2Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.146    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.128ns (32.892%)  route 0.261ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.237ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    SLICE_X1Y71          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.128     0.004 r  <hidden>
                         net (fo=17, routed)          0.261     0.265    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/ADDRD1
    SLICE_X2Y70          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.864    -0.237    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y70          RAMD32                                       r  design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism              0.128    -0.109    
    SLICE_X2Y70          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.146    design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.146    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         16.667      14.497     RAMB18_X0Y26     design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X0Y27     design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0    design_1_i/clk_wiz_1/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.592         16.667      15.075     BUFHCE_X0Y0      design_1_i/clk_wiz_1/inst/clkout1_buf_en/I
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y86     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y93     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y85     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y84     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y83     <hidden>
Min Period        n/a     FDRE/C              n/a            1.474         16.667      15.193     ILOGIC_X0Y82     <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y70      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y69      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y69      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y71      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_RX_inst/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y68      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         8.333       7.203      SLICE_X2Y68      design_1_i/AXI4Stream_FT245Sync_0/U0/FT245_sync_engine_inst/skid_TX_inst/mem_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.667      15.075     BUFGCTRL_X0Y3    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.667      15.418     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.667      83.333     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.667      196.693    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.214ns  (logic 1.585ns (19.296%)  route 6.629ns (80.704%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 8.646 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.458    -1.008    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X6Y54          FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDSE (Prop_fdse_C_Q)         0.433    -0.575 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=40, routed)          0.666     0.091    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.105     0.196 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           1.151     1.347    <hidden>
    SLICE_X23Y44         LUT4 (Prop_lut4_I0_O)        0.105     1.452 r  <hidden>
                         net (fo=8, routed)           0.309     1.761    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.105     1.866 r  <hidden>
                         net (fo=1, routed)           0.113     1.979    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.084 r  <hidden>
                         net (fo=6, routed)           1.151     3.235    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X16Y19         LUT4 (Prop_lut4_I1_O)        0.105     3.340 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.361     3.701    <hidden>
    SLICE_X16Y19         LUT2 (Prop_lut2_I0_O)        0.128     3.829 r  <hidden>
                         net (fo=2, routed)           0.236     4.066    <hidden>
    SLICE_X16Y19         LUT4 (Prop_lut4_I0_O)        0.268     4.334 r  <hidden>
                         net (fo=11, routed)          0.626     4.960    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.105     5.065 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=16, routed)          0.993     6.057    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.126     6.183 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9_REGCEB_cooolgate_en_gate_20/O
                         net (fo=1, routed)           1.023     7.207    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9_REGCEB_cooolgate_en_sig_13
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.421     8.646    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/CLKBWRCLK
                         clock pessimism              0.316     8.963    
                         clock uncertainty           -0.074     8.888    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.465     8.423    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.230ns (39.594%)  route 4.928ns (60.406%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=4 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X53Y86         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.879     0.159    <hidden>
    SLICE_X52Y86         LUT3 (Prop_lut3_I0_O)        0.115     0.274 r  <hidden>
                         net (fo=4, routed)           0.793     1.067    <hidden>
    SLICE_X46Y83         LUT4 (Prop_lut4_I0_O)        0.267     1.334 r  <hidden>
                         net (fo=1, routed)           0.000     1.334    <hidden>
    SLICE_X46Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.778 r  <hidden>
                         net (fo=1, routed)           0.000     1.778    <hidden>
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.878 r  <hidden>
                         net (fo=1, routed)           0.000     1.878    <hidden>
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.978 r  <hidden>
                         net (fo=1, routed)           0.000     1.978    <hidden>
    SLICE_X46Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.078 r  <hidden>
                         net (fo=1, routed)           0.000     2.078    <hidden>
    SLICE_X46Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.178 r  <hidden>
                         net (fo=1, routed)           0.000     2.178    <hidden>
    SLICE_X46Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     2.440 r  <hidden>
                         net (fo=2, routed)           0.944     3.384    <hidden>
    SLICE_X45Y86         LUT4 (Prop_lut4_I0_O)        0.250     3.634 r  <hidden>
                         net (fo=1, routed)           0.000     3.634    <hidden>
    SLICE_X45Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     3.966 f  <hidden>
                         net (fo=1, routed)           0.500     4.465    <hidden>
    SLICE_X42Y85         LUT5 (Prop_lut5_I2_O)        0.105     4.570 f  <hidden>
                         net (fo=5, routed)           0.341     4.911    <hidden>
    SLICE_X42Y85         LUT4 (Prop_lut4_I2_O)        0.105     5.016 f  <hidden>
                         net (fo=28, routed)          0.452     5.469    <hidden>
    SLICE_X42Y85         LUT2 (Prop_lut2_I1_O)        0.265     5.734 r  <hidden>
                         net (fo=3, routed)           0.588     6.322    <hidden>
    SLICE_X49Y85         LUT4 (Prop_lut4_I2_O)        0.306     6.628 r  <hidden>
                         net (fo=1, routed)           0.431     7.059    <hidden>
    SLICE_X49Y85         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.261     8.486    <hidden>
    SLICE_X49Y85         FDCE                                         r  <hidden>
                         clock pessimism              0.316     8.802    
                         clock uncertainty           -0.074     8.728    
    SLICE_X49Y85         FDCE (Setup_fdce_C_D)       -0.195     8.533    <hidden>
  -------------------------------------------------------------------
                         required time                          8.533    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.320ns  (logic 0.979ns (11.767%)  route 7.341ns (88.233%))
  Logic Levels:           3  (LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 f  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.701     4.967    <hidden>
    SLICE_X44Y137        LUT1 (Prop_lut1_I0_O)        0.258     5.225 r  <hidden>
                         net (fo=144, routed)         1.094     6.318    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X51Y128        LUT6 (Prop_lut6_I2_O)        0.268     6.586 r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2/O
                         net (fo=1, routed)           0.546     7.133    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0
    SLICE_X51Y128        LUT5 (Prop_lut5_I0_O)        0.105     7.238 r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.238    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0
    SLICE_X51Y128        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.234     8.460    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y128        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]/C
                         clock pessimism              0.309     8.769    
                         clock uncertainty           -0.074     8.694    
    SLICE_X51Y128        FDRE (Setup_fdre_C_D)        0.032     8.726    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -7.238    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.529ns  (required time - arrival time)
  Source:                 design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.084ns  (logic 1.564ns (19.346%)  route 6.520ns (80.654%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.008ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.458    -1.008    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X6Y54          FDSE                                         r  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDSE (Prop_fdse_C_Q)         0.433    -0.575 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/Q
                         net (fo=40, routed)          0.666     0.091    design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.105     0.196 f  design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=1, routed)           1.151     1.347    <hidden>
    SLICE_X23Y44         LUT4 (Prop_lut4_I0_O)        0.105     1.452 r  <hidden>
                         net (fo=8, routed)           0.309     1.761    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I1_O)        0.105     1.866 r  <hidden>
                         net (fo=1, routed)           0.113     1.979    <hidden>
    SLICE_X23Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.084 r  <hidden>
                         net (fo=6, routed)           1.151     3.235    design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X16Y19         LUT4 (Prop_lut4_I1_O)        0.105     3.340 r  design_1_i/MME_0/U0/axis_interconnect_1/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[2]_INST_0/O
                         net (fo=3, routed)           0.361     3.701    <hidden>
    SLICE_X16Y19         LUT2 (Prop_lut2_I0_O)        0.128     3.829 r  <hidden>
                         net (fo=2, routed)           0.236     4.066    <hidden>
    SLICE_X16Y19         LUT4 (Prop_lut4_I0_O)        0.268     4.334 r  <hidden>
                         net (fo=11, routed)          0.626     4.960    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.105     5.065 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=16, routed)          0.993     6.057    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X38Y24         LUT4 (Prop_lut4_I3_O)        0.105     6.162 r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8_REGCEB_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.914     7.077    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8_REGCEB_cooolgate_en_sig_12
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.426     8.651    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/CLKBWRCLK
                         clock pessimism              0.316     8.968    
                         clock uncertainty           -0.074     8.893    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.287     8.606    design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -7.077    
  -------------------------------------------------------------------
                         slack                                  1.529    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.029ns (37.903%)  route 4.963ns (62.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X47Y79         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.798     0.079    <hidden>
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.119     0.198 r  <hidden>
                         net (fo=4, routed)           0.596     0.793    <hidden>
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.267     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.504 r  <hidden>
                         net (fo=1, routed)           0.000     1.504    <hidden>
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.604 r  <hidden>
                         net (fo=1, routed)           0.000     1.604    <hidden>
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.704 r  <hidden>
                         net (fo=1, routed)           0.000     1.704    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.904 r  <hidden>
                         net (fo=1, routed)           0.000     1.904    <hidden>
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.161 r  <hidden>
                         net (fo=2, routed)           0.936     3.097    <hidden>
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.245     3.342 r  <hidden>
                         net (fo=1, routed)           0.000     3.342    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.674 r  <hidden>
                         net (fo=1, routed)           0.484     4.159    <hidden>
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.105     4.264 f  <hidden>
                         net (fo=4, routed)           0.349     4.613    <hidden>
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.108     4.721 r  <hidden>
                         net (fo=30, routed)          0.568     5.289    <hidden>
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.267     5.556 r  <hidden>
                         net (fo=11, routed)          0.495     6.051    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X54Y79         LUT4 (Prop_lut4_I2_O)        0.106     6.157 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.736     6.893    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     8.481    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C
                         clock pessimism              0.316     8.797    
                         clock uncertainty           -0.074     8.723    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.299     8.424    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.029ns (37.903%)  route 4.963ns (62.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X47Y79         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.798     0.079    <hidden>
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.119     0.198 r  <hidden>
                         net (fo=4, routed)           0.596     0.793    <hidden>
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.267     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.504 r  <hidden>
                         net (fo=1, routed)           0.000     1.504    <hidden>
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.604 r  <hidden>
                         net (fo=1, routed)           0.000     1.604    <hidden>
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.704 r  <hidden>
                         net (fo=1, routed)           0.000     1.704    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.904 r  <hidden>
                         net (fo=1, routed)           0.000     1.904    <hidden>
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.161 r  <hidden>
                         net (fo=2, routed)           0.936     3.097    <hidden>
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.245     3.342 r  <hidden>
                         net (fo=1, routed)           0.000     3.342    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.674 r  <hidden>
                         net (fo=1, routed)           0.484     4.159    <hidden>
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.105     4.264 f  <hidden>
                         net (fo=4, routed)           0.349     4.613    <hidden>
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.108     4.721 r  <hidden>
                         net (fo=30, routed)          0.568     5.289    <hidden>
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.267     5.556 r  <hidden>
                         net (fo=11, routed)          0.495     6.051    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X54Y79         LUT4 (Prop_lut4_I2_O)        0.106     6.157 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.736     6.893    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     8.481    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C
                         clock pessimism              0.316     8.797    
                         clock uncertainty           -0.074     8.723    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.299     8.424    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.029ns (37.903%)  route 4.963ns (62.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X47Y79         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.798     0.079    <hidden>
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.119     0.198 r  <hidden>
                         net (fo=4, routed)           0.596     0.793    <hidden>
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.267     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.504 r  <hidden>
                         net (fo=1, routed)           0.000     1.504    <hidden>
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.604 r  <hidden>
                         net (fo=1, routed)           0.000     1.604    <hidden>
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.704 r  <hidden>
                         net (fo=1, routed)           0.000     1.704    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.904 r  <hidden>
                         net (fo=1, routed)           0.000     1.904    <hidden>
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.161 r  <hidden>
                         net (fo=2, routed)           0.936     3.097    <hidden>
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.245     3.342 r  <hidden>
                         net (fo=1, routed)           0.000     3.342    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.674 r  <hidden>
                         net (fo=1, routed)           0.484     4.159    <hidden>
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.105     4.264 f  <hidden>
                         net (fo=4, routed)           0.349     4.613    <hidden>
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.108     4.721 r  <hidden>
                         net (fo=30, routed)          0.568     5.289    <hidden>
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.267     5.556 r  <hidden>
                         net (fo=11, routed)          0.495     6.051    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X54Y79         LUT4 (Prop_lut4_I2_O)        0.106     6.157 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.736     6.893    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     8.481    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C
                         clock pessimism              0.316     8.797    
                         clock uncertainty           -0.074     8.723    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.299     8.424    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.029ns (37.903%)  route 4.963ns (62.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X47Y79         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.798     0.079    <hidden>
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.119     0.198 r  <hidden>
                         net (fo=4, routed)           0.596     0.793    <hidden>
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.267     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.504 r  <hidden>
                         net (fo=1, routed)           0.000     1.504    <hidden>
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.604 r  <hidden>
                         net (fo=1, routed)           0.000     1.604    <hidden>
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.704 r  <hidden>
                         net (fo=1, routed)           0.000     1.704    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.904 r  <hidden>
                         net (fo=1, routed)           0.000     1.904    <hidden>
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.161 r  <hidden>
                         net (fo=2, routed)           0.936     3.097    <hidden>
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.245     3.342 r  <hidden>
                         net (fo=1, routed)           0.000     3.342    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.674 r  <hidden>
                         net (fo=1, routed)           0.484     4.159    <hidden>
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.105     4.264 f  <hidden>
                         net (fo=4, routed)           0.349     4.613    <hidden>
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.108     4.721 r  <hidden>
                         net (fo=30, routed)          0.568     5.289    <hidden>
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.267     5.556 r  <hidden>
                         net (fo=11, routed)          0.495     6.051    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X54Y79         LUT4 (Prop_lut4_I2_O)        0.106     6.157 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.736     6.893    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     8.481    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C
                         clock pessimism              0.316     8.797    
                         clock uncertainty           -0.074     8.723    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.299     8.424    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.029ns (37.903%)  route 4.963ns (62.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X47Y79         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.798     0.079    <hidden>
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.119     0.198 r  <hidden>
                         net (fo=4, routed)           0.596     0.793    <hidden>
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.267     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.504 r  <hidden>
                         net (fo=1, routed)           0.000     1.504    <hidden>
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.604 r  <hidden>
                         net (fo=1, routed)           0.000     1.604    <hidden>
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.704 r  <hidden>
                         net (fo=1, routed)           0.000     1.704    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.904 r  <hidden>
                         net (fo=1, routed)           0.000     1.904    <hidden>
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.161 r  <hidden>
                         net (fo=2, routed)           0.936     3.097    <hidden>
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.245     3.342 r  <hidden>
                         net (fo=1, routed)           0.000     3.342    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.674 r  <hidden>
                         net (fo=1, routed)           0.484     4.159    <hidden>
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.105     4.264 f  <hidden>
                         net (fo=4, routed)           0.349     4.613    <hidden>
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.108     4.721 r  <hidden>
                         net (fo=30, routed)          0.568     5.289    <hidden>
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.267     5.556 r  <hidden>
                         net (fo=11, routed)          0.495     6.051    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X54Y79         LUT4 (Prop_lut4_I2_O)        0.106     6.157 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.736     6.893    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     8.481    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C
                         clock pessimism              0.316     8.797    
                         clock uncertainty           -0.074     8.723    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.299     8.424    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 3.029ns (37.903%)  route 4.963ns (62.097%))
  Logic Levels:           14  (CARRY4=7 LUT3=1 LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.099ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.367    -1.099    <hidden>
    SLICE_X47Y79         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDCE (Prop_fdce_C_Q)         0.379    -0.720 r  <hidden>
                         net (fo=1, routed)           0.798     0.079    <hidden>
    SLICE_X47Y79         LUT3 (Prop_lut3_I0_O)        0.119     0.198 r  <hidden>
                         net (fo=4, routed)           0.596     0.793    <hidden>
    SLICE_X50Y78         LUT4 (Prop_lut4_I3_O)        0.267     1.060 r  <hidden>
                         net (fo=1, routed)           0.000     1.060    <hidden>
    SLICE_X50Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.504 r  <hidden>
                         net (fo=1, routed)           0.000     1.504    <hidden>
    SLICE_X50Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.604 r  <hidden>
                         net (fo=1, routed)           0.000     1.604    <hidden>
    SLICE_X50Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.704 r  <hidden>
                         net (fo=1, routed)           0.000     1.704    <hidden>
    SLICE_X50Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.804 r  <hidden>
                         net (fo=1, routed)           0.000     1.804    <hidden>
    SLICE_X50Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.904 r  <hidden>
                         net (fo=1, routed)           0.000     1.904    <hidden>
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     2.161 r  <hidden>
                         net (fo=2, routed)           0.936     3.097    <hidden>
    SLICE_X49Y81         LUT4 (Prop_lut4_I0_O)        0.245     3.342 r  <hidden>
                         net (fo=1, routed)           0.000     3.342    <hidden>
    SLICE_X49Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     3.674 r  <hidden>
                         net (fo=1, routed)           0.484     4.159    <hidden>
    SLICE_X47Y81         LUT6 (Prop_lut6_I4_O)        0.105     4.264 f  <hidden>
                         net (fo=4, routed)           0.349     4.613    <hidden>
    SLICE_X44Y81         LUT5 (Prop_lut5_I1_O)        0.108     4.721 r  <hidden>
                         net (fo=30, routed)          0.568     5.289    <hidden>
    SLICE_X47Y80         LUT4 (Prop_lut4_I1_O)        0.267     5.556 r  <hidden>
                         net (fo=11, routed)          0.495     6.051    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X54Y79         LUT4 (Prop_lut4_I2_O)        0.106     6.157 r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=45, routed)          0.736     6.893    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.256     8.481    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X56Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C
                         clock pessimism              0.316     8.797    
                         clock uncertainty           -0.074     8.723    
    SLICE_X56Y83         FDRE (Setup_fdre_C_CE)      -0.299     8.424    design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.424    
                         arrival time                          -6.893    
  -------------------------------------------------------------------
                         slack                                  1.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.789%)  route 0.132ns (47.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.656    -0.370    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X74Y49         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDRE (Prop_fdre_C_Q)         0.148    -0.222 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/Q
                         net (fo=2, routed)           0.132    -0.089    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/dout[7]
    SLICE_X72Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.868    -0.821    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/clk_SYS
    SLICE_X72Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_tmp_reg[7]/C
                         clock pessimism              0.658    -0.163    
    SLICE_X72Y50         FDRE (Hold_fdre_C_D)         0.016    -0.147    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/uncalib_tdata_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.394ns (77.228%)  route 0.116ns (22.772%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.595    -0.431    <hidden>
    SLICE_X79Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.290 r  <hidden>
                         net (fo=2, routed)           0.115    -0.175    <hidden>
    SLICE_X79Y148        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.015 r  <hidden>
                         net (fo=1, routed)           0.000    -0.015    <hidden>
    SLICE_X79Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.024 r  <hidden>
                         net (fo=1, routed)           0.001     0.025    <hidden>
    SLICE_X79Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.079 r  <hidden>
                         net (fo=1, routed)           0.000     0.079    <hidden>
    SLICE_X79Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.942    -0.747    <hidden>
    SLICE_X79Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.658    -0.089    
    SLICE_X79Y150        FDRE (Hold_fdre_C_D)         0.105     0.016    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.148ns (42.624%)  route 0.199ns (57.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.552    -0.474    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y76         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/Q
                         net (fo=1, routed)           0.199    -0.127    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[12]
    SLICE_X51Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.823    -0.866    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/C
                         clock pessimism              0.658    -0.208    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.017    -0.191    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.348ns (75.565%)  route 0.113ns (24.435%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.567    -0.459    <hidden>
    SLICE_X59Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.318 r  <hidden>
                         net (fo=4, routed)           0.112    -0.206    <hidden>
    SLICE_X58Y99         LUT6 (Prop_lut6_I5_O)        0.045    -0.161 r  <hidden>
                         net (fo=1, routed)           0.000    -0.161    <hidden>
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.052 r  <hidden>
                         net (fo=1, routed)           0.001    -0.052    <hidden>
    SLICE_X58Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.001 r  <hidden>
                         net (fo=2, routed)           0.000     0.001    <hidden>
    SLICE_X58Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832    -0.857    <hidden>
    SLICE_X58Y100        FDRE                                         r  <hidden>
                         clock pessimism              0.663    -0.194    
    SLICE_X58Y100        FDRE (Hold_fdre_C_D)         0.130    -0.064    <hidden>
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.549    -0.477    <hidden>
    SLICE_X57Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  <hidden>
                         net (fo=1, routed)           0.055    -0.281    <hidden>
    SLICE_X56Y128        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.817    -0.872    <hidden>
    SLICE_X56Y128        SRL16E                                       r  <hidden>
                         clock pessimism              0.408    -0.464    
    SLICE_X56Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.347    <hidden>
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.394ns (75.187%)  route 0.130ns (24.813%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.565    -0.461    <hidden>
    SLICE_X36Y148        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  <hidden>
                         net (fo=2, routed)           0.129    -0.191    <hidden>
    SLICE_X36Y148        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.031 r  <hidden>
                         net (fo=1, routed)           0.000    -0.031    <hidden>
    SLICE_X36Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.008 r  <hidden>
                         net (fo=1, routed)           0.001     0.009    <hidden>
    SLICE_X36Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.063 r  <hidden>
                         net (fo=1, routed)           0.000     0.063    <hidden>
    SLICE_X36Y150        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.922    -0.767    <hidden>
    SLICE_X36Y150        FDRE                                         r  <hidden>
                         clock pessimism              0.658    -0.109    
    SLICE_X36Y150        FDRE (Hold_fdre_C_D)         0.105    -0.004    <hidden>
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.863%)  route 0.197ns (57.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.554    -0.472    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X54Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y78         FDRE (Prop_fdre_C_Q)         0.148    -0.324 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/Q
                         net (fo=1, routed)           0.197    -0.127    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg[2]
    SLICE_X51Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.823    -0.866    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X51Y78         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C
                         clock pessimism              0.658    -0.208    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.012    -0.196    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.376%)  route 0.128ns (47.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.566    -0.460    <hidden>
    SLICE_X57Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  <hidden>
                         net (fo=6, routed)           0.128    -0.191    <hidden>
    SLICE_X56Y98         SRLC32E                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.836    -0.853    <hidden>
    SLICE_X56Y98         SRLC32E                                      r  <hidden>
                         clock pessimism              0.409    -0.444    
    SLICE_X56Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.261    <hidden>
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.587%)  route 0.241ns (56.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.549    -0.477    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X51Y128        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/Q
                         net (fo=7, routed)           0.241    -0.095    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]
    SLICE_X52Y128        LUT4 (Prop_lut4_I1_O)        0.045    -0.050 r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X52Y128        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.816    -0.873    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y128        FDRE                                         r  design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism              0.658    -0.215    
    SLICE_X52Y128        FDRE (Hold_fdre_C_D)         0.092    -0.123    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.402%)  route 0.163ns (53.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.640    -0.386    <hidden>
    SLICE_X11Y42         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.245 r  <hidden>
                         net (fo=1, routed)           0.163    -0.082    design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[46]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.953    -0.736    design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.426    -0.310    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.155    design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        design_1_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y23     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y24     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y25     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y22     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y21     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y26     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y27     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y20     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X0Y19     design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y131    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y131    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y132    design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  tdc_diff_clock_clk_p

Setup :         3049  Failing Endpoints,  Worst Slack      -15.246ns,  Total Violation   -27975.493ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.246ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.530ns  (logic 14.203ns (81.019%)  route 3.327ns (18.981%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 6.226 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.654     6.875    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.354 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.356    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.608 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.664    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    10.916 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    10.918    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.170 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.424 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.426    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.678 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.680    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    15.932 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    15.934    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.186 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.188    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.440 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.442    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.694 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.696    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[24])
                                                      0.972    20.668 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[24]
                         net (fo=1, routed)           0.924    21.593    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[459]
    SLICE_X55Y94         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.260     6.226    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X55Y94         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]/C
                         clock pessimism              0.200     6.426    
                         clock uncertainty           -0.035     6.391    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)       -0.044     6.347    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]
  -------------------------------------------------------------------
                         required time                          6.347    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                -15.246    

Slack (VIOLATED) :        -15.164ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.378ns  (logic 14.203ns (81.731%)  route 3.175ns (18.269%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 6.211 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.654     6.875    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.354 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.356    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.608 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.664    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    10.916 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    10.918    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.170 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.172    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.424 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.426    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.678 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.680    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    15.932 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    15.934    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.186 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.188    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.440 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.442    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.694 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.696    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[38])
                                                      0.972    20.668 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.772    21.440    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[473]
    SLICE_X57Y100        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.244     6.211    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/C
                         clock pessimism              0.133     6.344    
                         clock uncertainty           -0.035     6.308    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.032     6.276    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]
  -------------------------------------------------------------------
                         required time                          6.276    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                -15.164    

Slack (VIOLATED) :        -15.132ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.512ns  (logic 14.203ns (81.107%)  route 3.309ns (18.893%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[22])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[22]
                         net (fo=1, routed)           0.671    21.574    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[457]
    SLICE_X79Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X79Y95         FDRE (Setup_fdre_C_D)       -0.032     6.442    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                         -21.574    
  -------------------------------------------------------------------
                         slack                                -15.132    

Slack (VIOLATED) :        -15.124ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.505ns  (logic 14.203ns (81.137%)  route 3.302ns (18.863%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.664    21.567    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)       -0.031     6.443    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                         -21.567    
  -------------------------------------------------------------------
                         slack                                -15.124    

Slack (VIOLATED) :        -15.103ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.475ns  (logic 14.203ns (81.274%)  route 3.272ns (18.726%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[39])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[39]
                         net (fo=1, routed)           0.635    21.538    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[474]
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)       -0.039     6.435    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]
  -------------------------------------------------------------------
                         required time                          6.435    
                         arrival time                         -21.538    
  -------------------------------------------------------------------
                         slack                                -15.103    

Slack (VIOLATED) :        -15.093ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.502ns  (logic 14.203ns (81.150%)  route 3.299ns (18.850%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.661    21.564    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[476]
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.002     6.472    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                         -21.564    
  -------------------------------------------------------------------
                         slack                                -15.093    

Slack (VIOLATED) :        -15.087ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.471ns  (logic 14.203ns (81.293%)  route 3.268ns (18.707%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[47])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[47]
                         net (fo=1, routed)           0.631    21.534    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[482]
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)       -0.027     6.447    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]
  -------------------------------------------------------------------
                         required time                          6.447    
                         arrival time                         -21.534    
  -------------------------------------------------------------------
                         slack                                -15.087    

Slack (VIOLATED) :        -15.072ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.361ns  (logic 14.203ns (81.812%)  route 3.158ns (18.188%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 6.378 - 2.400 ) 
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.530     4.229    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379     4.608 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.554     5.162    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I2_O)        0.105     5.267 r  <hidden>
                         net (fo=2, routed)           1.878     7.146    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.625 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.627    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.879 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     9.881    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.133 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.135    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.387 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.389    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.641 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.643    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.895 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.897    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.149 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.151    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.403 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    17.459    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.711 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.713    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.965 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.967    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    20.939 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.651    21.590    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X12Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.411     6.378    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X12Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.207     6.584    
                         clock uncertainty           -0.035     6.549    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.031     6.518    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                          6.518    
                         arrival time                         -21.590    
  -------------------------------------------------------------------
                         slack                                -15.072    

Slack (VIOLATED) :        -15.067ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.448ns  (logic 14.203ns (81.404%)  route 3.245ns (18.596%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[14])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[14]
                         net (fo=1, routed)           0.607    21.510    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[449]
    SLICE_X78Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X78Y98         FDRE (Setup_fdre_C_D)       -0.031     6.443    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                         -21.510    
  -------------------------------------------------------------------
                         slack                                -15.067    

Slack (VIOLATED) :        -15.063ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (tdc_diff_clock_clk_p rise@2.400ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        17.470ns  (logic 14.203ns (81.298%)  route 3.267ns (18.702%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 6.309 - 2.400 ) 
    Source Clock Delay      (SCD):    4.062ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     0.909 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     2.617    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     2.699 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     4.062    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     4.441 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.675     5.117    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I2_O)        0.105     5.222 r  <hidden>
                         net (fo=2, routed)           1.888     7.110    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479     8.589 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     8.591    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252     9.843 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     9.899    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    11.151 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    11.153    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    12.405 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    12.407    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    13.659 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    13.661    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    14.913 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    14.915    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    16.167 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    16.169    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    17.421 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    17.423    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    18.675 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    18.677    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    19.929 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    19.931    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.972    20.903 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.630    21.533    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[456]
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869     3.269 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620     4.889    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     4.967 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343     6.309    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/C
                         clock pessimism              0.200     6.509    
                         clock uncertainty           -0.035     6.474    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.004     6.470    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]
  -------------------------------------------------------------------
                         required time                          6.470    
                         arrival time                         -21.533    
  -------------------------------------------------------------------
                         slack                                -15.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.478%)  route 0.162ns (46.522%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.635     1.707    <hidden>
    SLICE_X68Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDCE (Prop_fdce_C_Q)         0.141     1.848 r  <hidden>
                         net (fo=3, routed)           0.162     2.009    <hidden>
    SLICE_X68Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.054 r  <hidden>
                         net (fo=1, routed)           0.000     2.054    <hidden>
    SLICE_X68Y50         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.841     2.005    <hidden>
    SLICE_X68Y50         FDCE                                         r  <hidden>
                         clock pessimism             -0.098     1.907    
    SLICE_X68Y50         FDCE (Hold_fdce_C_D)         0.092     1.999    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.265ns (62.179%)  route 0.161ns (37.821%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.620     1.692    <hidden>
    SLICE_X53Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  <hidden>
                         net (fo=2, routed)           0.161     1.994    <hidden>
    SLICE_X51Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.118 r  <hidden>
                         net (fo=1, routed)           0.000     2.118    <hidden>
    SLICE_X51Y28         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.893     2.057    <hidden>
    SLICE_X51Y28         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.956    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.105     2.061    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.268ns (62.589%)  route 0.160ns (37.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.618     1.690    <hidden>
    SLICE_X53Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDCE (Prop_fdce_C_Q)         0.141     1.831 r  <hidden>
                         net (fo=2, routed)           0.160     1.991    <hidden>
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.118 r  <hidden>
                         net (fo=1, routed)           0.000     2.118    <hidden>
    SLICE_X51Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.892     2.056    <hidden>
    SLICE_X51Y27         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.955    
    SLICE_X51Y27         FDCE (Hold_fdce_C_D)         0.105     2.060    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[431]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.230ns (53.028%)  route 0.204ns (46.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.631     1.703    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[431]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.831 f  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[431]/Q
                         net (fo=2, routed)           0.204     2.034    <hidden>
    SLICE_X49Y49         LUT2 (Prop_lut2_I0_O)        0.102     2.136 r  <hidden>
                         net (fo=1, routed)           0.000     2.136    <hidden>
    SLICE_X49Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.908     2.072    <hidden>
    SLICE_X49Y49         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.971    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.107     2.078    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.303%)  route 0.180ns (41.697%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.620     1.692    <hidden>
    SLICE_X53Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  <hidden>
                         net (fo=2, routed)           0.180     2.012    <hidden>
    SLICE_X51Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.057 r  <hidden>
                         net (fo=1, routed)           0.000     2.057    <hidden>
    SLICE_X51Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.122 r  <hidden>
                         net (fo=1, routed)           0.000     2.122    <hidden>
    SLICE_X51Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.892     2.056    <hidden>
    SLICE_X51Y27         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.955    
    SLICE_X51Y27         FDCE (Hold_fdce_C_D)         0.105     2.060    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.361%)  route 0.214ns (50.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.607     1.678    <hidden>
    SLICE_X84Y99         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDCE (Prop_fdce_C_Q)         0.164     1.842 r  <hidden>
                         net (fo=2, routed)           0.214     2.056    <hidden>
    SLICE_X85Y100        LUT6 (Prop_lut6_I5_O)        0.045     2.101 r  <hidden>
                         net (fo=1, routed)           0.000     2.101    <hidden>
    SLICE_X85Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.873     2.037    <hidden>
    SLICE_X85Y100        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.944    
    SLICE_X85Y100        FDCE (Hold_fdce_C_D)         0.092     2.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[431]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.226ns (52.591%)  route 0.204ns (47.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.631     1.703    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X53Y49         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[431]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.831 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[431]/Q
                         net (fo=2, routed)           0.204     2.034    <hidden>
    SLICE_X49Y49         LUT2 (Prop_lut2_I1_O)        0.098     2.132 r  <hidden>
                         net (fo=1, routed)           0.000     2.132    <hidden>
    SLICE_X49Y49         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.908     2.072    <hidden>
    SLICE_X49Y49         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.971    
    SLICE_X49Y49         FDCE (Hold_fdce_C_D)         0.092     2.063    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.763%)  route 0.187ns (42.237%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.620     1.692    <hidden>
    SLICE_X53Y27         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDCE (Prop_fdce_C_Q)         0.141     1.833 r  <hidden>
                         net (fo=2, routed)           0.187     2.020    <hidden>
    SLICE_X51Y28         LUT2 (Prop_lut2_I0_O)        0.045     2.065 r  <hidden>
                         net (fo=1, routed)           0.000     2.065    <hidden>
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.135 r  <hidden>
                         net (fo=1, routed)           0.000     2.135    <hidden>
    SLICE_X51Y28         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.893     2.057    <hidden>
    SLICE_X51Y28         FDCE                                         r  <hidden>
                         clock pessimism             -0.101     1.956    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.105     2.061    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.061    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.330ns (74.342%)  route 0.114ns (25.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.607     1.678    <hidden>
    SLICE_X85Y99         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDCE (Prop_fdce_C_Q)         0.141     1.819 r  <hidden>
                         net (fo=2, routed)           0.113     1.932    <hidden>
    SLICE_X83Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.045 r  <hidden>
                         net (fo=1, routed)           0.001     2.046    <hidden>
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.076     2.122 r  <hidden>
                         net (fo=1, routed)           0.000     2.122    <hidden>
    SLICE_X83Y100        FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.873     2.037    <hidden>
    SLICE_X83Y100        FDCE                                         r  <hidden>
                         clock pessimism             -0.093     1.944    
    SLICE_X83Y100        FDCE (Hold_fdce_C_D)         0.100     2.044    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/din_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.569     1.640    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/clk_TDC
    SLICE_X45Y52         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/din_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/din_reg[14]/Q
                         net (fo=1, routed)           0.117     1.898    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/DIB0
    SLICE_X46Y53         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.837     2.001    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/WCLK
    SLICE_X46Y53         RAMD32                                       r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.327     1.674    
    SLICE_X46Y53         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.820    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tdc_diff_clock_clk_p
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { tdc_diff_clock_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         2.400       0.808      BUFGCTRL_X0Y17  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/I
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X88Y54    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X88Y54    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X83Y51    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X83Y51    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X83Y51    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X83Y51    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X82Y51    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X82Y51    <hidden>
Min Period        n/a     FDCE/C      n/a            1.000         2.400       1.400      SLICE_X82Y51    <hidden>
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X42Y50    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y53    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y53    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         1.200       0.070      SLICE_X46Y52    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X74Y70    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         1.200       0.070      SLICE_X74Y70    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.160ns  (logic 0.665ns (21.041%)  route 2.495ns (78.959%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.121     8.591    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.127     8.718 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=19, routed)          0.801     9.519    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.289    11.289    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.007    11.296    
                         clock uncertainty           -0.074    11.222    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.550    10.672    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.672    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.620ns  (logic 1.017ns (28.090%)  route 2.603ns (71.910%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.001     8.471    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.106     8.577 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_2/O
                         net (fo=7, routed)           0.384     8.962    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.268     9.230 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1/O
                         net (fo=4, routed)           0.645     9.874    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1_n_0
    SLICE_X63Y65         LUT4 (Prop_lut4_I0_O)        0.105     9.979 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__2/O
                         net (fo=1, routed)           0.000     9.979    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__2_n_0
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.032    11.225    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.616ns  (logic 1.017ns (28.121%)  route 2.599ns (71.879%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.001     8.471    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.106     8.577 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_2/O
                         net (fo=7, routed)           0.384     8.962    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.268     9.230 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1/O
                         net (fo=4, routed)           0.641     9.870    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1_n_0
    SLICE_X63Y65         LUT2 (Prop_lut2_I0_O)        0.105     9.975 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__2/O
                         net (fo=1, routed)           0.000     9.975    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__2_n_0
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.030    11.223    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.223    
                         arrival time                          -9.975    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.623ns  (logic 1.020ns (28.150%)  route 2.603ns (71.850%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.001     8.471    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.106     8.577 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_2/O
                         net (fo=7, routed)           0.384     8.962    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.268     9.230 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1/O
                         net (fo=4, routed)           0.645     9.874    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I0_O)        0.108     9.982 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__2/O
                         net (fo=1, routed)           0.000     9.982    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__2_n_0
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.069    11.262    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.284ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.619ns  (logic 1.020ns (28.181%)  route 2.599ns (71.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.001     8.471    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X60Y67         LUT4 (Prop_lut4_I3_O)        0.106     8.577 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_2/O
                         net (fo=7, routed)           0.384     8.962    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/gen_pf_ic_rc.ram_empty_i_reg
    SLICE_X61Y66         LUT6 (Prop_lut6_I3_O)        0.268     9.230 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1/O
                         net (fo=4, routed)           0.641     9.870    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_2__1_n_0
    SLICE_X63Y65         LUT3 (Prop_lut3_I1_O)        0.108     9.978 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2/O
                         net (fo=1, routed)           0.000     9.978    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__2_n_0
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.069    11.262    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  1.284    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.076ns  (logic 0.665ns (21.622%)  route 2.411ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.121     8.591    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.127     8.718 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=19, routed)          0.716     9.434    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.331    10.862    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.076ns  (logic 0.665ns (21.622%)  route 2.411ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.121     8.591    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.127     8.718 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=19, routed)          0.716     9.434    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.331    10.862    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.076ns  (logic 0.665ns (21.622%)  route 2.411ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.121     8.591    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.127     8.718 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=19, routed)          0.716     9.434    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.331    10.862    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.076ns  (logic 0.665ns (21.622%)  route 2.411ns (78.378%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 11.260 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          1.121     8.591    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.127     8.718 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=19, routed)          0.716     9.434    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    11.260    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007    11.267    
                         clock uncertainty           -0.074    11.193    
    SLICE_X63Y65         FDRE (Setup_fdre_C_CE)      -0.331    10.862    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        3.382ns  (logic 1.032ns (30.513%)  route 2.350ns (69.487%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 6.359 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     6.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.433     6.792 r  <hidden>
                         net (fo=9, routed)           0.573     7.365    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.105     7.470 r  <hidden>
                         net (fo=13, routed)          0.901     8.371    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y68         LUT6 (Prop_lut6_I3_O)        0.105     8.476 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_2__0/O
                         net (fo=2, routed)           0.503     8.979    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_2__0_n_0
    SLICE_X60Y68         LUT5 (Prop_lut5_I2_O)        0.125     9.104 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0/O
                         net (fo=3, routed)           0.373     9.477    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[9]_i_2__0_n_0
    SLICE_X60Y68         LUT4 (Prop_lut4_I0_O)        0.264     9.741 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__3/O
                         net (fo=1, routed)           0.000     9.741    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[8]_i_1__3_n_0
    SLICE_X60Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.255    11.255    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y68         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                         clock pessimism              0.007    11.262    
                         clock uncertainty           -0.074    11.188    
    SLICE_X60Y68         FDRE (Setup_fdre_C_D)        0.074    11.262    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         11.262    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  1.521    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.692%)  route 0.383ns (67.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.383     1.085    <hidden>
    SLICE_X37Y74         LUT5 (Prop_lut5_I2_O)        0.045     1.130 r  <hidden>
                         net (fo=1, routed)           0.000     1.130    <hidden>
    SLICE_X37Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.825     0.825    <hidden>
    SLICE_X37Y74         FDRE                                         r  <hidden>
                         clock pessimism             -0.234     0.591    
                         clock uncertainty            0.074     0.664    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.092     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.955%)  route 0.435ns (70.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.435     1.137    <hidden>
    SLICE_X37Y73         LUT5 (Prop_lut5_I1_O)        0.045     1.182 r  <hidden>
                         net (fo=1, routed)           0.000     1.182    <hidden>
    SLICE_X37Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.826     0.826    <hidden>
    SLICE_X37Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.234     0.592    
                         clock uncertainty            0.074     0.665    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.092     0.757    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.527%)  route 0.444ns (70.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.444     1.146    <hidden>
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.045     1.191 r  <hidden>
                         net (fo=1, routed)           0.000     1.191    <hidden>
    SLICE_X37Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.825     0.825    <hidden>
    SLICE_X37Y74         FDRE                                         r  <hidden>
                         clock pessimism             -0.234     0.591    
                         clock uncertainty            0.074     0.664    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.092     0.756    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.480%)  route 0.445ns (70.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.445     1.147    <hidden>
    SLICE_X37Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.192 r  <hidden>
                         net (fo=1, routed)           0.000     1.192    <hidden>
    SLICE_X37Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.825     0.825    <hidden>
    SLICE_X37Y74         FDRE                                         r  <hidden>
                         clock pessimism             -0.234     0.591    
                         clock uncertainty            0.074     0.664    
    SLICE_X37Y74         FDRE (Hold_fdre_C_D)         0.091     0.755    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.209ns (30.691%)  route 0.472ns (69.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.553     0.553    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  <hidden>
                         net (fo=8, routed)           0.273     0.990    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  <hidden>
                         net (fo=13, routed)          0.199     1.234    <hidden>
    SLICE_X49Y77         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.824     0.824    <hidden>
    SLICE_X49Y77         FDCE                                         r  <hidden>
                         clock pessimism             -0.234     0.590    
                         clock uncertainty            0.074     0.663    
    SLICE_X49Y77         FDCE (Hold_fdce_C_D)         0.066     0.729    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.992ns  (logic 0.257ns (25.910%)  route 0.735ns (74.090%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.553     0.553    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     0.717 f  <hidden>
                         net (fo=8, routed)           0.273     0.990    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.035 f  <hidden>
                         net (fo=13, routed)          0.462     1.497    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X60Y69         LUT3 (Prop_lut3_I0_O)        0.048     1.545 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.545    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/next_fwft_state__0[1]
    SLICE_X60Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.827     0.827    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X60Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.005     0.822    
                         clock uncertainty            0.074     0.895    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.131     1.026    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.254ns (25.685%)  route 0.735ns (74.315%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.553     0.553    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  <hidden>
                         net (fo=8, routed)           0.273     0.990    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  <hidden>
                         net (fo=13, routed)          0.462     1.497    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I0_O)        0.045     1.542 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.542    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/next_fwft_state__0[0]
    SLICE_X60Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.827     0.827    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X60Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.005     0.822    
                         clock uncertainty            0.074     0.895    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.120     1.015    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.254ns (25.581%)  route 0.739ns (74.419%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.553     0.553    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  <hidden>
                         net (fo=8, routed)           0.273     0.990    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  <hidden>
                         net (fo=13, routed)          0.466     1.501    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X60Y69         LUT4 (Prop_lut4_I2_O)        0.045     1.546 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_i_1/O
                         net (fo=1, routed)           0.000     1.546    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty_fwft_i0
    SLICE_X60Y69         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.827     0.827    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rd_clk
    SLICE_X60Y69         FDSE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
                         clock pessimism             -0.005     0.822    
                         clock uncertainty            0.074     0.895    
    SLICE_X60Y69         FDSE (Hold_fdse_C_D)         0.121     1.016    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.257ns (25.203%)  route 0.763ns (74.797%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.553     0.553    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  <hidden>
                         net (fo=8, routed)           0.273     0.990    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  <hidden>
                         net (fo=13, routed)          0.490     1.524    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.048     1.572 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.572    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[1]_i_1__3_n_0
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.829     0.829    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C
                         clock pessimism             -0.005     0.824    
                         clock uncertainty            0.074     0.897    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.131     1.028    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.254ns (24.982%)  route 0.763ns (75.018%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.553     0.553    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  <hidden>
                         net (fo=8, routed)           0.273     0.990    <hidden>
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.035 r  <hidden>
                         net (fo=13, routed)          0.490     1.524    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X60Y67         LUT4 (Prop_lut4_I0_O)        0.045     1.569 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.569    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i[0]_i_1__3_n_0
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.829     0.829    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X60Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.005     0.824    
                         clock uncertainty            0.074     0.897    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.120     1.017    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :          177  Failing Endpoints,  Worst Slack       -0.710ns,  Total Violation      -44.912ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.710ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.962ns  (logic 5.024ns (38.759%)  route 7.938ns (61.241%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 f  <hidden>
                         net (fo=98, routed)          0.850     7.961    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.066 r  <hidden>
                         net (fo=3, routed)           0.771     8.838    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     8.943 r  <hidden>
                         net (fo=2, routed)           0.466     9.408    <hidden>
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.105     9.513 r  <hidden>
                         net (fo=4, routed)           0.679    10.192    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.297 r  <hidden>
                         net (fo=4, routed)           0.599    10.897    <hidden>
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.002 r  <hidden>
                         net (fo=4, routed)           0.865    11.867    <hidden>
    SLICE_X47Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X47Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.198    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.042    11.156    <hidden>
  -------------------------------------------------------------------
                         required time                         11.156    
                         arrival time                         -11.867    
  -------------------------------------------------------------------
                         slack                                 -0.710    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.909ns  (logic 5.129ns (39.731%)  route 7.780ns (60.269%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 f  <hidden>
                         net (fo=98, routed)          1.006     8.117    <hidden>
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.105     8.222 r  <hidden>
                         net (fo=3, routed)           0.248     8.470    <hidden>
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.105     8.575 r  <hidden>
                         net (fo=2, routed)           0.679     9.254    <hidden>
    SLICE_X55Y94         LUT3 (Prop_lut3_I2_O)        0.105     9.359 r  <hidden>
                         net (fo=4, routed)           0.730    10.088    <hidden>
    SLICE_X50Y92         LUT6 (Prop_lut6_I1_O)        0.105    10.193 r  <hidden>
                         net (fo=4, routed)           0.630    10.824    <hidden>
    SLICE_X45Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.929 r  <hidden>
                         net (fo=4, routed)           0.780    11.709    <hidden>
    SLICE_X45Y93         LUT5 (Prop_lut5_I1_O)        0.105    11.814 r  <hidden>
                         net (fo=1, routed)           0.000    11.814    <hidden>
    SLICE_X45Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X45Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.202    
    SLICE_X45Y93         FDRE (Setup_fdre_C_D)        0.032    11.234    <hidden>
  -------------------------------------------------------------------
                         required time                         11.234    
                         arrival time                         -11.814    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.567ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.814ns  (logic 5.024ns (39.208%)  route 7.790ns (60.792%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 r  <hidden>
                         net (fo=98, routed)          0.965     8.076    <hidden>
    SLICE_X54Y90         LUT5 (Prop_lut5_I3_O)        0.105     8.181 r  <hidden>
                         net (fo=2, routed)           0.490     8.670    <hidden>
    SLICE_X51Y90         LUT2 (Prop_lut2_I1_O)        0.105     8.775 r  <hidden>
                         net (fo=2, routed)           0.530     9.305    <hidden>
    SLICE_X51Y92         LUT3 (Prop_lut3_I2_O)        0.105     9.410 r  <hidden>
                         net (fo=4, routed)           0.505     9.915    <hidden>
    SLICE_X49Y95         LUT6 (Prop_lut6_I1_O)        0.105    10.020 r  <hidden>
                         net (fo=4, routed)           0.623    10.643    <hidden>
    SLICE_X48Y95         LUT6 (Prop_lut6_I3_O)        0.105    10.748 r  <hidden>
                         net (fo=4, routed)           0.970    11.718    <hidden>
    SLICE_X48Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X48Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.198    
    SLICE_X48Y94         FDRE (Setup_fdre_C_D)       -0.047    11.151    <hidden>
  -------------------------------------------------------------------
                         required time                         11.151    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                 -0.567    

Slack (VIOLATED) :        -0.539ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.818ns  (logic 5.024ns (39.195%)  route 7.794ns (60.805%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 f  <hidden>
                         net (fo=98, routed)          0.850     7.961    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.066 r  <hidden>
                         net (fo=3, routed)           0.771     8.838    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     8.943 r  <hidden>
                         net (fo=2, routed)           0.466     9.408    <hidden>
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.105     9.513 r  <hidden>
                         net (fo=4, routed)           0.679    10.192    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.297 r  <hidden>
                         net (fo=4, routed)           0.528    10.826    <hidden>
    SLICE_X49Y91         LUT6 (Prop_lut6_I1_O)        0.105    10.931 r  <hidden>
                         net (fo=4, routed)           0.792    11.722    <hidden>
    SLICE_X46Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X46Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.198    
    SLICE_X46Y92         FDRE (Setup_fdre_C_D)       -0.015    11.183    <hidden>
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                 -0.539    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 5.024ns (39.303%)  route 7.759ns (60.697%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 11.271 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.378     7.111 f  <hidden>
                         net (fo=96, routed)          0.791     7.902    <hidden>
    SLICE_X56Y97         LUT4 (Prop_lut4_I0_O)        0.105     8.007 r  <hidden>
                         net (fo=1, routed)           0.464     8.472    <hidden>
    SLICE_X53Y97         LUT3 (Prop_lut3_I0_O)        0.105     8.577 r  <hidden>
                         net (fo=3, routed)           0.866     9.443    <hidden>
    SLICE_X43Y95         LUT6 (Prop_lut6_I5_O)        0.105     9.548 r  <hidden>
                         net (fo=2, routed)           0.611    10.159    <hidden>
    SLICE_X43Y95         LUT3 (Prop_lut3_I0_O)        0.105    10.264 r  <hidden>
                         net (fo=4, routed)           0.618    10.883    <hidden>
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.105    10.988 r  <hidden>
                         net (fo=3, routed)           0.699    11.687    <hidden>
    SLICE_X41Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.271    11.271    <hidden>
    SLICE_X41Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.278    
                         clock uncertainty           -0.074    11.203    
    SLICE_X41Y92         FDRE (Setup_fdre_C_D)       -0.044    11.159    <hidden>
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                         -11.687    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.813ns  (logic 5.024ns (39.209%)  route 7.789ns (60.791%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 f  <hidden>
                         net (fo=98, routed)          0.850     7.961    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.066 r  <hidden>
                         net (fo=3, routed)           0.771     8.838    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     8.943 r  <hidden>
                         net (fo=2, routed)           0.508     9.451    <hidden>
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.105     9.556 r  <hidden>
                         net (fo=4, routed)           0.517    10.072    <hidden>
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.105    10.177 r  <hidden>
                         net (fo=4, routed)           0.704    10.882    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.105    10.987 r  <hidden>
                         net (fo=4, routed)           0.731    11.718    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.202    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)       -0.012    11.190    <hidden>
  -------------------------------------------------------------------
                         required time                         11.190    
                         arrival time                         -11.718    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.522ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.803ns  (logic 5.024ns (39.241%)  route 7.779ns (60.759%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.378     7.111 f  <hidden>
                         net (fo=96, routed)          1.026     8.136    <hidden>
    SLICE_X50Y97         LUT4 (Prop_lut4_I0_O)        0.105     8.241 r  <hidden>
                         net (fo=2, routed)           0.467     8.709    <hidden>
    SLICE_X51Y97         LUT3 (Prop_lut3_I2_O)        0.105     8.814 r  <hidden>
                         net (fo=2, routed)           0.727     9.541    <hidden>
    SLICE_X45Y96         LUT4 (Prop_lut4_I0_O)        0.105     9.646 r  <hidden>
                         net (fo=2, routed)           0.370    10.016    <hidden>
    SLICE_X44Y95         LUT3 (Prop_lut3_I2_O)        0.105    10.121 r  <hidden>
                         net (fo=4, routed)           0.693    10.814    <hidden>
    SLICE_X42Y95         LUT6 (Prop_lut6_I5_O)        0.105    10.919 r  <hidden>
                         net (fo=3, routed)           0.789    11.708    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.202    
    SLICE_X42Y93         FDRE (Setup_fdre_C_D)       -0.017    11.185    <hidden>
  -------------------------------------------------------------------
                         required time                         11.185    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.521ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.744ns  (logic 5.024ns (39.423%)  route 7.720ns (60.577%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 11.270 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 f  <hidden>
                         net (fo=98, routed)          0.850     7.961    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.066 r  <hidden>
                         net (fo=3, routed)           0.771     8.838    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     8.943 r  <hidden>
                         net (fo=2, routed)           0.508     9.451    <hidden>
    SLICE_X50Y92         LUT3 (Prop_lut3_I2_O)        0.105     9.556 r  <hidden>
                         net (fo=4, routed)           0.517    10.072    <hidden>
    SLICE_X45Y94         LUT6 (Prop_lut6_I3_O)        0.105    10.177 r  <hidden>
                         net (fo=4, routed)           0.651    10.829    <hidden>
    SLICE_X42Y93         LUT6 (Prop_lut6_I3_O)        0.105    10.934 r  <hidden>
                         net (fo=4, routed)           0.715    11.648    <hidden>
    SLICE_X44Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.270    11.270    <hidden>
    SLICE_X44Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.277    
                         clock uncertainty           -0.074    11.202    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)       -0.075    11.127    <hidden>
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                 -0.521    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.827ns  (logic 5.129ns (39.985%)  route 7.698ns (60.015%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 11.269 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      3.378     7.111 f  <hidden>
                         net (fo=97, routed)          0.758     7.869    <hidden>
    SLICE_X56Y96         LUT3 (Prop_lut3_I0_O)        0.105     7.974 r  <hidden>
                         net (fo=2, routed)           0.477     8.451    <hidden>
    SLICE_X53Y96         LUT6 (Prop_lut6_I5_O)        0.105     8.556 r  <hidden>
                         net (fo=2, routed)           0.679     9.235    <hidden>
    SLICE_X46Y96         LUT3 (Prop_lut3_I2_O)        0.105     9.340 r  <hidden>
                         net (fo=4, routed)           0.684    10.025    <hidden>
    SLICE_X46Y93         LUT6 (Prop_lut6_I0_O)        0.105    10.130 r  <hidden>
                         net (fo=4, routed)           0.714    10.844    <hidden>
    SLICE_X45Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.949 r  <hidden>
                         net (fo=4, routed)           0.678    11.627    <hidden>
    SLICE_X44Y91         LUT5 (Prop_lut5_I1_O)        0.105    11.732 r  <hidden>
                         net (fo=1, routed)           0.000    11.732    <hidden>
    SLICE_X44Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.269    11.269    <hidden>
    SLICE_X44Y91         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.276    
                         clock uncertainty           -0.074    11.201    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)        0.030    11.231    <hidden>
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.735ns  (logic 5.024ns (39.450%)  route 7.711ns (60.550%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        2.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.096ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370    -1.096    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X52Y91         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.379    -0.717 f  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          2.514     1.798    <hidden>
    SLICE_X53Y91         LUT5 (Prop_lut5_I3_O)        0.105     1.903 r  <hidden>
                         net (fo=38, routed)          0.531     2.434    <hidden>
    SLICE_X55Y91         LUT5 (Prop_lut5_I3_O)        0.105     2.539 r  <hidden>
                         net (fo=1, routed)           0.000     2.539    <hidden>
    SLICE_X55Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     2.871 r  <hidden>
                         net (fo=1, routed)           0.000     2.871    <hidden>
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.071 r  <hidden>
                         net (fo=2, routed)           0.662     3.733    <hidden>
    DSP48_X1Y39          DSP48E1 (Prop_dsp48e1_A[9]_P[7])
                                                      3.378     7.111 f  <hidden>
                         net (fo=98, routed)          0.850     7.961    <hidden>
    SLICE_X52Y92         LUT3 (Prop_lut3_I1_O)        0.105     8.066 r  <hidden>
                         net (fo=3, routed)           0.771     8.838    <hidden>
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.105     8.943 r  <hidden>
                         net (fo=2, routed)           0.466     9.408    <hidden>
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.105     9.513 r  <hidden>
                         net (fo=4, routed)           0.679    10.192    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I3_O)        0.105    10.297 r  <hidden>
                         net (fo=4, routed)           0.599    10.897    <hidden>
    SLICE_X49Y93         LUT6 (Prop_lut6_I5_O)        0.105    11.002 r  <hidden>
                         net (fo=4, routed)           0.638    11.640    <hidden>
    SLICE_X48Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    11.266    <hidden>
    SLICE_X48Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.074    11.198    
    SLICE_X48Y93         FDRE (Setup_fdre_C_D)       -0.059    11.139    <hidden>
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                 -0.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.263ns  (logic 0.399ns (12.230%)  route 2.864ns (87.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    -1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.253    -1.521    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X39Y101        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.304    -1.217 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=41, routed)          2.864     1.646    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X31Y94         LUT2 (Prop_lut2_I0_O)        0.095     1.741 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[149]_INST_0/O
                         net (fo=1, routed)           0.000     1.741    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.386     1.386    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.386    
                         clock uncertainty            0.074     1.460    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.237     1.697    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.388ns (11.933%)  route 2.864ns (88.067%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.386ns
    Source Clock Delay      (SCD):    -1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.253    -1.521    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X39Y101        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.304    -1.217 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]/Q
                         net (fo=41, routed)          2.864     1.646    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0
    SLICE_X31Y94         LUT2 (Prop_lut2_I0_O)        0.084     1.730 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[148]_INST_0/O
                         net (fo=1, routed)           0.000     1.730    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.386     1.386    <hidden>
    SLICE_X31Y94         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.386    
                         clock uncertainty            0.074     1.460    
    SLICE_X31Y94         FDRE (Hold_fdre_C_D)         0.220     1.680    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.317ns  (logic 0.759ns (22.883%)  route 2.558ns (77.117%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    -1.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.242    -1.532    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X54Y101        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.319    -1.213 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[32]/Q
                         net (fo=1, routed)           1.437     0.223    <hidden>
    SLICE_X54Y94         LUT3 (Prop_lut3_I2_O)        0.188     0.411 r  <hidden>
                         net (fo=4, routed)           0.359     0.770    <hidden>
    SLICE_X52Y94         LUT5 (Prop_lut5_I2_O)        0.084     0.854 r  <hidden>
                         net (fo=4, routed)           0.447     1.301    <hidden>
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.084     1.385 r  <hidden>
                         net (fo=4, routed)           0.315     1.700    <hidden>
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.084     1.784 r  <hidden>
                         net (fo=4, routed)           0.000     1.784    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.381     1.381    <hidden>
    SLICE_X42Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000     1.381    
                         clock uncertainty            0.074     1.455    
    SLICE_X42Y93         FDRE (Hold_fdre_C_D)         0.275     1.730    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.640ns (19.816%)  route 2.590ns (80.184%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.264    -1.511    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X51Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.304    -1.207 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[23]/Q
                         net (fo=3, routed)           1.474     0.268    <hidden>
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.084     0.352 r  <hidden>
                         net (fo=2, routed)           0.403     0.755    <hidden>
    SLICE_X47Y96         LUT4 (Prop_lut4_I3_O)        0.084     0.839 r  <hidden>
                         net (fo=4, routed)           0.410     1.249    <hidden>
    SLICE_X43Y96         LUT6 (Prop_lut6_I4_O)        0.084     1.333 r  <hidden>
                         net (fo=4, routed)           0.302     1.635    <hidden>
    SLICE_X42Y96         LUT6 (Prop_lut6_I1_O)        0.084     1.719 r  <hidden>
                         net (fo=3, routed)           0.000     1.719    <hidden>
    SLICE_X42Y96         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.382     1.382    <hidden>
    SLICE_X42Y96         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.315    
                         clock uncertainty            0.074     1.389    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.275     1.664    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.640ns (19.678%)  route 2.612ns (80.322%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        2.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    -1.515    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X52Y94         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.304    -1.211 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[25]/Q
                         net (fo=3, routed)           1.277     0.067    <hidden>
    SLICE_X52Y97         LUT4 (Prop_lut4_I3_O)        0.084     0.151 r  <hidden>
                         net (fo=1, routed)           0.422     0.572    <hidden>
    SLICE_X48Y96         LUT6 (Prop_lut6_I4_O)        0.084     0.656 r  <hidden>
                         net (fo=1, routed)           0.334     0.990    <hidden>
    SLICE_X45Y96         LUT3 (Prop_lut3_I0_O)        0.084     1.074 r  <hidden>
                         net (fo=4, routed)           0.579     1.654    <hidden>
    SLICE_X40Y93         LUT6 (Prop_lut6_I3_O)        0.084     1.738 r  <hidden>
                         net (fo=3, routed)           0.000     1.738    <hidden>
    SLICE_X40Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.382     1.382    <hidden>
    SLICE_X40Y93         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.375    
                         clock uncertainty            0.074     1.449    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.222     1.671    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.309ns  (logic 0.640ns (19.344%)  route 2.669ns (80.656%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.378ns
    Source Clock Delay      (SCD):    -1.515ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.260    -1.515    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X55Y96         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.304    -1.211 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[19]/Q
                         net (fo=1, routed)           1.397     0.186    <hidden>
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.084     0.270 r  <hidden>
                         net (fo=2, routed)           0.496     0.766    <hidden>
    SLICE_X50Y94         LUT4 (Prop_lut4_I1_O)        0.084     0.850 r  <hidden>
                         net (fo=4, routed)           0.363     1.213    <hidden>
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.084     1.297 r  <hidden>
                         net (fo=4, routed)           0.412     1.710    <hidden>
    SLICE_X46Y91         LUT6 (Prop_lut6_I5_O)        0.084     1.794 r  <hidden>
                         net (fo=4, routed)           0.000     1.794    <hidden>
    SLICE_X46Y91         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.378     1.378    <hidden>
    SLICE_X46Y91         FDRE                                         r  <hidden>
                         clock pessimism             -0.007     1.371    
                         clock uncertainty            0.074     1.445    
    SLICE_X46Y91         FDRE (Hold_fdre_C_D)         0.273     1.718    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.640ns (19.999%)  route 2.560ns (80.001%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X48Y97         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.304    -1.205 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[18]/Q
                         net (fo=3, routed)           1.338     0.133    <hidden>
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.084     0.217 r  <hidden>
                         net (fo=2, routed)           0.541     0.758    <hidden>
    SLICE_X47Y97         LUT4 (Prop_lut4_I3_O)        0.084     0.842 r  <hidden>
                         net (fo=4, routed)           0.360     1.202    <hidden>
    SLICE_X44Y92         LUT6 (Prop_lut6_I0_O)        0.084     1.286 r  <hidden>
                         net (fo=4, routed)           0.321     1.607    <hidden>
    SLICE_X40Y92         LUT6 (Prop_lut6_I3_O)        0.084     1.691 r  <hidden>
                         net (fo=3, routed)           0.000     1.691    <hidden>
    SLICE_X40Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.382     1.382    <hidden>
    SLICE_X40Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.315    
                         clock uncertainty            0.074     1.389    
    SLICE_X40Y92         FDRE (Hold_fdre_C_D)         0.222     1.611    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 0.851ns (26.706%)  route 2.336ns (73.294%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        2.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.366ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.267    -1.508    <hidden>
    SLICE_X39Y63         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y63         FDCE (Prop_fdce_C_Q)         0.304    -1.204 f  <hidden>
                         net (fo=137, routed)         0.885    -0.319    <hidden>
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.099    -0.220 f  <hidden>
                         net (fo=5, routed)           0.912     0.692    design_1_i/axis_interconnect_0/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/m_axis_tready[0]
    SLICE_X37Y69         LUT4 (Prop_lut4_I1_O)        0.233     0.925 f  design_1_i/axis_interconnect_0/xbar/inst/gen_transfer_mux[0].axisc_transfer_mux_0/gen_tdest_router.axisc_arb_responder/s_axis_tready[3]_INST_0/O
                         net (fo=1, routed)           0.538     1.464    <hidden>
    SLICE_X37Y73         LUT5 (Prop_lut5_I0_O)        0.215     1.679 r  <hidden>
                         net (fo=1, routed)           0.000     1.679    <hidden>
    SLICE_X37Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.366     1.366    <hidden>
    SLICE_X37Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.299    
                         clock uncertainty            0.074     1.373    
    SLICE_X37Y73         FDRE (Hold_fdre_C_D)         0.222     1.595    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.403ns (12.562%)  route 2.805ns (87.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.377ns
    Source Clock Delay      (SCD):    -1.503ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.272    -1.503    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.304    -1.199 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/Q
                         net (fo=7, routed)           2.805     1.606    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wdata[1]
    SLICE_X37Y85         LUT2 (Prop_lut2_I1_O)        0.099     1.705 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wdata[129]_INST_0/O
                         net (fo=1, routed)           0.000     1.705    <hidden>
    SLICE_X37Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.377     1.377    <hidden>
    SLICE_X37Y85         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.310    
                         clock uncertainty            0.074     1.384    
    SLICE_X37Y85         FDRE (Hold_fdre_C_D)         0.237     1.621    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 0.640ns (19.945%)  route 2.569ns (80.055%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.382ns
    Source Clock Delay      (SCD):    -1.511ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.264    -1.511    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X51Y96         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.304    -1.207 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_bb_to_axi/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[1]/Q
                         net (fo=3, routed)           1.387     0.180    <hidden>
    SLICE_X50Y97         LUT4 (Prop_lut4_I3_O)        0.084     0.264 r  <hidden>
                         net (fo=2, routed)           0.413     0.677    <hidden>
    SLICE_X49Y96         LUT4 (Prop_lut4_I0_O)        0.084     0.761 r  <hidden>
                         net (fo=4, routed)           0.459     1.221    <hidden>
    SLICE_X40Y94         LUT6 (Prop_lut6_I0_O)        0.084     1.305 r  <hidden>
                         net (fo=4, routed)           0.309     1.614    <hidden>
    SLICE_X41Y92         LUT6 (Prop_lut6_I3_O)        0.084     1.698 r  <hidden>
                         net (fo=3, routed)           0.000     1.698    <hidden>
    SLICE_X41Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.382     1.382    <hidden>
    SLICE_X41Y92         FDRE                                         r  <hidden>
                         clock pessimism             -0.067     1.315    
                         clock uncertainty            0.074     1.389    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.222     1.611    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.253ns  (logic 0.379ns (6.062%)  route 5.874ns (93.938%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.447    -1.019    <hidden>
    SLICE_X75Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.640 r  <hidden>
                         net (fo=1, routed)           5.874     5.234    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 0.379ns (6.135%)  route 5.799ns (93.865%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.443    -1.023    <hidden>
    SLICE_X73Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.379    -0.644 r  <hidden>
                         net (fo=1, routed)           5.799     5.155    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[7]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[7])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 0.379ns (6.147%)  route 5.787ns (93.853%))
  Logic Levels:           0  
  Clock Path Skew:        2.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.020ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.446    -1.020    <hidden>
    SLICE_X72Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y61         FDRE (Prop_fdre_C_Q)         0.379    -0.641 r  <hidden>
                         net (fo=1, routed)           5.787     5.146    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[4]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[4])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.146    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 0.379ns (6.232%)  route 5.702ns (93.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.443    -1.023    <hidden>
    SLICE_X73Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y64         FDRE (Prop_fdre_C_Q)         0.379    -0.644 r  <hidden>
                         net (fo=1, routed)           5.702     5.059    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.433ns (7.175%)  route 5.602ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.447    -1.019    <hidden>
    SLICE_X74Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.586 r  <hidden>
                         net (fo=1, routed)           5.602     5.016    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[22]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.016    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 0.379ns (6.293%)  route 5.644ns (93.707%))
  Logic Levels:           0  
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.445    -1.021    <hidden>
    SLICE_X72Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.642 r  <hidden>
                         net (fo=1, routed)           5.644     5.002    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[14])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -5.002    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.379ns (6.351%)  route 5.589ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.447    -1.019    <hidden>
    SLICE_X75Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.640 r  <hidden>
                         net (fo=1, routed)           5.589     4.949    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.964ns  (logic 0.379ns (6.355%)  route 5.585ns (93.645%))
  Logic Levels:           0  
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.021ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.445    -1.021    <hidden>
    SLICE_X72Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         FDRE (Prop_fdre_C_Q)         0.379    -0.642 r  <hidden>
                         net (fo=1, routed)           5.585     4.943    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[10])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -4.943    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.960ns  (logic 0.433ns (7.265%)  route 5.527ns (92.735%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.447    -1.019    <hidden>
    SLICE_X74Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.586 r  <hidden>
                         net (fo=1, routed)           5.527     4.942    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 0.433ns (7.273%)  route 5.521ns (92.727%))
  Logic Levels:           0  
  Clock Path Skew:        2.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 6.290 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.447    -1.019    <hidden>
    SLICE_X74Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.586 r  <hidden>
                         net (fo=1, routed)           5.521     4.935    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.290     6.290    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X1Y30         RAMB18E1                                     r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.067     6.357    
                         clock uncertainty           -0.074     6.283    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[6])
                                                     -0.641     5.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.642    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 0.431ns (13.080%)  route 2.864ns (86.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.864     1.702    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X57Y69         LUT5 (Prop_lut5_I0_O)        0.084     1.786 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1/O
                         net (fo=1, routed)           0.000     1.786    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.361     1.361    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                         clock pessimism             -0.007     1.354    
                         clock uncertainty            0.074     1.428    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.223     1.651    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.431ns (13.006%)  route 2.883ns (86.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.883     1.721    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.084     1.805 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.360     1.360    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism             -0.007     1.353    
                         clock uncertainty            0.074     1.427    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.220     1.647    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.431ns (12.982%)  route 2.889ns (87.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          2.889     1.727    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X52Y69         LUT5 (Prop_lut5_I3_O)        0.084     1.811 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.811    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.360     1.360    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X52Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]/C
                         clock pessimism             -0.007     1.353    
                         clock uncertainty            0.074     1.427    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.222     1.649    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.616ns (17.849%)  route 2.835ns (82.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.262    -1.513    <hidden>
    SLICE_X65Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.304    -1.209 r  <hidden>
                         net (fo=2, routed)           2.090     0.881    <hidden>
    SLICE_X50Y72         LUT4 (Prop_lut4_I1_O)        0.100     0.981 r  <hidden>
                         net (fo=1, routed)           0.746     1.726    <hidden>
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.212     1.938 r  <hidden>
                         net (fo=1, routed)           0.000     1.938    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.352    
                         clock uncertainty            0.074     1.426    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.273     1.699    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.472ns (13.353%)  route 3.063ns (86.647%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.262    -1.513    <hidden>
    SLICE_X65Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.304    -1.209 r  <hidden>
                         net (fo=2, routed)           2.090     0.881    <hidden>
    SLICE_X50Y72         LUT2 (Prop_lut2_I0_O)        0.084     0.965 r  <hidden>
                         net (fo=2, routed)           0.973     1.938    <hidden>
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.084     2.022 r  <hidden>
                         net (fo=1, routed)           0.000     2.022    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.352    
                         clock uncertainty            0.074     1.426    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.271     1.697    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 0.472ns (12.712%)  route 3.241ns (87.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.513ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.262    -1.513    <hidden>
    SLICE_X65Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.304    -1.209 r  <hidden>
                         net (fo=2, routed)           2.090     0.881    <hidden>
    SLICE_X50Y72         LUT2 (Prop_lut2_I0_O)        0.084     0.965 r  <hidden>
                         net (fo=2, routed)           1.151     2.116    <hidden>
    SLICE_X50Y73         LUT6 (Prop_lut6_I1_O)        0.084     2.200 r  <hidden>
                         net (fo=1, routed)           0.000     2.200    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.007     1.352    
                         clock uncertainty            0.074     1.426    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.275     1.701    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.431ns (11.441%)  route 3.336ns (88.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.336     2.174    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X57Y69         LUT5 (Prop_lut5_I3_O)        0.084     2.258 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.258    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.361     1.361    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism             -0.007     1.354    
                         clock uncertainty            0.074     1.428    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.222     1.650    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.472ns (12.522%)  route 3.297ns (87.478%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.261    -1.514    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.304    -1.210 r  <hidden>
                         net (fo=2, routed)           2.217     1.007    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I1_O)        0.084     1.091 r  <hidden>
                         net (fo=3, routed)           1.081     2.172    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/wr_en
    SLICE_X56Y66         LUT5 (Prop_lut5_I1_O)        0.084     2.256 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rst_d1_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     2.256    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/ram_full_i0
    SLICE_X56Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.364     1.364    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X56Y66         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.067     1.297    
                         clock uncertainty            0.074     1.371    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.271     1.642    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.209ns (9.492%)  route 1.993ns (90.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.566    -0.460    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.296 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          1.993     1.696    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X57Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.741 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.741    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.825     0.825    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X57Y69         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism             -0.005     0.820    
                         clock uncertainty            0.074     0.894    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.091     0.985    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.556ns (13.915%)  route 3.440ns (86.085%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    -1.514ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.261    -1.514    <hidden>
    SLICE_X64Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.304    -1.210 r  <hidden>
                         net (fo=2, routed)           2.217     1.007    <hidden>
    SLICE_X50Y72         LUT3 (Prop_lut3_I1_O)        0.084     1.091 r  <hidden>
                         net (fo=3, routed)           0.664     1.755    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_en
    SLICE_X59Y67         LUT6 (Prop_lut6_I1_O)        0.084     1.839 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_2/O
                         net (fo=2, routed)           0.559     2.398    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_2_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I2_O)        0.084     2.482 r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.482    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i[5]_i_1_n_0
    SLICE_X62Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     1.370    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y67         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.067     1.303    
                         clock uncertainty            0.074     1.377    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.275     1.652    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.830    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn

Setup :            4  Failing Endpoints,  Worst Slack       -3.948ns,  Total Violation      -15.704ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.948ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.698ns  (logic 0.433ns (62.033%)  route 0.265ns (37.967%))
  Logic Levels:           0  
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 5.956 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X30Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.433     9.462 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.265     9.727    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.956     5.956    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.956    
                         clock uncertainty           -0.172     5.784    
    SLICE_X30Y7          FDCE (Setup_fdce_C_D)       -0.004     5.780    <hidden>
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                 -3.948    

Slack (VIOLATED) :        -3.928ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.654ns  (logic 0.379ns (57.923%)  route 0.275ns (42.077%))
  Logic Levels:           0  
  Clock Path Skew:        -3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.949ns = ( 5.949 - 5.000 ) 
    Source Clock Delay      (SCD):    4.227ns = ( 9.027 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.528     9.027    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X35Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.379     9.406 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.275     9.682    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.949     5.949    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.949    
                         clock uncertainty           -0.172     5.777    
    SLICE_X35Y6          FDCE (Setup_fdce_C_D)       -0.024     5.753    <hidden>
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 -3.928    

Slack (VIOLATED) :        -3.915ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.643ns  (logic 0.379ns (58.953%)  route 0.264ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 5.956 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379     9.408 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.264     9.672    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.956     5.956    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.956    
                         clock uncertainty           -0.172     5.784    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)       -0.027     5.757    <hidden>
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -3.915    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.643ns  (logic 0.379ns (58.953%)  route 0.264ns (41.047%))
  Logic Levels:           0  
  Clock Path Skew:        -3.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.956ns = ( 5.956 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.530     9.029    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.379     9.408 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.264     9.672    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X42Y28         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.956     5.956    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.956    
                         clock uncertainty           -0.172     5.784    
    SLICE_X31Y7          FDCE (Setup_fdce_C_D)       -0.024     5.760    <hidden>
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.119     1.968    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.671     0.671    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.671    
                         clock uncertainty            0.172     0.843    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.078     0.921    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.255%)  route 0.119ns (45.745%))
  Logic Levels:           0  
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y8          FDRE (Prop_fdre_C_Q)         0.141     1.850 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.119     1.968    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.671     0.671    <hidden>
    SLICE_X31Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.671    
                         clock uncertainty            0.172     0.843    
    SLICE_X31Y7          FDCE (Hold_fdce_C_D)         0.076     0.919    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        -1.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.636     1.708    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X35Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     1.849 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.125     1.974    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.662     0.662    <hidden>
    SLICE_X35Y6          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.662    
                         clock uncertainty            0.172     0.835    
    SLICE_X35Y6          FDCE (Hold_fdce_C_D)         0.078     0.913    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.089ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.743%)  route 0.120ns (42.257%))
  Logic Levels:           0  
  Clock Path Skew:        -1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.671ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.637     1.709    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X30Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     1.873 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.120     1.993    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.671     0.671    <hidden>
    SLICE_X30Y7          FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.671    
                         clock uncertainty            0.172     0.843    
    SLICE_X30Y7          FDCE (Hold_fdce_C_D)         0.060     0.903    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  1.089    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn

Setup :            4  Failing Endpoints,  Worst Slack       -3.732ns,  Total Violation      -14.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.772ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.732ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.675ns  (logic 0.379ns (56.163%)  route 0.296ns (43.837%))
  Logic Levels:           0  
  Clock Path Skew:        -3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 6.121 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns = ( 9.004 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.505     9.004    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.379     9.383 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.296     9.679    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.121     6.121    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.000     6.121    
                         clock uncertainty           -0.172     5.949    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)       -0.002     5.947    <hidden>
  -------------------------------------------------------------------
                         required time                          5.947    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                 -3.732    

Slack (VIOLATED) :        -3.727ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.668ns  (logic 0.379ns (56.751%)  route 0.289ns (43.249%))
  Logic Levels:           0  
  Clock Path Skew:        -3.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 6.121 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns = ( 9.004 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.505     9.004    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.379     9.383 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.289     9.672    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.121     6.121    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.000     6.121    
                         clock uncertainty           -0.172     5.949    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)       -0.004     5.945    <hidden>
  -------------------------------------------------------------------
                         required time                          5.945    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 -3.727    

Slack (VIOLATED) :        -3.514ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.676ns  (logic 0.379ns (56.044%)  route 0.297ns (43.956%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 6.366 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns = ( 9.004 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.505     9.004    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.379     9.383 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.297     9.681    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.366     6.366    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism              0.000     6.366    
                         clock uncertainty           -0.172     6.194    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)       -0.027     6.167    <hidden>
  -------------------------------------------------------------------
                         required time                          6.167    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 -3.514    

Slack (VIOLATED) :        -3.507ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.664ns  (logic 0.379ns (57.050%)  route 0.285ns (42.950%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 6.366 - 5.000 ) 
    Source Clock Delay      (SCD):    4.204ns = ( 9.004 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.505     9.004    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.379     9.383 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.285     9.669    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X49Y45         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          1.366     6.366    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism              0.000     6.366    
                         clock uncertainty           -0.172     6.194    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)       -0.032     6.162    <hidden>
  -------------------------------------------------------------------
                         required time                          6.162    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 -3.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.174%)  route 0.129ns (47.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.621     1.693    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.129     1.963    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.942     0.942    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.942    
                         clock uncertainty            0.172     1.114    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.076     1.190    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.159%)  route 0.129ns (47.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.621     1.693    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.129     1.963    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.942     0.942    <hidden>
    SLICE_X65Y26         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.942    
                         clock uncertainty            0.172     1.114    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.075     1.189    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.988%)  route 0.147ns (51.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.621     1.693    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.147     1.980    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.782     0.782    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.172     0.954    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.064     1.018    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.504%)  route 0.144ns (50.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.621     1.693    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.834 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.144     1.977    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.782     0.782    <hidden>
    SLICE_X62Y24         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.172     0.954    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.060     1.014    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.963    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn

Setup :            4  Failing Endpoints,  Worst Slack       -4.110ns,  Total Violation      -16.240ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.110ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.844ns  (logic 0.379ns (44.905%)  route 0.465ns (55.095%))
  Logic Levels:           0  
  Clock Path Skew:        -3.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 5.791 - 5.000 ) 
    Source Clock Delay      (SCD):    4.060ns = ( 8.860 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.361     8.860    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X65Y74         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.379     9.239 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.465     9.704    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.791     5.791    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.791    
                         clock uncertainty           -0.172     5.619    
    SLICE_X71Y77         FDPE (Setup_fdpe_C_D)       -0.024     5.595    <hidden>
  -------------------------------------------------------------------
                         required time                          5.595    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                 -4.110    

Slack (VIOLATED) :        -4.051ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.656ns  (logic 0.379ns (57.739%)  route 0.277ns (42.261%))
  Logic Levels:           0  
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 5.672 - 5.000 ) 
    Source Clock Delay      (SCD):    4.062ns = ( 8.862 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     8.862    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     9.241 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.277     9.519    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.672     5.672    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.672    
                         clock uncertainty           -0.172     5.500    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_D)       -0.032     5.468    <hidden>
  -------------------------------------------------------------------
                         required time                          5.468    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 -4.051    

Slack (VIOLATED) :        -4.046ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.656ns  (logic 0.379ns (57.739%)  route 0.277ns (42.261%))
  Logic Levels:           0  
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 5.672 - 5.000 ) 
    Source Clock Delay      (SCD):    4.062ns = ( 8.862 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     8.862    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     9.241 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.277     9.519    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.672     5.672    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.672    
                         clock uncertainty           -0.172     5.500    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_D)       -0.027     5.473    <hidden>
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                 -4.046    

Slack (VIOLATED) :        -4.034ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.647ns  (logic 0.379ns (58.569%)  route 0.268ns (41.431%))
  Logic Levels:           0  
  Clock Path Skew:        -3.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 5.672 - 5.000 ) 
    Source Clock Delay      (SCD):    4.062ns = ( 8.862 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.363     8.862    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.379     9.241 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.268     9.509    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X61Y74         LUT6                         0.000     5.000 r  <hidden>
                         net (fo=10, routed)          0.672     5.672    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     5.672    
                         clock uncertainty           -0.172     5.500    
    SLICE_X71Y72         FDPE (Setup_fdpe_C_D)       -0.024     5.476    <hidden>
  -------------------------------------------------------------------
                         required time                          5.476    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 -4.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.143ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.929%)  route 0.111ns (44.071%))
  Logic Levels:           0  
  Clock Path Skew:        -1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.556     1.627    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/Q
                         net (fo=2, routed)           0.111     1.879    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.486     0.486    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.486    
                         clock uncertainty            0.172     0.658    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_D)         0.078     0.736    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.310%)  route 0.109ns (43.690%))
  Logic Levels:           0  
  Clock Path Skew:        -1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.556     1.627    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.109     1.877    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.486     0.486    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.486    
                         clock uncertainty            0.172     0.658    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_D)         0.075     0.733    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.086%)  route 0.110ns (43.914%))
  Logic Levels:           0  
  Clock Path Skew:        -1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.486ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.556     1.627    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X69Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDRE (Prop_fdre_C_Q)         0.141     1.768 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/Q
                         net (fo=2, routed)           0.110     1.878    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.486     0.486    <hidden>
    SLICE_X71Y72         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.486    
                         clock uncertainty            0.172     0.658    
    SLICE_X71Y72         FDPE (Hold_fdpe_C_D)         0.076     0.734    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.496%)  route 0.216ns (60.504%))
  Logic Levels:           0  
  Clock Path Skew:        -1.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.555     1.626    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X65Y74         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.767 r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/Q
                         net (fo=2, routed)           0.216     1.983    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.577     0.577    <hidden>
    SLICE_X71Y77         FDPE                                         r  <hidden>
                         clock pessimism              0.000     0.577    
                         clock uncertainty            0.172     0.749    
    SLICE_X71Y77         FDPE (Hold_fdpe_C_D)         0.078     0.827    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  1.156    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  ftdi_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.649ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[4]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 3.841ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_4/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.355     4.094 r  FT245_data_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.094    FT245_data_io[4]
    P16                                                               r  FT245_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[5]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 3.838ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.466     0.249    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDPE (Prop_fdpe_C_Q)         0.486     0.735 f  <hidden>
                         net (fo=1, routed)           0.001     0.736    FT245_data_iobuf_5/T
    R15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.352     4.088 r  FT245_data_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    FT245_data_io[5]
    R15                                                               r  FT245_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[6]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 3.838ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.466     0.249    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDPE (Prop_fdpe_C_Q)         0.486     0.735 f  <hidden>
                         net (fo=1, routed)           0.001     0.736    FT245_data_iobuf_6/T
    R16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.352     4.088 r  FT245_data_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.088    FT245_data_io[6]
    R16                                                               r  FT245_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[3]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 3.831ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_3/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.345     4.084 r  FT245_data_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.084    FT245_data_io[3]
    P15                                                               r  FT245_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.084    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[2]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 3.827ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341     4.080 r  FT245_data_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.080    FT245_data_io[2]
    N16                                                               r  FT245_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[0]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 3.827ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.469     0.252    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDPE (Prop_fdpe_C_Q)         0.486     0.738 f  <hidden>
                         net (fo=1, routed)           0.001     0.739    FT245_data_iobuf_0/T
    M16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.341     4.079 r  FT245_data_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     4.079    FT245_data_io[0]
    M16                                                               r  FT245_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.079    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[7]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 3.826ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.463     0.246    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDPE (Prop_fdpe_C_Q)         0.486     0.732 f  <hidden>
                         net (fo=1, routed)           0.001     0.733    FT245_data_iobuf_7/T
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.340     4.073 r  FT245_data_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.073    FT245_data_io[7]
    T15                                                               r  FT245_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.073    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[1]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 3.807ns (99.974%)  route 0.001ns (0.026%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.257ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.474     0.257    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDPE (Prop_fdpe_C_Q)         0.486     0.743 f  <hidden>
                         net (fo=1, routed)           0.001     0.744    FT245_data_iobuf_1/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.321     4.065 r  FT245_data_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.065    FT245_data_io[1]
    M15                                                               r  FT245_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.065    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_oe
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 3.754ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.246ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.463     0.246    <hidden>
    OLOGIC_X0Y69         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         FDPE (Prop_fdpe_C_Q)         0.418     0.664 r  <hidden>
                         net (fo=1, routed)           0.001     0.665    FT245_oe_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.336     4.001 r  FT245_oe_OBUF_inst/O
                         net (fo=0)                   0.000     4.001    FT245_oe
    T12                                                               r  FT245_oe (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -4.001    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.451ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_rd
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Max at Slow Process Corner
  Requirement:            16.667ns  (ftdi_clock rise@16.667ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 3.732ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 16.667 - 16.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.762     3.226    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.238    -3.012 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.714    -1.298    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -1.217 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.460     0.243    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         FDPE (Prop_fdpe_C_Q)         0.418     0.661 r  <hidden>
                         net (fo=1, routed)           0.001     0.662    FT245_rd_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.314     3.976 r  FT245_rd_OBUF_inst/O
                         net (fo=0)                   0.000     3.976    FT245_rd
    P14                                                               r  FT245_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                     16.667    16.667 r  
                         clock pessimism              0.000    16.667    
                         clock uncertainty           -0.240    16.427    
                         output delay                -8.000     8.427    
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  4.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[7]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.127    <hidden>
    OLOGIC_X0Y79         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDPE (Prop_fdpe_C_Q)         0.192     0.065 r  <hidden>
                         net (fo=1, routed)           0.001     0.066    FT245_data_iobuf_7/T
    T15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.890 r  FT245_data_iobuf_7/OBUFT/O
                         net (fo=1, unset)            0.000     0.890    FT245_data_io[7]
    T15                                                               r  FT245_data_io[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[5]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.591    -0.125    <hidden>
    OLOGIC_X0Y82         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDPE (Prop_fdpe_C_Q)         0.192     0.067 r  <hidden>
                         net (fo=1, routed)           0.001     0.068    FT245_data_iobuf_5/T
    R15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.892 r  FT245_data_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     0.892    FT245_data_io[5]
    R15                                                               r  FT245_data_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[6]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.591    -0.125    <hidden>
    OLOGIC_X0Y81         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDPE (Prop_fdpe_C_Q)         0.192     0.067 r  <hidden>
                         net (fo=1, routed)           0.001     0.068    FT245_data_iobuf_6/T
    R16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.892 r  FT245_data_iobuf_6/OBUFT/O
                         net (fo=1, unset)            0.000     0.892    FT245_data_io[6]
    R16                                                               r  FT245_data_io[6] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[0]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y86         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_0/T
    M16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[0]
    M16                                                               r  FT245_data_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[2]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y85         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[2]
    N16                                                               r  FT245_data_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[3]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y84         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_3/T
    P15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[3]
    P15                                                               r  FT245_data_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[4]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.124ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.592    -0.124    <hidden>
    OLOGIC_X0Y83         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         FDPE (Prop_fdpe_C_Q)         0.192     0.068 r  <hidden>
                         net (fo=1, routed)           0.001     0.069    FT245_data_iobuf_4/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.893 r  FT245_data_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     0.893    FT245_data_io[4]
    P16                                                               r  FT245_data_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_data_io[1]
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 1.016ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.594    -0.122    <hidden>
    OLOGIC_X0Y93         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y93         FDPE (Prop_fdpe_C_Q)         0.192     0.070 r  <hidden>
                         net (fo=1, routed)           0.001     0.071    FT245_data_iobuf_1/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     0.895 r  FT245_data_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     0.895    FT245_data_io[1]
    M15                                                               r  FT245_data_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_wr
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 1.435ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.589    -0.127    <hidden>
    OLOGIC_X0Y80         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDPE (Prop_fdpe_C_Q)         0.177     0.050 r  <hidden>
                         net (fo=1, routed)           0.001     0.051    FT245_wr_OBUF
    T14                  OBUF (Prop_obuf_I_O)         1.258     1.309 r  FT245_wr_OBUF_inst/O
                         net (fo=0)                   0.000     1.309    FT245_wr
    T14                                                               r  FT245_wr (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            FT245_rd
                            (output port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ftdi_clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (ftdi_clock rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 1.446ns (99.931%)  route 0.001ns (0.069%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.824     1.124    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.514    -1.390 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.648    -0.742    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.716 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.587    -0.129    <hidden>
    OLOGIC_X0Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y75         FDPE (Prop_fdpe_C_Q)         0.177     0.048 r  <hidden>
                         net (fo=1, routed)           0.001     0.049    FT245_rd_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.269     1.318 r  FT245_rd_OBUF_inst/O
                         net (fo=0)                   0.000     1.318    FT245_rd
    P14                                                               r  FT245_rd (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.240     0.240    
                         output delay                -0.000     0.240    
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  1.078    





---------------------------------------------------------------------------------------------------
From Clock:  ftdi_clock
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        6.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.722ns  (required time - arrival time)
  Source:                 FT245_txe
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.467ns (65.916%)  route 0.759ns (34.084%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.446ns = ( 16.221 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R12                                               0.000     7.000 r  FT245_txe (IN)
                         net (fo=0)                   0.000     7.000    FT245_txe
    R12                  IBUF (Prop_ibuf_I_O)         1.467     8.467 r  FT245_txe_IBUF_inst/O
                         net (fo=1, routed)           0.759     9.226    <hidden>
    SLICE_X1Y67          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.340    16.221    <hidden>
    SLICE_X1Y67          FDPE                                         r  <hidden>
                         clock pessimism              0.000    16.221    
                         clock uncertainty           -0.240    15.980    
    SLICE_X1Y67          FDPE (Setup_fdpe_C_D)       -0.032    15.948    <hidden>
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  6.722    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 FT245_rxf
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 1.456ns (66.574%)  route 0.731ns (33.426%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.447ns = ( 16.220 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    T13                                               0.000     7.000 r  FT245_rxf (IN)
                         net (fo=0)                   0.000     7.000    FT245_rxf
    T13                  IBUF (Prop_ibuf_I_O)         1.456     8.456 r  FT245_rxf_IBUF_inst/O
                         net (fo=1, routed)           0.731     9.187    <hidden>
    SLICE_X0Y68          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.339    16.220    <hidden>
    SLICE_X0Y68          FDPE                                         r  <hidden>
                         clock pessimism              0.000    16.220    
                         clock uncertainty           -0.240    15.979    
    SLICE_X0Y68          FDPE (Setup_fdpe_C_D)       -0.047    15.932    <hidden>
  -------------------------------------------------------------------
                         required time                         15.932    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                  6.745    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[5]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R15                                               0.000     7.000 r  FT245_data_io[5] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_5/IO
    R15                  IBUF (Prop_ibuf_I_O)         1.451     8.451 r  FT245_data_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.000     8.451    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.240    15.963    
    ILOGIC_X0Y82         FDRE (Setup_fdre_C_D)       -0.012    15.951    <hidden>
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[6]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 1.451ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.464ns = ( 16.203 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    R16                                               0.000     7.000 r  FT245_data_io[6] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_6/IO
    R16                  IBUF (Prop_ibuf_I_O)         1.451     8.451 r  FT245_data_iobuf_6/IBUF/O
                         net (fo=1, routed)           0.000     8.451    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.322    16.203    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.203    
                         clock uncertainty           -0.240    15.963    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.012    15.951    <hidden>
  -------------------------------------------------------------------
                         required time                         15.951    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.500ns  (required time - arrival time)
  Source:                 FT245_data_io[4]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 1.454ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    P16                                               0.000     7.000 r  FT245_data_io[4] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_4/IO
    P16                  IBUF (Prop_ibuf_I_O)         1.454     8.454 r  FT245_data_iobuf_4/IBUF/O
                         net (fo=1, routed)           0.000     8.454    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  7.500    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 FT245_data_io[7]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 1.439ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.467ns = ( 16.200 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    T15                                               0.000     7.000 r  FT245_data_io[7] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_7/IO
    T15                  IBUF (Prop_ibuf_I_O)         1.439     8.439 r  FT245_data_iobuf_7/IBUF/O
                         net (fo=1, routed)           0.000     8.439    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.320    16.200    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.200    
                         clock uncertainty           -0.240    15.960    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.012    15.948    <hidden>
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 FT245_data_io[3]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.444ns  (logic 1.444ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    P15                                               0.000     7.000 r  FT245_data_io[3] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_3/IO
    P15                  IBUF (Prop_ibuf_I_O)         1.444     8.444 r  FT245_data_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.000     8.444    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 FT245_data_io[2]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.440ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    N16                                               0.000     7.000 r  FT245_data_io[2] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.440     8.440 r  FT245_data_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.000     8.440    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y85         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 FT245_data_io[0]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 1.440ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.461ns = ( 16.206 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    M16                                               0.000     7.000 r  FT245_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_0/IO
    M16                  IBUF (Prop_ibuf_I_O)         1.440     8.440 r  FT245_data_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.000     8.440    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.326    16.206    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.206    
                         clock uncertainty           -0.240    15.966    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.012    15.954    <hidden>
  -------------------------------------------------------------------
                         required time                         15.954    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 FT245_data_io[1]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_1_0 rise@16.667ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 1.420ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            7.000ns
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.457ns = ( 16.210 - 16.667 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  7.000     7.000    
    M15                                               0.000     7.000 r  FT245_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     7.000    FT245_data_iobuf_1/IO
    M15                  IBUF (Prop_ibuf_I_O)         1.420     8.420 r  FT245_data_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.000     8.420    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     16.667    16.667 r  
    R13                                               0.000    16.667 r  ftdi_clock (IN)
                         net (fo=0)                   0.000    16.667    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         1.397    18.064 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.469    19.534    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.363    13.171 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.633    14.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    14.881 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         1.330    16.210    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000    16.210    
                         clock uncertainty           -0.240    15.970    
    ILOGIC_X0Y93         FDRE (Setup_fdre_C_D)       -0.012    15.958    <hidden>
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  7.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 FT245_data_io[1]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    M15                                               0.000     1.000 r  FT245_data_io[1] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_1/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.257     1.257 r  FT245_data_iobuf_1/IBUF/O
                         net (fo=1, routed)           0.000     1.257    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.234    <hidden>
    ILOGIC_X0Y93         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.240     0.006    
    ILOGIC_X0Y93         FDRE (Hold_fdre_C_D)         0.068     0.074    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 FT245_data_io[0]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    M16                                               0.000     1.000 r  FT245_data_io[0] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_0/IO
    M16                  IBUF (Prop_ibuf_I_O)         0.276     1.276 r  FT245_data_iobuf_0/IBUF/O
                         net (fo=1, routed)           0.000     1.276    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y86         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 FT245_data_io[2]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    N16                                               0.000     1.000 r  FT245_data_io[2] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.276     1.276 r  FT245_data_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.000     1.276    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y85         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y85         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 FT245_data_io[7]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.275ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.240ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T15                                               0.000     1.000 r  FT245_data_io[7] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_7/IO
    T15                  IBUF (Prop_ibuf_I_O)         0.275     1.275 r  FT245_data_iobuf_7/IBUF/O
                         net (fo=1, routed)           0.000     1.275    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.861    -0.240    <hidden>
    ILOGIC_X0Y79         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.240    
                         clock uncertainty            0.240     0.000    
    ILOGIC_X0Y79         FDRE (Hold_fdre_C_D)         0.068     0.068    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 FT245_data_io[3]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.281ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P15                                               0.000     1.000 r  FT245_data_io[3] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_3/IO
    P15                  IBUF (Prop_ibuf_I_O)         0.281     1.281 r  FT245_data_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.000     1.281    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y84         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y84         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 FT245_data_io[6]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.288ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R16                                               0.000     1.000 r  FT245_data_io[6] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_6/IO
    R16                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  FT245_data_iobuf_6/IBUF/O
                         net (fo=1, routed)           0.000     1.288    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.863    -0.238    <hidden>
    ILOGIC_X0Y81         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.238    
                         clock uncertainty            0.240     0.002    
    ILOGIC_X0Y81         FDRE (Hold_fdre_C_D)         0.068     0.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 FT245_data_io[5]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.288ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R15                                               0.000     1.000 r  FT245_data_io[5] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_5/IO
    R15                  IBUF (Prop_ibuf_I_O)         0.288     1.288 r  FT245_data_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.000     1.288    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.863    -0.238    <hidden>
    ILOGIC_X0Y82         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.238    
                         clock uncertainty            0.240     0.002    
    ILOGIC_X0Y82         FDRE (Hold_fdre_C_D)         0.068     0.070    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.218ns  (arrival time - required time)
  Source:                 FT245_data_io[4]
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.290ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P16                                               0.000     1.000 r  FT245_data_io[4] (INOUT)
                         net (fo=1, unset)            0.000     1.000    FT245_data_iobuf_4/IO
    P16                  IBUF (Prop_ibuf_I_O)         0.290     1.290 r  FT245_data_iobuf_4/IBUF/O
                         net (fo=1, routed)           0.000     1.290    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.865    -0.236    <hidden>
    ILOGIC_X0Y83         FDRE                                         r  <hidden>
                         clock pessimism              0.000    -0.236    
                         clock uncertainty            0.240     0.004    
    ILOGIC_X0Y83         FDRE (Hold_fdre_C_D)         0.068     0.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.549ns  (arrival time - required time)
  Source:                 FT245_rxf
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.292ns (46.822%)  route 0.332ns (53.178%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T13                                               0.000     1.000 r  FT245_rxf (IN)
                         net (fo=0)                   0.000     1.000    FT245_rxf
    T13                  IBUF (Prop_ibuf_I_O)         0.292     1.292 r  FT245_rxf_IBUF_inst/O
                         net (fo=1, routed)           0.332     1.624    <hidden>
    SLICE_X0Y68          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.866    -0.235    <hidden>
    SLICE_X0Y68          FDPE                                         r  <hidden>
                         clock pessimism              0.000    -0.235    
                         clock uncertainty            0.240     0.005    
    SLICE_X0Y68          FDPE (Hold_fdpe_C_D)         0.070     0.075    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  1.549    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 FT245_txe
                            (input port clocked by ftdi_clock  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - ftdi_clock rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.304ns (45.429%)  route 0.365ns (54.571%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.167ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ftdi_clock rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    R12                                               0.000     1.000 r  FT245_txe (IN)
                         net (fo=0)                   0.000     1.000    FT245_txe
    R12                  IBUF (Prop_ibuf_I_O)         0.304     1.304 r  FT245_txe_IBUF_inst/O
                         net (fo=1, routed)           0.365     1.668    <hidden>
    SLICE_X1Y67          FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R13                                               0.000     0.000 r  ftdi_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R13                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.987     1.476    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.306    -1.830 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.700    -1.130    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.101 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=266, routed)         0.867    -0.234    <hidden>
    SLICE_X1Y67          FDPE                                         r  <hidden>
                         clock pessimism              0.000    -0.234    
                         clock uncertainty            0.240     0.006    
    SLICE_X1Y67          FDPE (Hold_fdpe_C_D)         0.075     0.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  1.587    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        8.902ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.902ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.025ns  (logic 0.379ns (36.982%)  route 0.646ns (63.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.646     1.025    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X5Y60          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y60          FDRE (Setup_fdre_C_D)       -0.073     9.927    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                  8.902    

Slack (MET) :             9.058ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.869ns  (logic 0.379ns (43.609%)  route 0.490ns (56.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.490     0.869    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X4Y63          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y63          FDRE (Setup_fdre_C_D)       -0.073     9.927    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  9.058    

Slack (MET) :             9.061ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.739ns  (logic 0.398ns (53.821%)  route 0.341ns (46.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.341     0.739    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X4Y62          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)       -0.200     9.800    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.800    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  9.061    

Slack (MET) :             9.069ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.724ns  (logic 0.348ns (48.084%)  route 0.376ns (51.916%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.376     0.724    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X4Y60          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)       -0.207     9.793    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                  9.069    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.348ns (48.177%)  route 0.374ns (51.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.374     0.722    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X4Y62          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y62          FDRE (Setup_fdre_C_D)       -0.207     9.793    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.296%)  route 0.358ns (50.704%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     0.706    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X1Y58          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.212     9.788    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.706    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.433%)  route 0.356ns (50.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     0.704    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X4Y60          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)       -0.212     9.788    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.091ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.701ns  (logic 0.348ns (49.617%)  route 0.353ns (50.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.353     0.701    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X3Y62          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y62          FDRE (Setup_fdre_C_D)       -0.208     9.792    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  9.091    

Slack (MET) :             9.104ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.700%)  route 0.338ns (49.300%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.338     0.686    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X5Y60          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y60          FDRE (Setup_fdre_C_D)       -0.210     9.790    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  9.104    

Slack (MET) :             9.119ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.848ns  (logic 0.379ns (44.715%)  route 0.469ns (55.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.469     0.848    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X6Y60          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y60          FDRE (Setup_fdre_C_D)       -0.033     9.967    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.967    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  9.119    





---------------------------------------------------------------------------------------------------
From Clock:  aclk
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.279ns (22.403%)  route 4.430ns (77.597%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT5 (Prop_lut5_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup_i_1__2/O
                         net (fo=2, routed)           0.598     7.093    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup_i_1__2_n_0
    SLICE_X14Y77         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.268     8.493    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X14Y77         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg/C
                         clock pessimism              0.067     8.560    
                         clock uncertainty           -0.074     8.486    
    SLICE_X14Y77         FDRE (Setup_fdre_C_D)       -0.174     8.312    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_out_reg
  -------------------------------------------------------------------
                         required time                          8.312    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.279ns (22.454%)  route 4.417ns (77.546%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.585     7.080    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]/C
                         clock pessimism              0.067     8.565    
                         clock uncertainty           -0.074     8.491    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.168     8.323    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.279ns (22.454%)  route 4.417ns (77.546%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.585     7.080    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]/C
                         clock pessimism              0.067     8.565    
                         clock uncertainty           -0.074     8.491    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.168     8.323    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.279ns (22.454%)  route 4.417ns (77.546%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.585     7.080    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/C
                         clock pessimism              0.067     8.565    
                         clock uncertainty           -0.074     8.491    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.168     8.323    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.696ns  (logic 1.279ns (22.454%)  route 4.417ns (77.546%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.585     7.080    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.273     8.498    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X9Y82          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]/C
                         clock pessimism              0.067     8.565    
                         clock uncertainty           -0.074     8.491    
    SLICE_X9Y82          FDRE (Setup_fdre_C_CE)      -0.168     8.323    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[16]
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.080    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 1.279ns (22.497%)  route 4.406ns (77.503%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.575     7.069    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.272     8.497    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]/C
                         clock pessimism              0.067     8.564    
                         clock uncertainty           -0.074     8.490    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.168     8.322    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 1.279ns (22.497%)  route 4.406ns (77.503%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.575     7.069    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.272     8.497    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]/C
                         clock pessimism              0.067     8.564    
                         clock uncertainty           -0.074     8.490    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.168     8.322    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 1.279ns (22.497%)  route 4.406ns (77.503%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.575     7.069    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.272     8.497    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]/C
                         clock pessimism              0.067     8.564    
                         clock uncertainty           -0.074     8.490    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.168     8.322    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 1.279ns (22.497%)  route 4.406ns (77.503%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.820ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.575     7.069    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.272     8.497    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X11Y81         FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]/C
                         clock pessimism              0.067     8.564    
                         clock uncertainty           -0.074     8.490    
    SLICE_X11Y81         FDRE (Setup_fdre_C_CE)      -0.168     8.322    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.263ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - aclk rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.279ns (22.404%)  route 4.430ns (77.596%))
  Logic Levels:           7  (LUT2=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -2.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.384     1.384    <hidden>
    SLICE_X35Y97         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.379     1.763 f  <hidden>
                         net (fo=28, routed)          0.574     2.337    <hidden>
    SLICE_X35Y97         LUT4 (Prop_lut4_I1_O)        0.105     2.442 r  <hidden>
                         net (fo=3, routed)           0.431     2.872    <hidden>
    SLICE_X37Y96         LUT2 (Prop_lut2_I0_O)        0.108     2.980 r  <hidden>
                         net (fo=2, routed)           0.490     3.470    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.267     3.737 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.472     4.210    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1_4
    SLICE_X41Y107        LUT6 (Prop_lut6_I5_O)        0.105     4.315 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.234     4.549    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_5_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I5_O)        0.105     4.654 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[4].srl_nx1/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=4, routed)           0.612     5.266    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_aready0
    SLICE_X33Y101        LUT2 (Prop_lut2_I1_O)        0.105     5.371 r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           1.018     6.390    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.105     6.495 r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__1/O
                         net (fo=37, routed)          0.598     7.093    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X8Y84          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.274     8.499    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X8Y84          FDRE                                         r  design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]/C
                         clock pessimism              0.067     8.566    
                         clock uncertainty           -0.074     8.492    
    SLICE_X8Y84          FDRE (Setup_fdre_C_CE)      -0.136     8.356    design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  1.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.652ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.912%)  route 0.209ns (56.088%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.566     0.566    <hidden>
    SLICE_X46Y95         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDSE (Prop_fdse_C_Q)         0.164     0.730 r  <hidden>
                         net (fo=2, routed)           0.209     0.939    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[20]
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832    -0.857    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.074    -0.783    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.070    -0.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[20]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  1.652    

Slack (MET) :             1.681ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.035%)  route 0.250ns (63.965%))
  Logic Levels:           0  
  Clock Path Skew:        -1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.566     0.566    <hidden>
    SLICE_X49Y95         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDSE (Prop_fdse_C_Q)         0.141     0.707 r  <hidden>
                         net (fo=2, routed)           0.250     0.957    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[17]
    SLICE_X46Y103        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831    -0.858    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X46Y103        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.074    -0.784    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.060    -0.724    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  1.681    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.155%)  route 0.272ns (65.845%))
  Logic Levels:           0  
  Clock Path Skew:        -1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.557     0.557    <hidden>
    SLICE_X48Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  <hidden>
                         net (fo=3, routed)           0.272     0.969    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[11]
    SLICE_X60Y70         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.826    -0.863    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X60Y70         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]/C
                         clock pessimism             -0.005    -0.868    
                         clock uncertainty            0.074    -0.794    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.076    -0.718    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.066%)  route 0.273ns (65.934%))
  Logic Levels:           0  
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.556     0.556    <hidden>
    SLICE_X47Y71         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  <hidden>
                         net (fo=3, routed)           0.273     0.969    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[4]
    SLICE_X55Y62         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830    -0.859    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X55Y62         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
                         clock pessimism             -0.005    -0.864    
                         clock uncertainty            0.074    -0.790    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.072    -0.718    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.694ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.237%)  route 0.271ns (65.763%))
  Logic Levels:           0  
  Clock Path Skew:        -1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.566     0.566    <hidden>
    SLICE_X47Y95         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  <hidden>
                         net (fo=2, routed)           0.271     0.977    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[21]
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.832    -0.857    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X49Y100        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.074    -0.783    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.066    -0.717    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.696ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.517%)  route 0.267ns (65.482%))
  Logic Levels:           0  
  Clock Path Skew:        -1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.558     0.558    <hidden>
    SLICE_X41Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  <hidden>
                         net (fo=3, routed)           0.267     0.966    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_in[19]
    SLICE_X57Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.820    -0.869    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_clk
    SLICE_X57Y73         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]/C
                         clock pessimism             -0.005    -0.874    
                         clock uncertainty            0.074    -0.800    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.070    -0.730    design_1_i/TDC_Calib/TDC/Sync/TDCChannelSlice_0/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[19]
  -------------------------------------------------------------------
                         required time                          0.730    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.705ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.241%)  route 0.283ns (66.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.568     0.568    <hidden>
    SLICE_X45Y93         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  <hidden>
                         net (fo=2, routed)           0.283     0.992    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[30]
    SLICE_X48Y104        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831    -0.858    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X48Y104        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.074    -0.784    
    SLICE_X48Y104        FDRE (Hold_fdre_C_D)         0.071    -0.713    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[30]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  1.705    

Slack (MET) :             1.710ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.406%)  route 0.269ns (65.594%))
  Logic Levels:           0  
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.557     0.557    <hidden>
    SLICE_X47Y70         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  <hidden>
                         net (fo=3, routed)           0.269     0.966    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[13]
    SLICE_X55Y62         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830    -0.859    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X55Y62         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/C
                         clock pessimism             -0.005    -0.864    
                         clock uncertainty            0.074    -0.790    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.046    -0.744    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  1.710    

Slack (MET) :             1.719ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.854%)  route 0.275ns (66.146%))
  Logic Levels:           0  
  Clock Path Skew:        -1.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.567     0.567    <hidden>
    SLICE_X45Y91         FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDSE (Prop_fdse_C_Q)         0.141     0.708 r  <hidden>
                         net (fo=2, routed)           0.275     0.983    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/m_axi_rdata[12]
    SLICE_X45Y103        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.831    -0.857    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.074    -0.783    
    SLICE_X45Y103        FDRE (Hold_fdre_C_D)         0.047    -0.736    design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                          0.736    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.724ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - aclk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.789%)  route 0.289ns (67.211%))
  Logic Levels:           0  
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.557     0.557    <hidden>
    SLICE_X51Y69         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y69         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  <hidden>
                         net (fo=3, routed)           0.289     0.987    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_in[13]
    SLICE_X58Y66         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.830    -0.859    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_clk
    SLICE_X58Y66         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]/C
                         clock pessimism             -0.005    -0.864    
                         clock uncertainty            0.074    -0.790    
    SLICE_X58Y66         FDRE (Hold_fdre_C_D)         0.052    -0.738    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_sys/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.738    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  1.724    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.432ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.432ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.023ns  (logic 0.348ns (34.032%)  route 0.675ns (65.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.675     1.023    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y56          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)       -0.212    16.455    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.455    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 15.432    

Slack (MET) :             15.577ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.883ns  (logic 0.348ns (39.432%)  route 0.535ns (60.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.535     0.883    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X1Y56          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)       -0.207    16.460    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.460    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 15.577    

Slack (MET) :             15.640ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.859ns  (logic 0.348ns (40.532%)  route 0.511ns (59.468%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.511     0.859    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X6Y63          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)       -0.168    16.499    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.499    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                 15.640    

Slack (MET) :             15.658ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.843ns  (logic 0.348ns (41.285%)  route 0.495ns (58.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.495     0.843    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X2Y57          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)       -0.166    16.501    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                          -0.843    
  -------------------------------------------------------------------
                         slack                                 15.658    

Slack (MET) :             15.658ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.844ns  (logic 0.348ns (41.237%)  route 0.496ns (58.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.496     0.844    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X2Y57          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X2Y57          FDRE (Setup_fdre_C_D)       -0.165    16.502    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         16.502    
                         arrival time                          -0.844    
  -------------------------------------------------------------------
                         slack                                 15.658    

Slack (MET) :             15.686ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.818ns  (logic 0.348ns (42.551%)  route 0.470ns (57.449%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.470     0.818    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X6Y63          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X6Y63          FDRE (Setup_fdre_C_D)       -0.163    16.504    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.504    
                         arrival time                          -0.818    
  -------------------------------------------------------------------
                         slack                                 15.686    

Slack (MET) :             15.720ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.745ns  (logic 0.398ns (53.456%)  route 0.347ns (46.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.347     0.745    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X7Y59          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)       -0.202    16.465    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         16.465    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                 15.720    

Slack (MET) :             15.731ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.775ns  (logic 0.398ns (51.380%)  route 0.377ns (48.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.377     0.775    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X6Y61          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)       -0.161    16.506    design_1_i/AXI4Stream_FT245Sync_0/U0/RX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         16.506    
                         arrival time                          -0.775    
  -------------------------------------------------------------------
                         slack                                 15.731    

Slack (MET) :             15.740ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.854ns  (logic 0.379ns (44.399%)  route 0.475ns (55.601%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.475     0.854    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X1Y56          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)       -0.073    16.594    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         16.594    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                 15.740    

Slack (MET) :             15.746ns  (required time - arrival time)
  Source:                 design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.709ns  (logic 0.348ns (49.068%)  route 0.361ns (50.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59                                       0.000     0.000 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.361     0.709    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X5Y57          FDRE                                         r  design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)       -0.212    16.455    design_1_i/AXI4Stream_FT245Sync_0/U0/TX_FIFO_inst/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.455    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 15.746    





---------------------------------------------------------------------------------------------------
From Clock:  tdc_diff_clock_clk_p
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        1.030ns  (logic 0.433ns (42.051%)  route 0.597ns (57.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.030    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X66Y69         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X66Y69         FDRE (Setup_fdre_C_D)       -0.033     2.367    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.909ns  (logic 0.433ns (47.636%)  route 0.476ns (52.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.476     0.909    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X43Y52         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X43Y52         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.891ns  (logic 0.433ns (48.619%)  route 0.458ns (51.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.458     0.891    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X47Y51         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.073     2.327    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.327    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.787ns  (logic 0.398ns (50.582%)  route 0.389ns (49.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.389     0.787    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X66Y69         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X66Y69         FDRE (Setup_fdre_C_D)       -0.158     2.242    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.242    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.864ns  (logic 0.379ns (43.853%)  route 0.485ns (56.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.485     0.864    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y51         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X45Y51         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.483ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.842ns  (logic 0.379ns (45.033%)  route 0.463ns (54.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y67                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X71Y67         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.463     0.842    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X68Y66         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X68Y66         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  1.483    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.716%)  route 0.488ns (56.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X81Y47         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.488     0.867    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X80Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X80Y47         FDRE (Setup_fdre_C_D)       -0.033     2.367    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.367    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.108%)  route 0.367ns (45.892%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X46Y51         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.367     0.800    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X47Y51         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.800    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.420%)  route 0.356ns (50.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y47                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.356     0.704    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y47         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X80Y47         FDRE (Setup_fdre_C_D)       -0.168     2.232    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          2.232    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.539ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (MaxDelay Path 2.400ns)
  Data Path Delay:        0.786ns  (logic 0.433ns (55.105%)  route 0.353ns (44.895%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 2.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y70                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X66Y70         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.353     0.786    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y70         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.400     2.400    
    SLICE_X68Y70         FDRE (Setup_fdre_C_D)       -0.075     2.325    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          2.325    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  1.539    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  tdc_diff_clock_clk_p

Setup :          966  Failing Endpoints,  Worst Slack      -15.166ns,  Total Violation    -9458.997ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.166ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.049ns  (logic 14.203ns (78.689%)  route 3.846ns (21.311%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 59.178 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.651    74.141    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X12Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.411    59.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X12Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.000    59.178    
                         clock uncertainty           -0.172    59.005    
    SLICE_X12Y34         FDRE (Setup_fdre_C_D)       -0.031    58.974    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                         58.974    
                         arrival time                         -74.141    
  -------------------------------------------------------------------
                         slack                                -15.166    

Slack (VIOLATED) :        -15.146ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.031ns  (logic 14.203ns (78.771%)  route 3.828ns (21.229%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 59.176 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.633    74.122    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[476]
    SLICE_X11Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.409    59.176    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X11Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/C
                         clock pessimism              0.000    59.176    
                         clock uncertainty           -0.172    59.003    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.027    58.976    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]
  -------------------------------------------------------------------
                         required time                         58.976    
                         arrival time                         -74.122    
  -------------------------------------------------------------------
                         slack                                -15.146    

Slack (VIOLATED) :        -15.081ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.918ns  (logic 14.203ns (79.266%)  route 3.715ns (20.734%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 59.176 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[1])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[1]
                         net (fo=1, routed)           0.520    74.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[436]
    SLICE_X11Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.409    59.176    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X11Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[481]/C
                         clock pessimism              0.000    59.176    
                         clock uncertainty           -0.172    59.003    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.075    58.928    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[481]
  -------------------------------------------------------------------
                         required time                         58.928    
                         arrival time                         -74.009    
  -------------------------------------------------------------------
                         slack                                -15.081    

Slack (VIOLATED) :        -15.077ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.947ns  (logic 14.203ns (79.139%)  route 3.744ns (20.861%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 59.178 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[39])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[39]
                         net (fo=1, routed)           0.549    74.038    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[474]
    SLICE_X13Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.411    59.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/C
                         clock pessimism              0.000    59.178    
                         clock uncertainty           -0.172    59.005    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.044    58.961    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]
  -------------------------------------------------------------------
                         required time                         58.961    
                         arrival time                         -74.038    
  -------------------------------------------------------------------
                         slack                                -15.077    

Slack (VIOLATED) :        -15.072ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.971ns  (logic 14.203ns (79.035%)  route 3.768ns (20.965%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 59.175 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[0])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[0]
                         net (fo=1, routed)           0.573    74.062    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[435]
    SLICE_X12Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.408    59.175    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X12Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]/C
                         clock pessimism              0.000    59.175    
                         clock uncertainty           -0.172    59.002    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)       -0.012    58.990    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[480]
  -------------------------------------------------------------------
                         required time                         58.990    
                         arrival time                         -74.062    
  -------------------------------------------------------------------
                         slack                                -15.072    

Slack (VIOLATED) :        -15.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.950ns  (logic 14.203ns (79.124%)  route 3.747ns (20.876%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 59.176 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[6])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[6]
                         net (fo=1, routed)           0.552    74.042    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[441]
    SLICE_X12Y31         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.409    59.176    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X12Y31         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]/C
                         clock pessimism              0.000    59.176    
                         clock uncertainty           -0.172    59.003    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.031    58.972    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[486]
  -------------------------------------------------------------------
                         required time                         58.972    
                         arrival time                         -74.042    
  -------------------------------------------------------------------
                         slack                                -15.069    

Slack (VIOLATED) :        -15.069ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.951ns  (logic 14.203ns (79.121%)  route 3.748ns (20.879%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 59.178 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[37])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[37]
                         net (fo=1, routed)           0.553    74.042    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[472]
    SLICE_X13Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.411    59.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X13Y34         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]/C
                         clock pessimism              0.000    59.178    
                         clock uncertainty           -0.172    59.005    
    SLICE_X13Y34         FDRE (Setup_fdre_C_D)       -0.032    58.973    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[517]
  -------------------------------------------------------------------
                         required time                         58.973    
                         arrival time                         -74.042    
  -------------------------------------------------------------------
                         slack                                -15.069    

Slack (VIOLATED) :        -15.068ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[490]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.950ns  (logic 14.203ns (79.124%)  route 3.747ns (20.876%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.977ns = ( 59.177 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[10])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[10]
                         net (fo=1, routed)           0.552    74.042    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[445]
    SLICE_X12Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[490]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.410    59.177    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X12Y32         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[490]/C
                         clock pessimism              0.000    59.177    
                         clock uncertainty           -0.172    59.004    
    SLICE_X12Y32         FDRE (Setup_fdre_C_D)       -0.031    58.973    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[490]
  -------------------------------------------------------------------
                         required time                         58.973    
                         arrival time                         -74.042    
  -------------------------------------------------------------------
                         slack                                -15.068    

Slack (VIOLATED) :        -15.067ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.950ns  (logic 14.203ns (79.124%)  route 3.747ns (20.876%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 59.178 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[14])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[14]
                         net (fo=1, routed)           0.552    74.042    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[449]
    SLICE_X12Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.411    59.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X12Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/C
                         clock pessimism              0.000    59.178    
                         clock uncertainty           -0.172    59.005    
    SLICE_X12Y33         FDRE (Setup_fdre_C_D)       -0.031    58.974    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]
  -------------------------------------------------------------------
                         required time                         58.974    
                         arrival time                         -74.042    
  -------------------------------------------------------------------
                         slack                                -15.067    

Slack (VIOLATED) :        -15.055ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.895ns  (logic 14.203ns (79.367%)  route 3.692ns (20.633%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.976ns = ( 59.176 - 55.200 ) 
    Source Clock Delay      (SCD):    1.091ns = ( 56.091 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X42Y28         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.091    56.091    <hidden>
    SLICE_X31Y9          FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDCE (Prop_fdce_C_Q)         0.379    56.470 r  <hidden>
                         net (fo=1, routed)           1.243    57.713    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I5_O)        0.105    57.818 r  <hidden>
                         net (fo=2, routed)           1.878    59.697    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.176 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.178    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.430 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.432    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.684 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.686    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.938 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.940    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.192 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.194    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.446 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.448    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.700 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.702    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.954 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    70.009    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.261 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.263    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.515 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.517    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.972    73.489 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.497    73.987    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[456]
    SLICE_X11Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.409    59.176    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X11Y30         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/C
                         clock pessimism              0.000    59.176    
                         clock uncertainty           -0.172    59.003    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.072    58.931    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]
  -------------------------------------------------------------------
                         required time                         58.931    
                         arrival time                         -73.987    
  -------------------------------------------------------------------
                         slack                                -15.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.349ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 1.210ns (32.981%)  route 2.459ns (67.019%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[12])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[12]
                         net (fo=1, routed)           0.529     3.669    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[111]
    SLICE_X27Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.914     2.078    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X27Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[156]/C
                         clock pessimism              0.000     2.078    
                         clock uncertainty            0.172     2.250    
    SLICE_X27Y9          FDRE (Hold_fdre_C_D)         0.070     2.320    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[156]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  1.349    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[146]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 1.210ns (33.081%)  route 2.448ns (66.919%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[2])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[2]
                         net (fo=1, routed)           0.518     3.658    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[101]
    SLICE_X34Y5          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[146]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.911     2.075    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X34Y5          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[146]/C
                         clock pessimism              0.000     2.075    
                         clock uncertainty            0.172     2.247    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.059     2.306    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[146]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.658    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 1.210ns (33.036%)  route 2.453ns (66.964%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.523     3.663    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[140]
    SLICE_X49Y11         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.905     2.069    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X49Y11         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[185]/C
                         clock pessimism              0.000     2.069    
                         clock uncertainty            0.172     2.241    
    SLICE_X49Y11         FDRE (Hold_fdre_C_D)         0.070     2.311    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[185]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.939ns (25.664%)  route 2.720ns (74.336%))
  Logic Levels:           4  (DSP48E1=3 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[30])
                                                      0.262     2.867 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/P[30]
                         net (fo=1, routed)           0.792     3.659    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[81]
    SLICE_X38Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.908     2.072    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X38Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[126]/C
                         clock pessimism              0.000     2.072    
                         clock uncertainty            0.172     2.244    
    SLICE_X38Y10         FDRE (Hold_fdre_C_D)         0.063     2.307    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[126]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.354ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 1.210ns (32.980%)  route 2.459ns (67.020%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[6])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[6]
                         net (fo=1, routed)           0.529     3.669    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[105]
    SLICE_X35Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.909     2.073    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X35Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[150]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.172     2.245    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.070     2.315    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[150]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  1.354    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.666ns  (logic 1.210ns (33.005%)  route 2.456ns (66.995%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[17])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[17]
                         net (fo=1, routed)           0.526     3.666    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[116]
    SLICE_X39Y11         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.908     2.072    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X39Y11         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[161]/C
                         clock pessimism              0.000     2.072    
                         clock uncertainty            0.172     2.244    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.066     2.310    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[161]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.357ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[186]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 1.210ns (32.984%)  route 2.458ns (67.016%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[42])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[42]
                         net (fo=1, routed)           0.529     3.668    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[141]
    SLICE_X48Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.906     2.070    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X48Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[186]/C
                         clock pessimism              0.000     2.070    
                         clock uncertainty            0.172     2.242    
    SLICE_X48Y9          FDRE (Hold_fdre_C_D)         0.070     2.312    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[186]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           3.668    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.210ns (32.946%)  route 2.463ns (67.054%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[24])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[24]
                         net (fo=1, routed)           0.533     3.673    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[123]
    SLICE_X35Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.909     2.073    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X35Y10         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]/C
                         clock pessimism              0.000     2.073    
                         clock uncertainty            0.172     2.245    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.070     2.315    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[168]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 1.210ns (33.153%)  route 2.440ns (66.847%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[9])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[9]
                         net (fo=1, routed)           0.510     3.650    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[108]
    SLICE_X37Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.910     2.074    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X37Y9          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[153]/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.172     2.246    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.046     2.292    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[153]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           3.650    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 1.210ns (33.028%)  route 2.454ns (66.972%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X42Y28         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          0.993     0.993    <hidden>
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.038 r  <hidden>
                         net (fo=2, routed)           0.931     1.969    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.330 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.332    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y1           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.603 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.605    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.876 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.878    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.262     3.140 r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.524     3.664    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[120]
    SLICE_X38Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.910     2.074    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X38Y6          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.172     2.246    
    SLICE_X38Y6          FDRE (Hold_fdre_C_D)         0.059     2.305    design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[165]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.664    
  -------------------------------------------------------------------
                         slack                                  1.359    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  tdc_diff_clock_clk_p

Setup :          966  Failing Endpoints,  Worst Slack      -15.434ns,  Total Violation    -9592.022ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.434ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.770ns  (logic 14.257ns (80.232%)  route 3.513ns (19.768%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 59.027 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.709    59.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.435 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.689 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.691    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.943 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.945    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.197 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.451 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.453    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[38])
                                                      0.972    73.695 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.551    74.246    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[473]
    SLICE_X57Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.261    59.027    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X57Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/C
                         clock pessimism              0.000    59.027    
                         clock uncertainty           -0.172    58.855    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.044    58.811    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]
  -------------------------------------------------------------------
                         required time                         58.811    
                         arrival time                         -74.246    
  -------------------------------------------------------------------
                         slack                                -15.434    

Slack (VIOLATED) :        -15.426ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[480]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.763ns  (logic 14.257ns (80.260%)  route 3.506ns (19.740%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 59.029 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.709    59.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.435 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.689 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.691    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.943 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.945    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.197 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.451 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.453    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[0])
                                                      0.972    73.695 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[0]
                         net (fo=1, routed)           0.544    74.239    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[435]
    SLICE_X59Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[480]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.263    59.029    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X59Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[480]/C
                         clock pessimism              0.000    59.029    
                         clock uncertainty           -0.172    58.857    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.044    58.813    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[480]
  -------------------------------------------------------------------
                         required time                         58.813    
                         arrival time                         -74.239    
  -------------------------------------------------------------------
                         slack                                -15.426    

Slack (VIOLATED) :        -15.422ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[525]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.882ns  (logic 14.257ns (79.730%)  route 3.625ns (20.270%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.672    59.919    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.398 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.400    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.652 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.975 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.977    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.229 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.231    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.483 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.485    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.737 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.739    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[45])
                                                      0.972    73.711 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[45]
                         net (fo=1, routed)           0.646    74.358    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[480]
    SLICE_X78Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[525]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[525]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y50         FDRE (Setup_fdre_C_D)       -0.002    58.935    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[525]
  -------------------------------------------------------------------
                         required time                         58.935    
                         arrival time                         -74.358    
  -------------------------------------------------------------------
                         slack                                -15.422    

Slack (VIOLATED) :        -15.417ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.875ns  (logic 14.257ns (79.761%)  route 3.618ns (20.239%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.672    59.919    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.398 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.400    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.652 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.975 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.977    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.229 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.231    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.483 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.485    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.737 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.739    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[39])
                                                      0.972    73.711 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[39]
                         net (fo=1, routed)           0.639    74.351    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[474]
    SLICE_X78Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y50         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y50         FDRE (Setup_fdre_C_D)       -0.004    58.933    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]
  -------------------------------------------------------------------
                         required time                         58.933    
                         arrival time                         -74.351    
  -------------------------------------------------------------------
                         slack                                -15.417    

Slack (VIOLATED) :        -15.415ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[524]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.767ns  (logic 14.257ns (80.244%)  route 3.510ns (19.756%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 59.027 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.709    59.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.435 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.689 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.691    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.943 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.945    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.197 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.451 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.453    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[44])
                                                      0.972    73.695 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[44]
                         net (fo=1, routed)           0.548    74.243    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[479]
    SLICE_X57Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[524]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.261    59.027    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X57Y59         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[524]/C
                         clock pessimism              0.000    59.027    
                         clock uncertainty           -0.172    58.855    
    SLICE_X57Y59         FDRE (Setup_fdre_C_D)       -0.027    58.828    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[524]
  -------------------------------------------------------------------
                         required time                         58.828    
                         arrival time                         -74.243    
  -------------------------------------------------------------------
                         slack                                -15.415    

Slack (VIOLATED) :        -15.412ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.748ns  (logic 14.257ns (80.329%)  route 3.491ns (19.671%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.709    59.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.435 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.689 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.691    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.943 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.945    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.197 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.451 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.453    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[25])
                                                      0.972    73.695 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[25]
                         net (fo=1, routed)           0.529    74.224    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[460]
    SLICE_X57Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X57Y56         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[505]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X57Y56         FDRE (Setup_fdre_C_D)       -0.044    58.812    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[505]
  -------------------------------------------------------------------
                         required time                         58.812    
                         arrival time                         -74.224    
  -------------------------------------------------------------------
                         slack                                -15.412    

Slack (VIOLATED) :        -15.412ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.748ns  (logic 14.257ns (80.329%)  route 3.491ns (19.671%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 59.028 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.709    59.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.435 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.689 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.691    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.943 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.945    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.197 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.451 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.453    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[29])
                                                      0.972    73.695 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[29]
                         net (fo=1, routed)           0.529    74.224    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[464]
    SLICE_X57Y57         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.262    59.028    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X57Y57         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[509]/C
                         clock pessimism              0.000    59.028    
                         clock uncertainty           -0.172    58.856    
    SLICE_X57Y57         FDRE (Setup_fdre_C_D)       -0.044    58.812    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[509]
  -------------------------------------------------------------------
                         required time                         58.812    
                         arrival time                         -74.224    
  -------------------------------------------------------------------
                         slack                                -15.412    

Slack (VIOLATED) :        -15.381ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.922ns  (logic 14.257ns (79.552%)  route 3.665ns (20.448%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 59.216 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.672    59.919    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.398 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.400    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.652 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.975 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.977    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.229 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.231    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.483 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.485    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.737 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.739    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[16])
                                                      0.972    73.711 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[16]
                         net (fo=1, routed)           0.686    74.398    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[451]
    SLICE_X79Y49         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.449    59.216    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y49         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[496]/C
                         clock pessimism              0.000    59.216    
                         clock uncertainty           -0.172    59.043    
    SLICE_X79Y49         FDRE (Setup_fdre_C_D)       -0.027    59.016    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[496]
  -------------------------------------------------------------------
                         required time                         59.016    
                         arrival time                         -74.398    
  -------------------------------------------------------------------
                         slack                                -15.381    

Slack (VIOLATED) :        -15.377ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[522]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.757ns  (logic 14.257ns (80.290%)  route 3.500ns (19.710%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 59.029 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.709    59.956    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.435 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.437    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.689 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    62.691    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.943 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.945    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.197 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.199    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.451 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.453    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[42])
                                                      0.972    73.695 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[42]
                         net (fo=1, routed)           0.538    74.233    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[477]
    SLICE_X58Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[522]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.263    59.029    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y55         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[522]/C
                         clock pessimism              0.000    59.029    
                         clock uncertainty           -0.172    58.857    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)       -0.002    58.855    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[522]
  -------------------------------------------------------------------
                         required time                         58.855    
                         arrival time                         -74.233    
  -------------------------------------------------------------------
                         slack                                -15.377    

Slack (VIOLATED) :        -15.372ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        17.896ns  (logic 14.257ns (79.666%)  route 3.639ns (20.334%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        2.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 59.216 - 55.200 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 56.476 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X49Y45         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          1.476    56.476    <hidden>
    SLICE_X62Y25         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.433    56.909 r  <hidden>
                         net (fo=1, routed)           1.233    58.142    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I5_O)        0.105    58.247 r  <hidden>
                         net (fo=2, routed)           1.672    59.919    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    61.398 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    61.400    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.652 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.707    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.959 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.961    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.213 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.215    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.467 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.469    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.721 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.723    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y14          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.975 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.977    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y15          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.229 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.231    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.483 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.485    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.737 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.739    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[12])
                                                      0.972    73.711 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[12]
                         net (fo=1, routed)           0.660    74.372    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[447]
    SLICE_X79Y48         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.449    59.216    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y48         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[492]/C
                         clock pessimism              0.000    59.216    
                         clock uncertainty           -0.172    59.043    
    SLICE_X79Y48         FDRE (Setup_fdre_C_D)       -0.044    58.999    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[492]
  -------------------------------------------------------------------
                         required time                         58.999    
                         arrival time                         -74.372    
  -------------------------------------------------------------------
                         slack                                -15.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.374ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.668ns (18.138%)  route 3.015ns (81.862%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[4])
                                                      0.262     2.696 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[4]
                         net (fo=1, routed)           0.987     3.683    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[7]
    SLICE_X74Y18         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.921     2.085    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X74Y18         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[52]/C
                         clock pessimism              0.000     2.085    
                         clock uncertainty            0.172     2.257    
    SLICE_X74Y18         FDRE (Hold_fdre_C_D)         0.052     2.309    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 1.481ns (39.704%)  route 2.249ns (60.296%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.305 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.307    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.262     3.569 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.161     3.730    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[165]
    SLICE_X78Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.924     2.088    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[210]/C
                         clock pessimism              0.000     2.088    
                         clock uncertainty            0.172     2.260    
    SLICE_X78Y33         FDRE (Hold_fdre_C_D)         0.076     2.336    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[210]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.396ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[227]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.481ns (39.686%)  route 2.251ns (60.314%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.305 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.307    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[35])
                                                      0.262     3.569 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[35]
                         net (fo=1, routed)           0.163     3.732    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[182]
    SLICE_X78Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[227]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.924     2.088    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y33         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[227]/C
                         clock pessimism              0.000     2.088    
                         clock uncertainty            0.172     2.260    
    SLICE_X78Y33         FDRE (Hold_fdre_C_D)         0.076     2.336    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[227]
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.210ns (32.467%)  route 2.517ns (67.533%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[15])
                                                      0.262     3.296 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[15]
                         net (fo=1, routed)           0.431     3.727    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[114]
    SLICE_X76Y28         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.918     2.082    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X76Y28         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[159]/C
                         clock pessimism              0.000     2.082    
                         clock uncertainty            0.172     2.254    
    SLICE_X76Y28         FDRE (Hold_fdre_C_D)         0.076     2.330    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[159]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.727    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[184]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.708ns  (logic 1.210ns (32.633%)  route 2.498ns (67.367%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[40])
                                                      0.262     3.296 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[40]
                         net (fo=1, routed)           0.412     3.708    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[139]
    SLICE_X78Y24         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[184]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.915     2.079    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y24         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[184]/C
                         clock pessimism              0.000     2.079    
                         clock uncertainty            0.172     2.251    
    SLICE_X78Y24         FDRE (Hold_fdre_C_D)         0.060     2.311    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[184]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 1.210ns (32.565%)  route 2.506ns (67.435%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[31])
                                                      0.262     3.296 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[31]
                         net (fo=1, routed)           0.420     3.716    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[130]
    SLICE_X78Y22         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.918     2.082    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y22         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[175]/C
                         clock pessimism              0.000     2.082    
                         clock uncertainty            0.172     2.254    
    SLICE_X78Y22         FDRE (Hold_fdre_C_D)         0.064     2.318    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[175]
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 0.668ns (18.068%)  route 3.029ns (81.932%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        2.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[37])
                                                      0.262     2.696 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[37]
                         net (fo=1, routed)           1.001     3.697    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[40]
    SLICE_X64Y22         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.897     2.061    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X64Y22         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[85]/C
                         clock pessimism              0.000     2.061    
                         clock uncertainty            0.172     2.233    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.066     2.299    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[85]
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.399ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.210ns (32.600%)  route 2.502ns (67.400%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[34])
                                                      0.262     3.296 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[34]
                         net (fo=1, routed)           0.416     3.712    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[133]
    SLICE_X76Y24         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.914     2.078    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X76Y24         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[178]/C
                         clock pessimism              0.000     2.078    
                         clock uncertainty            0.172     2.250    
    SLICE_X76Y24         FDRE (Hold_fdre_C_D)         0.063     2.313    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[178]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.400ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.210ns (32.553%)  route 2.507ns (67.447%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[28])
                                                      0.262     3.296 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[28]
                         net (fo=1, routed)           0.421     3.717    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[127]
    SLICE_X78Y22         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.918     2.082    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y22         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[172]/C
                         clock pessimism              0.000     2.082    
                         clock uncertainty            0.172     2.254    
    SLICE_X78Y22         FDRE (Hold_fdre_C_D)         0.063     2.317    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[172]
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           3.717    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.401ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.210ns (32.434%)  route 2.521ns (67.566%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        2.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X49Y45         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.067     1.067    <hidden>
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  <hidden>
                         net (fo=2, routed)           0.959     2.071    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.432 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.434    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.705 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.761    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.032 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.034    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[13])
                                                      0.262     3.296 r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/P[13]
                         net (fo=1, routed)           0.435     3.731    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[112]
    SLICE_X78Y27         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.918     2.082    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y27         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[157]/C
                         clock pessimism              0.000     2.082    
                         clock uncertainty            0.172     2.254    
    SLICE_X78Y27         FDRE (Hold_fdre_C_D)         0.076     2.330    design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[157]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  1.401    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn
  To Clock:  tdc_diff_clock_clk_p

Setup :          966  Failing Endpoints,  Worst Slack      -15.040ns,  Total Violation    -9284.185ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.040ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.210ns  (logic 14.203ns (77.994%)  route 4.007ns (22.006%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 59.026 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.654    59.133    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.612 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.614    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.866 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    61.922    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.174 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.176    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.428 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.430    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.682 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.684    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.936 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.938    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.190 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.192    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.444 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.446    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.698 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.700    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.952 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.954    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[24])
                                                      0.972    72.926 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[24]
                         net (fo=1, routed)           0.924    73.850    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[459]
    SLICE_X55Y94         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.260    59.026    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X55Y94         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]/C
                         clock pessimism              0.000    59.026    
                         clock uncertainty           -0.172    58.854    
    SLICE_X55Y94         FDRE (Setup_fdre_C_D)       -0.044    58.810    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[504]
  -------------------------------------------------------------------
                         required time                         58.810    
                         arrival time                         -73.850    
  -------------------------------------------------------------------
                         slack                                -15.040    

Slack (VIOLATED) :        -14.926ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.192ns  (logic 14.203ns (78.075%)  route 3.989ns (21.925%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[22])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[22]
                         net (fo=1, routed)           0.671    73.831    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[457]
    SLICE_X79Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X79Y95         FDRE (Setup_fdre_C_D)       -0.032    58.905    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[502]
  -------------------------------------------------------------------
                         required time                         58.905    
                         arrival time                         -73.831    
  -------------------------------------------------------------------
                         slack                                -14.926    

Slack (VIOLATED) :        -14.918ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.185ns  (logic 14.203ns (78.103%)  route 3.982ns (21.897%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[18])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[18]
                         net (fo=1, routed)           0.664    73.825    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[453]
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y99         FDRE (Setup_fdre_C_D)       -0.031    58.906    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[498]
  -------------------------------------------------------------------
                         required time                         58.906    
                         arrival time                         -73.825    
  -------------------------------------------------------------------
                         slack                                -14.918    

Slack (VIOLATED) :        -14.897ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.155ns  (logic 14.203ns (78.230%)  route 3.952ns (21.770%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[39])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[39]
                         net (fo=1, routed)           0.635    73.795    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[474]
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)       -0.039    58.898    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[519]
  -------------------------------------------------------------------
                         required time                         58.898    
                         arrival time                         -73.795    
  -------------------------------------------------------------------
                         slack                                -14.897    

Slack (VIOLATED) :        -14.891ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.058ns  (logic 14.203ns (78.653%)  route 3.855ns (21.347%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.811ns = ( 59.011 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.654    59.133    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.612 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.614    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.866 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    61.922    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.174 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.176    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.428 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.430    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.682 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.684    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.936 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.938    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.190 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.192    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.444 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.446    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.698 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.700    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.952 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.954    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[38])
                                                      0.972    72.926 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.772    73.698    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[473]
    SLICE_X57Y100        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.244    59.011    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]/C
                         clock pessimism              0.000    59.011    
                         clock uncertainty           -0.172    58.839    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)       -0.032    58.807    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[518]
  -------------------------------------------------------------------
                         required time                         58.807    
                         arrival time                         -73.698    
  -------------------------------------------------------------------
                         slack                                -14.891    

Slack (VIOLATED) :        -14.887ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.182ns  (logic 14.203ns (78.115%)  route 3.979ns (21.885%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.661    73.822    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[476]
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.002    58.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[521]
  -------------------------------------------------------------------
                         required time                         58.935    
                         arrival time                         -73.822    
  -------------------------------------------------------------------
                         slack                                -14.887    

Slack (VIOLATED) :        -14.881ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.151ns  (logic 14.203ns (78.247%)  route 3.948ns (21.753%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[47])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[47]
                         net (fo=1, routed)           0.631    73.791    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[482]
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X79Y99         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X79Y99         FDRE (Setup_fdre_C_D)       -0.027    58.910    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[527]
  -------------------------------------------------------------------
                         required time                         58.910    
                         arrival time                         -73.791    
  -------------------------------------------------------------------
                         slack                                -14.881    

Slack (VIOLATED) :        -14.861ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.128ns  (logic 14.203ns (78.350%)  route 3.925ns (21.650%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[14])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[14]
                         net (fo=1, routed)           0.607    73.767    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[449]
    SLICE_X78Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y98         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y98         FDRE (Setup_fdre_C_D)       -0.031    58.906    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[494]
  -------------------------------------------------------------------
                         required time                         58.906    
                         arrival time                         -73.767    
  -------------------------------------------------------------------
                         slack                                -14.861    

Slack (VIOLATED) :        -14.857ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.150ns  (logic 14.203ns (78.252%)  route 3.947ns (21.748%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 59.109 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.888    59.368    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/AsyncInput
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.847 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.849    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/CARRYCASCOUT
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    62.101 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    62.157    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.409 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.411    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.665    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.917 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.919    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    67.171 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    67.173    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X2Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.425 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.427    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X2Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.679 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.681    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.933 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.935    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    72.187 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    72.189    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.972    73.161 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.630    73.790    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/D[456]
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.343    59.109    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/clk
    SLICE_X78Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]/C
                         clock pessimism              0.000    59.109    
                         clock uncertainty           -0.172    58.937    
    SLICE_X78Y95         FDRE (Setup_fdre_C_D)       -0.004    58.933    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[0].Inst_Sampler_TDC/SampledTaps_reg[501]
  -------------------------------------------------------------------
                         required time                         58.933    
                         arrival time                         -73.790    
  -------------------------------------------------------------------
                         slack                                -14.857    

Slack (VIOLATED) :        -14.813ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[485]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.200ns  (tdc_diff_clock_clk_p rise@55.200ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@55.000ns)
  Data Path Delay:        18.023ns  (logic 14.203ns (78.804%)  route 3.820ns (21.196%))
  Logic Levels:           12  (DSP48E1=11 LUT6=1)
  Clock Path Skew:        3.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 59.026 - 55.200 ) 
    Source Clock Delay      (SCD):    0.640ns = ( 55.640 - 55.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                     55.000    55.000 r  
    SLICE_X61Y74         LUT6                         0.000    55.000 r  <hidden>
                         net (fo=10, routed)          0.640    55.640    <hidden>
    SLICE_X64Y73         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDCE (Prop_fdce_C_Q)         0.379    56.019 r  <hidden>
                         net (fo=1, routed)           1.355    57.374    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I5_O)        0.105    57.479 r  <hidden>
                         net (fo=2, routed)           1.654    59.133    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      1.479    60.612 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    60.614    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    61.866 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056    61.922    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    63.174 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    63.176    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    64.428 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    64.430    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    65.682 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    65.684    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst_n_0
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    66.936 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    66.938    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[5].DSP48E1_inst_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    68.190 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    68.192    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[6].DSP48E1_inst_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    69.444 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    69.446    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[7].DSP48E1_inst_n_0
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    70.698 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    70.700    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[8].DSP48E1_inst_n_0
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      1.252    71.952 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002    71.954    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[9].DSP48E1_inst_n_0
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[5])
                                                      0.972    72.926 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[10].DSP48E1_inst/P[5]
                         net (fo=1, routed)           0.737    73.663    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[440]
    SLICE_X54Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[485]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                     55.200    55.200 r  
    C11                                               0.000    55.200 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    55.200    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.869    56.069 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.620    57.689    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    57.767 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.260    59.026    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X54Y95         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[485]/C
                         clock pessimism              0.000    59.026    
                         clock uncertainty           -0.172    58.854    
    SLICE_X54Y95         FDRE (Setup_fdre_C_D)       -0.004    58.850    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[485]
  -------------------------------------------------------------------
                         required time                         58.850    
                         arrival time                         -73.663    
  -------------------------------------------------------------------
                         slack                                -14.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.704ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.668ns (17.012%)  route 3.259ns (82.988%))
  Logic Levels:           3  (DSP48E1=2 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[39])
                                                      0.262     2.663 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/P[39]
                         net (fo=1, routed)           1.263     3.927    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[42]
    SLICE_X61Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.821     1.985    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X61Y75         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[87]/C
                         clock pessimism              0.000     1.985    
                         clock uncertainty            0.172     2.157    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.066     2.223    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[87]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[212]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.937ns  (logic 1.481ns (37.622%)  route 2.456ns (62.378%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[20])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[20]
                         net (fo=1, routed)           0.400     3.937    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[167]
    SLICE_X58Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[212]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.827     1.991    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[212]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.172     2.163    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.053     2.216    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[212]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 1.481ns (37.374%)  route 2.482ns (62.626%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[46])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[46]
                         net (fo=1, routed)           0.426     3.963    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[193]
    SLICE_X59Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.835     1.999    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X59Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[238]/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.172     2.171    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.071     2.242    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[238]
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.481ns (37.528%)  route 2.465ns (62.472%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[4])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[4]
                         net (fo=1, routed)           0.410     3.946    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[151]
    SLICE_X58Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.830     1.994    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[196]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.172     2.166    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.059     2.225    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[196]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           3.946    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.722ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[197]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 1.481ns (37.593%)  route 2.459ns (62.407%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[5])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[5]
                         net (fo=1, routed)           0.403     3.940    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[152]
    SLICE_X58Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.830     1.994    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y83         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[197]/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.172     2.166    
    SLICE_X58Y83         FDRE (Hold_fdre_C_D)         0.052     2.218    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[197]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.723ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 1.481ns (37.568%)  route 2.461ns (62.432%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[38])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[38]
                         net (fo=1, routed)           0.406     3.942    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[185]
    SLICE_X61Y92         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.836     2.000    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X61Y92         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[230]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty            0.172     2.172    
    SLICE_X61Y92         FDRE (Hold_fdre_C_D)         0.047     2.219    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[230]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           3.942    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[213]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.481ns (37.476%)  route 2.471ns (62.524%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[21])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[21]
                         net (fo=1, routed)           0.416     3.952    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[168]
    SLICE_X58Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[213]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.827     1.991    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[213]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.172     2.163    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.064     2.227    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[213]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[233]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 1.481ns (37.290%)  route 2.491ns (62.710%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[41])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[41]
                         net (fo=1, routed)           0.435     3.972    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[188]
    SLICE_X59Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[233]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.835     1.999    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X59Y88         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[233]/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.172     2.171    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.075     2.246    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[233]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           3.972    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.481ns (37.455%)  route 2.473ns (62.545%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[7])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[7]
                         net (fo=1, routed)           0.418     3.954    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[154]
    SLICE_X58Y81         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.828     1.992    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y81         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[199]/C
                         clock pessimism              0.000     1.992    
                         clock uncertainty            0.172     2.164    
    SLICE_X58Y81         FDRE (Hold_fdre_C_D)         0.063     2.227    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[199]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 <hidden>
                            (clock source 'design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[215]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tdc_diff_clock_clk_p rise@0.000ns - design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 1.481ns (37.455%)  route 2.473ns (62.545%))
  Logic Levels:           6  (DSP48E1=5 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_Divider_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X61Y74         LUT6                         0.000     0.000 r  <hidden>
                         net (fo=10, routed)          1.009     1.009    <hidden>
    SLICE_X65Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.054 r  <hidden>
                         net (fo=2, routed)           0.985     2.038    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/AsyncInput
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_CARRYIN_CARRYCASCOUT)
                                                      0.361     2.399 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     2.401    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/CARRYCASCOUT
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.672 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.056     2.728    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[1].DSP48E1_inst_n_0
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     2.999 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.001    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[2].DSP48E1_inst_n_0
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_CARRYCASCOUT)
                                                      0.271     3.272 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst/CARRYCASCOUT
                         net (fo=1, routed)           0.002     3.274    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[3].DSP48E1_inst_n_0
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_CARRYCASCIN_P[23])
                                                      0.262     3.536 r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_TDC/Gen_DSP48E1_TDC[4].DSP48E1_inst/P[23]
                         net (fo=1, routed)           0.418     3.954    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/D[170]
    SLICE_X58Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[215]/D
  -------------------------------------------------------------------    -------------------

                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.439     0.439 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.695     1.134    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.164 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.827     1.991    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/clk
    SLICE_X58Y80         FDRE                                         r  design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[215]/C
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.172     2.163    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.064     2.227    design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_DSP_TDC_0/U0/Inst_AXI4Stream_DSP_TDC_Wrapper/VirtualTDL[1].Inst_Sampler_TDC/SampledTaps_reg[215]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  1.727    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  tdc_diff_clock_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.575ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.166ns  (logic 0.433ns (19.990%)  route 1.733ns (80.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.733     2.166    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[3]
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)       -0.059     4.741    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          4.741    
                         arrival time                          -2.166    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.157ns  (logic 0.433ns (20.076%)  route 1.724ns (79.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.724     2.157    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[4]
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -2.157    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.963ns  (logic 0.348ns (17.727%)  route 1.615ns (82.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.615     1.963    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[5]
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)       -0.177     4.623    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          4.623    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.949ns  (logic 0.348ns (17.859%)  route 1.601ns (82.141%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           1.601     1.949    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[5]
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)       -0.176     4.624    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          4.624    
                         arrival time                          -1.949    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.106ns  (logic 0.379ns (17.999%)  route 1.727ns (82.001%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/C
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           1.727     2.106    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[3]
    SLICE_X30Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X30Y8          FDRE (Setup_fdre_C_D)       -0.015     4.785    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -2.106    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        2.067ns  (logic 0.379ns (18.333%)  route 1.688ns (81.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.688     2.067    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[2]
    SLICE_X63Y25         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X63Y25         FDRE (Setup_fdre_C_D)       -0.047     4.753    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.067    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.766ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.992ns  (logic 0.379ns (19.028%)  route 1.613ns (80.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/C
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           1.613     1.992    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[2]
    SLICE_X31Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X31Y8          FDRE (Setup_fdre_C_D)       -0.042     4.758    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                          4.758    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  2.766    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.961ns  (logic 0.379ns (19.325%)  route 1.582ns (80.675%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/C
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           1.582     1.961    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[20]
    SLICE_X36Y15         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X36Y15         FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  2.800    

Slack (MET) :             2.887ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.698ns  (logic 0.348ns (20.494%)  route 1.350ns (79.506%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/C
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           1.350     1.698    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[27]
    SLICE_X65Y51         FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X65Y51         FDRE (Setup_fdre_C_D)       -0.215     4.585    design_1_i/TDC_Calib/TDC/Ch2/TDCChannelSlice_2/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                          -1.698    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.934ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             tdc_diff_clock_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.800ns  (MaxDelay Path 4.800ns)
  Data Path Delay:        1.827ns  (logic 0.379ns (20.740%)  route 1.448ns (79.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.800ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           1.448     1.827    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/src_hsdata_ff[4]
    SLICE_X35Y8          FDRE                                         r  design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.800     4.800    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.039     4.761    design_1_i/TDC_Calib/TDC/Ch1/TDCChannelSlice_1/U0/inst_cdc_self_handshake_from_axi_to_tdc/Inst_xpm_cdc_handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          4.761    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  2.934    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        3.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        0.938ns  (logic 0.379ns (40.424%)  route 0.559ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 11.258 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns = ( 6.370 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     6.370    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.379     6.749 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.559     7.307    <hidden>
    SLICE_X37Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.258    11.258    <hidden>
    SLICE_X37Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.067    11.325    
                         clock uncertainty           -0.074    11.251    
    SLICE_X37Y75         FDCE (Recov_fdce_C_CLR)     -0.331    10.920    <hidden>
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (aclk rise@10.000ns - clk rise@5.000ns)
  Data Path Delay:        0.938ns  (logic 0.379ns (40.424%)  route 0.559ns (59.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 11.258 - 10.000 ) 
    Source Clock Delay      (SCD):    1.370ns = ( 6.370 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.370     6.370    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.379     6.749 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.559     7.307    <hidden>
    SLICE_X37Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.258    11.258    <hidden>
    SLICE_X37Y75         FDCE                                         r  <hidden>
                         clock pessimism              0.067    11.325    
                         clock uncertainty           -0.074    11.251    
    SLICE_X37Y75         FDCE (Recov_fdce_C_CLR)     -0.331    10.920    <hidden>
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  3.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.247%)  route 0.238ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.238     0.939    <hidden>
    SLICE_X37Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.825     0.825    <hidden>
    SLICE_X37Y75         FDCE                                         r  <hidden>
                         clock pessimism             -0.234     0.591    
                         clock uncertainty            0.074     0.664    
    SLICE_X37Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.572    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.247%)  route 0.238ns (62.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.561     0.561    design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_clk
    SLICE_X33Y77         FDRE                                         r  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  design_1_i/TDC_Calib/AXI4_TDC_Wrapper_1/U0/axi4_wrapper_inst/axi4_inst/Inst_xpm_cdc_handshake/dest_req_ext_ff_reg/Q
                         net (fo=10, routed)          0.238     0.939    <hidden>
    SLICE_X37Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.825     0.825    <hidden>
    SLICE_X37Y75         FDCE                                         r  <hidden>
                         clock pessimism             -0.234     0.591    
                         clock uncertainty            0.074     0.664    
    SLICE_X37Y75         FDCE (Remov_fdce_C_CLR)     -0.092     0.572    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.433ns (10.156%)  route 3.830ns (89.844%))
  Logic Levels:           0  
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.380    -1.086    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433    -0.653 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.830     3.178    <hidden>
    SLICE_X49Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.254    11.254    <hidden>
    SLICE_X49Y77         FDCE                                         r  <hidden>
                         clock pessimism              0.067    11.321    
                         clock uncertainty           -0.074    11.246    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.331    10.915    <hidden>
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (aclk rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.433ns (10.156%)  route 3.830ns (89.844%))
  Logic Levels:           0  
  Clock Path Skew:        2.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 11.254 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.380    -1.086    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433    -0.653 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.830     3.178    <hidden>
    SLICE_X49Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)      10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.254    11.254    <hidden>
    SLICE_X49Y77         FDCE                                         r  <hidden>
                         clock pessimism              0.067    11.321    
                         clock uncertainty           -0.074    11.246    
    SLICE_X49Y77         FDCE (Recov_fdce_C_CLR)     -0.331    10.915    <hidden>
  -------------------------------------------------------------------
                         required time                         10.915    
                         arrival time                          -3.178    
  -------------------------------------------------------------------
                         slack                                  7.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.347ns (9.719%)  route 3.223ns (90.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.223     2.062    <hidden>
    SLICE_X49Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.364     1.364    <hidden>
    SLICE_X49Y77         FDCE                                         r  <hidden>
                         clock pessimism             -0.067     1.297    
                         clock uncertainty            0.074     1.371    
    SLICE_X49Y77         FDCE (Remov_fdce_C_CLR)     -0.192     1.179    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (aclk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.347ns (9.719%)  route 3.223ns (90.281%))
  Logic Levels:           0  
  Clock Path Skew:        2.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.223     2.062    <hidden>
    SLICE_X49Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock aclk rise edge)       0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.364     1.364    <hidden>
    SLICE_X49Y77         FDCE                                         r  <hidden>
                         clock pessimism             -0.067     1.297    
                         clock uncertainty            0.074     1.371    
    SLICE_X49Y77         FDCE (Remov_fdce_C_CLR)     -0.192     1.179    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.882    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.760ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.433ns (10.377%)  route 3.740ns (89.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 6.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.380    -1.086    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433    -0.653 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.740     3.087    <hidden>
    SLICE_X50Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.250     6.250    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.067     6.317    
                         clock uncertainty           -0.074     6.242    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.258     5.984    <hidden>
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.433ns (10.377%)  route 3.740ns (89.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 6.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.380    -1.086    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433    -0.653 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.740     3.087    <hidden>
    SLICE_X50Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.250     6.250    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.067     6.317    
                         clock uncertainty           -0.074     6.242    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.258     5.984    <hidden>
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  2.897    

Slack (MET) :             2.897ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 0.433ns (10.377%)  route 3.740ns (89.623%))
  Logic Levels:           0  
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 6.250 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.086ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.380    -1.086    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.433    -0.653 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.740     3.087    <hidden>
    SLICE_X50Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.250     6.250    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism              0.067     6.317    
                         clock uncertainty           -0.074     6.242    
    SLICE_X50Y73         FDCE (Recov_fdce_C_CLR)     -0.258     5.984    <hidden>
  -------------------------------------------------------------------
                         required time                          5.984    
                         arrival time                          -3.087    
  -------------------------------------------------------------------
                         slack                                  2.897    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.347ns (9.935%)  route 3.146ns (90.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.146     1.984    <hidden>
    SLICE_X50Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.067     1.292    
                         clock uncertainty            0.074     1.366    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.142     1.224    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.347ns (9.935%)  route 3.146ns (90.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.146     1.984    <hidden>
    SLICE_X50Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.067     1.292    
                         clock uncertainty            0.074     1.366    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.142     1.224    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.347ns (9.935%)  route 3.146ns (90.065%))
  Logic Levels:           0  
  Clock Path Skew:        2.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    -1.509ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849     0.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078    -4.225 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.852    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.775 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.266    -1.509    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X46Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.347    -1.162 f  design_1_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=13, routed)          3.146     1.984    <hidden>
    SLICE_X50Y73         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.359     1.359    <hidden>
    SLICE_X50Y73         FDCE                                         r  <hidden>
                         clock pessimism             -0.067     1.292    
                         clock uncertainty            0.074     1.366    
    SLICE_X50Y73         FDCE (Remov_fdce_C_CLR)     -0.142     1.224    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.760    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.590ns (7.184%)  route 7.623ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.791     7.130    <hidden>
    SLICE_X77Y144        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.322     8.548    <hidden>
    SLICE_X77Y144        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.857    
                         clock uncertainty           -0.074     8.782    
    SLICE_X77Y144        FDCE (Recov_fdce_C_CLR)     -0.331     8.451    <hidden>
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.590ns (7.184%)  route 7.623ns (92.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.791     7.130    <hidden>
    SLICE_X77Y144        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.322     8.548    <hidden>
    SLICE_X77Y144        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.857    
                         clock uncertainty           -0.074     8.782    
    SLICE_X77Y144        FDCE (Recov_fdce_C_CLR)     -0.331     8.451    <hidden>
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.130    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 0.590ns (7.220%)  route 7.582ns (92.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.750     7.089    <hidden>
    SLICE_X80Y146        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.329     8.555    <hidden>
    SLICE_X80Y146        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.864    
                         clock uncertainty           -0.074     8.789    
    SLICE_X80Y146        FDCE (Recov_fdce_C_CLR)     -0.258     8.531    <hidden>
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 0.590ns (7.220%)  route 7.582ns (92.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.750     7.089    <hidden>
    SLICE_X80Y146        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.329     8.555    <hidden>
    SLICE_X80Y146        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.864    
                         clock uncertainty           -0.074     8.789    
    SLICE_X80Y146        FDCE (Recov_fdce_C_CLR)     -0.258     8.531    <hidden>
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 0.590ns (7.220%)  route 7.582ns (92.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.750     7.089    <hidden>
    SLICE_X80Y146        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.329     8.555    <hidden>
    SLICE_X80Y146        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.864    
                         clock uncertainty           -0.074     8.789    
    SLICE_X80Y146        FDCE (Recov_fdce_C_CLR)     -0.258     8.531    <hidden>
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 0.590ns (7.297%)  route 7.496ns (92.703%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.664     7.003    <hidden>
    SLICE_X77Y143        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.322     8.548    <hidden>
    SLICE_X77Y143        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.857    
                         clock uncertainty           -0.074     8.782    
    SLICE_X77Y143        FDCE (Recov_fdce_C_CLR)     -0.331     8.451    <hidden>
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -7.003    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.590ns (7.285%)  route 7.509ns (92.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.677     7.016    <hidden>
    SLICE_X86Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.336     8.562    <hidden>
    SLICE_X86Y145        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.871    
                         clock uncertainty           -0.074     8.796    
    SLICE_X86Y145        FDCE (Recov_fdce_C_CLR)     -0.331     8.465    <hidden>
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.590ns (7.285%)  route 7.509ns (92.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.677     7.016    <hidden>
    SLICE_X86Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.336     8.562    <hidden>
    SLICE_X86Y145        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.871    
                         clock uncertainty           -0.074     8.796    
    SLICE_X86Y145        FDCE (Recov_fdce_C_CLR)     -0.331     8.465    <hidden>
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.590ns (7.285%)  route 7.509ns (92.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.677     7.016    <hidden>
    SLICE_X86Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.336     8.562    <hidden>
    SLICE_X86Y145        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.871    
                         clock uncertainty           -0.074     8.796    
    SLICE_X86Y145        FDCE (Recov_fdce_C_CLR)     -0.331     8.465    <hidden>
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  1.449    

Slack (MET) :             1.449ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.590ns (7.285%)  route 7.509ns (92.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 8.562 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.083ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.889     0.889 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.941    -3.987 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.546    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -2.465 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.383    -1.083    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.348    -0.735 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         5.832     5.098    <hidden>
    SLICE_X83Y130        LUT1 (Prop_lut1_I0_O)        0.242     5.340 f  <hidden>
                         net (fo=144, routed)         1.677     7.016    <hidden>
    SLICE_X86Y145        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E12                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.849    10.849 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.853    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.078     5.775 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.148    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.225 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       1.336     8.562    <hidden>
    SLICE_X86Y145        FDCE                                         r  <hidden>
                         clock pessimism              0.309     8.871    
                         clock uncertainty           -0.074     8.796    
    SLICE_X86Y145        FDCE (Recov_fdce_C_CLR)     -0.331     8.465    <hidden>
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                  1.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.928%)  route 0.330ns (70.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X71Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.330     0.009    <hidden>
    SLICE_X76Y65         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.864    -0.825    <hidden>
    SLICE_X76Y65         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.396    
    SLICE_X76Y65         FDCE (Remov_fdce_C_CLR)     -0.067    -0.463    <hidden>
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                           0.009    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.999%)  route 0.314ns (69.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.314    -0.007    <hidden>
    SLICE_X61Y55         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.837    -0.852    <hidden>
    SLICE_X61Y55         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.423    
    SLICE_X61Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.515    <hidden>
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.270%)  route 0.522ns (78.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.522     0.201    <hidden>
    SLICE_X65Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.840    -0.849    <hidden>
    SLICE_X65Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.420    
    SLICE_X65Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    <hidden>
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.270%)  route 0.522ns (78.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.522     0.201    <hidden>
    SLICE_X65Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.840    -0.849    <hidden>
    SLICE_X65Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.420    
    SLICE_X65Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    <hidden>
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.270%)  route 0.522ns (78.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.522     0.201    <hidden>
    SLICE_X65Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.840    -0.849    <hidden>
    SLICE_X65Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.420    
    SLICE_X65Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    <hidden>
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.270%)  route 0.522ns (78.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.522     0.201    <hidden>
    SLICE_X65Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.840    -0.849    <hidden>
    SLICE_X65Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.420    
    SLICE_X65Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    <hidden>
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.151%)  route 0.526ns (78.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.526     0.204    <hidden>
    SLICE_X64Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.840    -0.849    <hidden>
    SLICE_X64Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.420    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    <hidden>
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.151%)  route 0.526ns (78.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.564    -0.462    <hidden>
    SLICE_X53Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.321 f  <hidden>
                         net (fo=28, routed)          0.526     0.204    <hidden>
    SLICE_X64Y56         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.840    -0.849    <hidden>
    SLICE_X64Y56         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.420    
    SLICE_X64Y56         FDCE (Remov_fdce_C_CLR)     -0.092    -0.512    <hidden>
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                           0.204    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.164ns (23.236%)  route 0.542ns (76.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.565    -0.461    <hidden>
    SLICE_X70Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.297 f  <hidden>
                         net (fo=28, routed)          0.542     0.245    <hidden>
    SLICE_X72Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.866    -0.823    <hidden>
    SLICE_X72Y58         FDCE                                         r  <hidden>
                         clock pessimism              0.429    -0.394    
    SLICE_X72Y58         FDCE (Remov_fdce_C_CLR)     -0.092    -0.486    <hidden>
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.227ns (22.289%)  route 0.791ns (77.711%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.825    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.372    -1.547 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.052    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.026 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.568    -0.458    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X39Y54         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.128    -0.330 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=391, routed)         0.327    -0.003    <hidden>
    SLICE_X38Y57         LUT1 (Prop_lut1_I0_O)        0.099     0.096 f  <hidden>
                         net (fo=14, routed)          0.464     0.560    <hidden>
    SLICE_X42Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E12                  IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.900    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.157    -2.257 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.718    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.689 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=18840, routed)       0.910    -0.779    <hidden>
    SLICE_X42Y48         FDCE                                         r  <hidden>
                         clock pessimism              0.658    -0.121    
    SLICE_X42Y48         FDCE (Remov_fdce_C_CLR)     -0.067    -0.188    <hidden>
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :            2  Failing Endpoints,  Worst Slack       -4.398ns,  Total Violation       -8.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.398ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.774%)  route 0.382ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        -3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.876ns = ( 5.876 - 5.000 ) 
    Source Clock Delay      (SCD):    4.209ns = ( 9.009 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.510     9.009    <hidden>
    SLICE_X43Y27         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDPE (Prop_fdpe_C_Q)         0.379     9.388 f  <hidden>
                         net (fo=4, routed)           0.382     9.771    <hidden>
    SLICE_X43Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X44Y59         LUT5                         0.000     5.000 r  <hidden>
                         net (fo=3, routed)           0.876     5.876    <hidden>
    SLICE_X43Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.876    
                         clock uncertainty           -0.172     5.704    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.331     5.373    <hidden>
  -------------------------------------------------------------------
                         required time                          5.373    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                 -4.398    

Slack (VIOLATED) :        -4.394ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.100ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall@2.500ns - tdc_diff_clock_clk_p rise@2.400ns)
  Data Path Delay:        0.899ns  (logic 0.379ns (42.178%)  route 0.520ns (57.822%))
  Logic Levels:           0  
  Clock Path Skew:        -3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 3.611 - 2.500 ) 
    Source Clock Delay      (SCD):    4.207ns = ( 6.607 - 2.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     3.309 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     5.017    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     5.099 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.508     6.607    <hidden>
    SLICE_X43Y26         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDPE (Prop_fdpe_C_Q)         0.379     6.986 f  <hidden>
                         net (fo=7, routed)           0.520     7.506    <hidden>
    SLICE_X43Y28         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                      2.500     2.500 f  
    SLICE_X44Y59         LUT5                         0.000     2.500 f  <hidden>
                         net (fo=3, routed)           1.111     3.611    <hidden>
    SLICE_X43Y28         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000     3.611    
                         clock uncertainty           -0.172     3.439    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.327     3.112    <hidden>
  -------------------------------------------------------------------
                         required time                          3.112    
                         arrival time                          -7.506    
  -------------------------------------------------------------------
                         slack                                 -4.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.140%)  route 0.178ns (55.860%))
  Logic Levels:           0  
  Clock Path Skew:        -1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.624     1.696    <hidden>
    SLICE_X43Y27         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.837 f  <hidden>
                         net (fo=4, routed)           0.178     2.015    <hidden>
    SLICE_X43Y29         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y59         LUT5                         0.000     0.000 r  <hidden>
                         net (fo=3, routed)           0.590     0.590    <hidden>
    SLICE_X43Y29         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.590    
                         clock uncertainty            0.172     0.762    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.670    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  1.345    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.100ns  (design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall@57.500ns - tdc_diff_clock_clk_p rise@57.600ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.288%)  route 0.259ns (64.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns = ( 58.235 - 57.500 ) 
    Source Clock Delay      (SCD):    1.694ns = ( 59.294 - 57.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                     57.600    57.600 r  
    C11                                               0.000    57.600 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    57.600    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404    58.004 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640    58.644    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027    58.671 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.622    59.294    <hidden>
    SLICE_X43Y26         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDPE (Prop_fdpe_C_Q)         0.141    59.435 f  <hidden>
                         net (fo=7, routed)           0.259    59.693    <hidden>
    SLICE_X43Y28         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch1/InputLogic_1/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                     57.500    57.500 f  
    SLICE_X44Y59         LUT5                         0.000    57.500 f  <hidden>
                         net (fo=3, routed)           0.735    58.235    <hidden>
    SLICE_X43Y28         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000    58.235    
                         clock uncertainty            0.172    58.408    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.085    58.323    <hidden>
  -------------------------------------------------------------------
                         required time                        -58.323    
                         arrival time                          59.693    
  -------------------------------------------------------------------
                         slack                                  1.371    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :            2  Failing Endpoints,  Worst Slack       -4.625ns,  Total Violation       -9.212ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.921ns  (logic 0.379ns (41.165%)  route 0.542ns (58.835%))
  Logic Levels:           0  
  Clock Path Skew:        -3.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 5.755 - 5.000 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 9.029 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.530     9.029    <hidden>
    SLICE_X35Y46         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDPE (Prop_fdpe_C_Q)         0.379     9.408 f  <hidden>
                         net (fo=4, routed)           0.542     9.950    <hidden>
    SLICE_X34Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X45Y58         LUT5                         0.000     5.000 r  <hidden>
                         net (fo=3, routed)           0.755     5.755    <hidden>
    SLICE_X34Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.755    
                         clock uncertainty           -0.172     5.583    
    SLICE_X34Y45         FDCE (Recov_fdce_C_CLR)     -0.258     5.325    <hidden>
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.587ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.100ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall@2.500ns - tdc_diff_clock_clk_p rise@2.400ns)
  Data Path Delay:        0.706ns  (logic 0.379ns (53.690%)  route 0.327ns (46.310%))
  Logic Levels:           0  
  Clock Path Skew:        -3.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 3.248 - 2.500 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 6.629 - 2.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     3.309 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     5.017    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     5.099 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.530     6.629    <hidden>
    SLICE_X36Y44         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.379     7.008 f  <hidden>
                         net (fo=7, routed)           0.327     7.335    <hidden>
    SLICE_X37Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                      2.500     2.500 f  
    SLICE_X45Y58         LUT5                         0.000     2.500 f  <hidden>
                         net (fo=3, routed)           0.748     3.248    <hidden>
    SLICE_X37Y44         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000     3.248    
                         clock uncertainty           -0.172     3.076    
    SLICE_X37Y44         FDCE (Recov_fdce_C_CLR)     -0.327     2.749    <hidden>
  -------------------------------------------------------------------
                         required time                          2.749    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 -4.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.100ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall@57.500ns - tdc_diff_clock_clk_p rise@57.600ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.138%)  route 0.152ns (51.862%))
  Logic Levels:           0  
  Clock Path Skew:        -1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.528ns = ( 58.028 - 57.500 ) 
    Source Clock Delay      (SCD):    1.709ns = ( 59.309 - 57.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                     57.600    57.600 r  
    C11                                               0.000    57.600 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    57.600    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404    58.004 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640    58.644    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027    58.671 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.637    59.309    <hidden>
    SLICE_X36Y44         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.141    59.450 f  <hidden>
                         net (fo=7, routed)           0.152    59.601    <hidden>
    SLICE_X37Y44         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                     57.500    57.500 f  
    SLICE_X45Y58         LUT5                         0.000    57.500 f  <hidden>
                         net (fo=3, routed)           0.528    58.028    <hidden>
    SLICE_X37Y44         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000    58.028    
                         clock uncertainty            0.172    58.200    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.085    58.115    <hidden>
  -------------------------------------------------------------------
                         required time                        -58.115    
                         arrival time                          59.601    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.487ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.189%)  route 0.260ns (64.811%))
  Logic Levels:           0  
  Clock Path Skew:        -1.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.637     1.709    <hidden>
    SLICE_X35Y46         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDPE (Prop_fdpe_C_Q)         0.141     1.850 f  <hidden>
                         net (fo=4, routed)           0.260     2.109    <hidden>
    SLICE_X34Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Ch2/InputLogic_2/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X45Y58         LUT5                         0.000     0.000 r  <hidden>
                         net (fo=3, routed)           0.517     0.517    <hidden>
    SLICE_X34Y45         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.517    
                         clock uncertainty            0.172     0.689    
    SLICE_X34Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.622    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  1.487    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  tdc_diff_clock_clk_p
  To Clock:  design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn

Setup :            2  Failing Endpoints,  Worst Slack       -4.595ns,  Total Violation       -9.035ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.595ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.100ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall@2.500ns - tdc_diff_clock_clk_p rise@2.400ns)
  Data Path Delay:        0.675ns  (logic 0.379ns (56.186%)  route 0.296ns (43.814%))
  Logic Levels:           0  
  Clock Path Skew:        -3.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.538ns = ( 3.038 - 2.500 ) 
    Source Clock Delay      (SCD):    4.060ns = ( 6.460 - 2.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      2.400     2.400 r  
    C11                                               0.000     2.400 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.400    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     3.309 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     5.017    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     5.099 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.361     6.460    <hidden>
    SLICE_X47Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDPE (Prop_fdpe_C_Q)         0.379     6.839 f  <hidden>
                         net (fo=7, routed)           0.296     7.135    <hidden>
    SLICE_X47Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                      2.500     2.500 f  
    SLICE_X44Y74         LUT5                         0.000     2.500 f  <hidden>
                         net (fo=3, routed)           0.538     3.038    <hidden>
    SLICE_X47Y75         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000     3.038    
                         clock uncertainty           -0.172     2.866    
    SLICE_X47Y75         FDCE (Recov_fdce_C_CLR)     -0.327     2.539    <hidden>
  -------------------------------------------------------------------
                         required time                          2.539    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                 -4.595    

Slack (VIOLATED) :        -4.439ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.200ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise@5.000ns - tdc_diff_clock_clk_p rise@4.800ns)
  Data Path Delay:        0.659ns  (logic 0.379ns (57.476%)  route 0.280ns (42.524%))
  Logic Levels:           0  
  Clock Path Skew:        -3.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.588ns = ( 5.588 - 5.000 ) 
    Source Clock Delay      (SCD):    4.064ns = ( 8.864 - 4.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      4.800     4.800 r  
    C11                                               0.000     4.800 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     4.800    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.909     5.709 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.709     7.417    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.082     7.499 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       1.365     8.864    <hidden>
    SLICE_X48Y78         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDPE (Prop_fdpe_C_Q)         0.379     9.243 f  <hidden>
                         net (fo=4, routed)           0.280     9.524    <hidden>
    SLICE_X48Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      5.000     5.000 r  
    SLICE_X44Y74         LUT5                         0.000     5.000 r  <hidden>
                         net (fo=3, routed)           0.588     5.588    <hidden>
    SLICE_X48Y77         FDCE                                         r  <hidden>
                         clock pessimism              0.000     5.588    
                         clock uncertainty           -0.172     5.416    
    SLICE_X48Y77         FDCE (Recov_fdce_C_CLR)     -0.331     5.085    <hidden>
  -------------------------------------------------------------------
                         required time                          5.085    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                 -4.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.415ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise@0.000ns - tdc_diff_clock_clk_p rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.143%)  route 0.129ns (47.857%))
  Logic Levels:           0  
  Clock Path Skew:        -1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                      0.000     0.000 r  
    C11                                               0.000     0.000 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404     0.404 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640     1.044    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.071 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.556     1.627    <hidden>
    SLICE_X48Y78         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDPE (Prop_fdpe_C_Q)         0.141     1.768 f  <hidden>
                         net (fo=4, routed)           0.129     1.897    <hidden>
    SLICE_X48Y77         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn rise edge)
                                                      0.000     0.000 r  
    SLICE_X44Y74         LUT5                         0.000     0.000 r  <hidden>
                         net (fo=3, routed)           0.403     0.403    <hidden>
    SLICE_X48Y77         FDCE                                         r  <hidden>
                         clock pessimism              0.000     0.403    
                         clock uncertainty            0.172     0.575    
    SLICE_X48Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.483    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by tdc_diff_clock_clk_p  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -0.100ns  (design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall@57.500ns - tdc_diff_clock_clk_p rise@57.600ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.697%)  route 0.149ns (51.303%))
  Logic Levels:           0  
  Clock Path Skew:        -1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns = ( 57.846 - 57.500 ) 
    Source Clock Delay      (SCD):    1.624ns = ( 59.224 - 57.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tdc_diff_clock_clk_p rise edge)
                                                     57.600    57.600 r  
    C11                                               0.000    57.600 r  tdc_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    57.600    design_1_i/TDC_Calib/util_ds_buf_3/U0/IBUF_DS_P[0]
    C11                  IBUFDS (Prop_ibufds_I_O)     0.404    58.004 r  design_1_i/TDC_Calib/util_ds_buf_3/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.640    58.644    design_1_i/TDC_Calib/util_ds_buf_4/U0/BUFG_I[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027    58.671 r  design_1_i/TDC_Calib/util_ds_buf_4/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O
                         net (fo=12036, routed)       0.553    59.224    <hidden>
    SLICE_X47Y74         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDPE (Prop_fdpe_C_Q)         0.141    59.365 f  <hidden>
                         net (fo=7, routed)           0.149    59.513    <hidden>
    SLICE_X47Y75         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/TDC_Calib/TDC/Sync/InputLogic_0/U0/Inst_StretcherToT_IL/AsyncEventIn fall edge)
                                                     57.500    57.500 f  
    SLICE_X44Y74         LUT5                         0.000    57.500 f  <hidden>
                         net (fo=3, routed)           0.346    57.846    <hidden>
    SLICE_X47Y75         FDCE                                         r  <hidden>  (IS_INVERTED)
                         clock pessimism              0.000    57.846    
                         clock uncertainty            0.172    58.019    
    SLICE_X47Y75         FDCE (Remov_fdce_C_CLR)     -0.085    57.934    <hidden>
  -------------------------------------------------------------------
                         required time                        -57.934    
                         arrival time                          59.513    
  -------------------------------------------------------------------
                         slack                                  1.580    





