
*** Running vivado
    with args -log system_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source system_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
Command: synth_design -top system_top -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2017.06' and will expire in -1531 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25735 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1194.902 ; gain = 305.555 ; free physical = 7465 ; free virtual = 24579
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:5]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:126]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:127]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:128]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:129]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:130]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:131]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:132]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:133]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:134]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:135]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:136]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:140]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:141]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:142]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:143]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:144]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:146]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:147]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:148]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:149]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:152]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:153]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:154]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:155]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:156]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:158]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:159]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:160]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:161]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:163]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:164]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:165]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:166]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:167]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:168]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:328]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:329]
INFO: [Synth 8-638] synthesizing module 'memctl_sys_top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/memctl_sys_top.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/memctl_sys_top.v:112]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/memctl_sys_top.v:113]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/memctl_sys_top.v:114]
INFO: [Synth 8-638] synthesizing module 'memctl_mig' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:75]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 64 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 125 - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 8 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5000 - type: integer 
	Parameter tFAW bound to: 30000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 35000 - type: integer 
	Parameter tRCD bound to: 13750 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tRP bound to: 13750 - type: integer 
	Parameter tRRD bound to: 6000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: MEMCTL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: MEMCTL_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_tempmon' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:215]
INFO: [Synth 8-638] synthesizing module 'XADC' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44683]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (1#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44683]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_tempmon' (2#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MEMCTL_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: MEMCTL_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter SYS_RST_PORT bound to: TRUE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16181]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (5#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16181]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (6#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: FALSE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_clk_ibuf.v:83]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (7#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14583]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (8#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (9#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 337.500000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (10#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32656]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (11#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_0_infrastructure does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (12#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HP_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100101011000100110100000100010010000100011011000100111001000100010110000100010111000100110010000100100110000100110110000100100111000100110111000100100101 
	Parameter BANK_MAP bound to: 36'b000100111010000100010001000100010101 
	Parameter CAS_MAP bound to: 12'b000100010011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100100 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100101001 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100101000 
	Parameter WE_MAP bound to: 12'b000100010100 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter DATA0_MAP bound to: 96'b001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter DATA1_MAP bound to: 96'b001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110 
	Parameter DATA2_MAP bound to: 96'b001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010 
	Parameter DATA3_MAP bound to: 96'b001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000 
	Parameter DATA4_MAP bound to: 96'b000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100 
	Parameter DATA5_MAP bound to: 96'b000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000 
	Parameter DATA6_MAP bound to: 96'b000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111 
	Parameter DATA7_MAP bound to: 96'b000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000001001000000000100000000000001000000000010000000000000000000000111000000000110000000010001000000010110000000010010000000010011000000011001000000010101000000011000000000010111000000100011000000100010000000100100000000100111000000101000000000100101000000100001000000100000000100001001000100000111000100000011000100000101000100000110000100000000000100000010000100000100001000001001001000000100001000000010001000000001001000000111001000000110001000000011001000000000001000010100001000010000001000010110001000010111001000011000001000010101001000010011001000010010001000100000001000100001001000100101001000100100001000100010001000100111001000100011001000100110001000110001001000110010001000110101001000110110001000111001001000110011001000110100001000110111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101000000010100000000100110000100000001001000000101001000010001001000101000001000111000 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000011 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000100000000000100000000000000000010000000100000000000000000000000000000000000000000000000000010000000000000000001000000000000010000000000100000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000000001000000000000010000000000100000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000100000000000100000000000000000010000000100000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: C - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter INT_DELAY bound to: 0.479200 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.500000 - type: float 
	Parameter MC_OCLK_DELAY bound to: 17.060400 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:595]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (13#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21909]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:22125]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (14#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:22125]
INFO: [Synth 8-638] synthesizing module 'IOBUF_DCIEN' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17606]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_DCIEN' (15#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17606]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17464]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_DIFF_OUT_DCIEN' (16#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17464]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_pd' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_pd.v:70]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16059]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDDR' (17#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16059]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_pd' (18#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_pd.v:70]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_DCIEN' requires 9 connections, but only 8 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1260]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:112]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo' (19#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1427]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized0' (19#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1444]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized1' (19#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1461]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_mc_phy' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000011 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000000001000000000000010000000000100000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0111 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0001 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000100000000000100000000000000000010000000100000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b1111 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 11 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 2500.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 1296.500000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 793.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 410.500000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 19.531250 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 1230.468750 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 1271.250000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 2089.500000 - type: float 
	Parameter PO_DELAY bound to: 3261.375000 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2471 - type: integer 
	Parameter PO_DELAY_INT bound to: 3261 - type: integer 
	Parameter PI_OFFSET bound to: -1710 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 790.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 790.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 40 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b0111 
	Parameter DATA_CTL_N bound to: 4'b0111 
	Parameter BITLANES bound to: 48'b000000000000000111111111001111111110001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000001000000000000010000000000100000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0111 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 3 - type: integer 
	Parameter N_DATA_LANES bound to: 3 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:750]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_if_post_fifo' (20#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized2' (20#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32342]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: NONE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (21#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32342]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17265]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (22#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (23#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (24#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000100000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (25#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:16194]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:19667]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (26#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:19667]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (27#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (28#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25287]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io' (29#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized3' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000010000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized0' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized0 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized0' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized4' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000001000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (30#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized1' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized1 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized1' (30#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (31#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (32#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570]
INFO: [Synth 8-226] default block is never used [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32554]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (33#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32554]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-3848] Net D_pi_dqs_out_of_range in module/entity mig_7series_v4_0_ddr_phy_4lanes does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:516]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0001 
	Parameter BITLANES bound to: 48'b011111010100101111110000100011111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000010 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0001 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 1 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized5' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized2' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized2 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized2' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b100011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized6' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b100011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized40' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized40' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized41' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized41' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized42' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized42' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized43' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized43' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized44' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized44' (34#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized3' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized3 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized3' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b101111110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized7' (34#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:21923]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b101111110000 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized45' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized45' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized46' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized46' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized47' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized47' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized48' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized48' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized49' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized49' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized50' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized50' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized51' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized51' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized4' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized4 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized4' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b011111010100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 40 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized8' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter OCLK_DELAY bound to: 34 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized2' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32479]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized2' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized2' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25975]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b011111010100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized52' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized52' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized53' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized53' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized54' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized54' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized55' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized55' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized56' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized56' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized57' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized57' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized58' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized58' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_0_ddr_byte_group_io__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized5' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized5 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized5' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized0' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized0' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570]
INFO: [Synth 8-226] default block is never used [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized0' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110000111111111000111111111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000100000000000100000000000000000010000000100000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized9' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized9' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized59' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized59' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized60' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized60' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized61' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized61' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized62' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized62' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized63' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized63' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized64' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized64' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized65' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized65' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized66' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized66' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized67' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized67' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized6' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized6 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized6 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized6' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized10' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized10' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b000111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized68' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized68' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized69' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized69' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized70' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized70' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized71' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized71' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized72' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized72' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized73' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized73' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized74' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized74' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized75' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized75' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized76' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized76' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized7' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized7 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized7 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized7' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: C - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: NONE - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 34 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: TRUE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 0 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 000 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized11' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_of_pre_fifo__parameterized11' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000100000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized77' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized77' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized78' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized78' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized79' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized79' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized80' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized80' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized81' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized81' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized82' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized82' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized83' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized83' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized84' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized84' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized85' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized85' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:25860]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_group_io__parameterized8' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized8 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_0_ddr_byte_lane__parameterized8 does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_byte_lane__parameterized8' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL__parameterized1' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL__parameterized1' (35#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:32570]
INFO: [Synth 8-226] default block is never used [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:739]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_4lanes__parameterized1' (35#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_4lanes.v:72]
WARNING: [Synth 8-5788] Register ddr_phy_4lanes_0.aux_out_reg in module mig_7series_v4_0_ddr_mc_phy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:1155]
WARNING: [Synth 8-5788] Register ddr_phy_4lanes_0.aux_out_reg in module mig_7series_v4_0_ddr_mc_phy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:1132]
WARNING: [Synth 8-5788] Register ddr_phy_4lanes_1.aux_out_reg in module mig_7series_v4_0_ddr_mc_phy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:1410]
WARNING: [Synth 8-5788] Register ddr_phy_4lanes_1.aux_out_reg in module mig_7series_v4_0_ddr_mc_phy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:1387]
WARNING: [Synth 8-5788] Register ddr_phy_4lanes_2.aux_out_reg in module mig_7series_v4_0_ddr_mc_phy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:1659]
WARNING: [Synth 8-5788] Register ddr_phy_4lanes_2.aux_out_reg in module mig_7series_v4_0_ddr_mc_phy is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:1636]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy' (36#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_0_ddr_mc_phy' requires 89 connections, but only 88 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:730]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_0_ddr_mc_phy_wrapper does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:227]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_mc_phy_wrapper' (37#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_calib_top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BANK_TYPE bound to: HP_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000100001000000100000001000010010001000100011 
	Parameter CTL_BYTE_LANE bound to: 8'b00111001 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 3 - type: integer 
	Parameter DQSFOUND_CAL bound to: RIGHT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:797]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[4][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[5][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[6][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[7][5:0]' into 'add_smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrlvl' (38#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:162]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay' (39#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_oclkdelay_cal' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_lim' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:69]
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TDQSS_DEGREES bound to: 60 - type: integer 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter DIV_FACTOR bound to: 6 - type: integer 
	Parameter TDQSS_LIM_MMCM_TAPS bound to: 18 - type: integer 
	Parameter WAIT_CNT bound to: 15 - type: integer 
	Parameter IDLE bound to: 14'b00000000000001 
	Parameter INIT bound to: 14'b00000000000010 
	Parameter WAIT_WR_REQ bound to: 14'b00000000000100 
	Parameter WAIT_POC_DONE bound to: 14'b00000000001000 
	Parameter WAIT_STG3 bound to: 14'b00000000010000 
	Parameter STAGE3_INC bound to: 14'b00000000100000 
	Parameter STAGE3_DEC bound to: 14'b00000001000000 
	Parameter STAGE2_INC bound to: 14'b00000010000000 
	Parameter STAGE2_DEC bound to: 14'b00000100000000 
	Parameter STG3_INCDEC_WAIT bound to: 14'b00001000000000 
	Parameter STG2_INCDEC_WAIT bound to: 14'b00010000000000 
	Parameter STAGE2_TAP_CHK bound to: 14'b00100000000000 
	Parameter PRECH_REQUEST bound to: 14'b01000000000000 
	Parameter LIMIT_DONE bound to: 14'b10000000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_lim' (40#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_top.v:68]
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_tap_base' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_tap_base.v:99]
	Parameter MMCM_SAMP_WAIT bound to: 256 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter SAMP_WAIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_tap_base' (41#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_tap_base.v:99]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_meta' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_meta.v:106]
	Parameter SCANFROMRIGHT bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter NINETY bound to: 28 - type: integer 
	Parameter TAPSPERKCLKX2 bound to: 224 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_meta.v:193]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_meta' (42#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_meta.v:106]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_edge_store' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_edge_store.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_edge_store' (43#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_edge_store.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_cc' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_cc.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CCENABLE bound to: 0 - type: integer 
	Parameter LANE_CNT_WIDTH bound to: 3 - type: integer 
	Parameter PCT_SAMPS_SOLID bound to: 80 - type: integer 
	Parameter SAMPCNTRWIDTH bound to: 17 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter SMWIDTH bound to: 2 - type: integer 
	Parameter TAPCNTRWIDTH bound to: 7 - type: integer 
	Parameter SAMPS_SOLID_THRESH bound to: 410 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_cc' (44#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_cc.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_top' (45#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_poc_top.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_mux' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:72]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PO_WAIT bound to: 15 - type: integer 
	Parameter POW_WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_mux' (46#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_data' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:120]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter OCAL_DQ_MASK bound to: 8'b00000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_data' (47#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v:120]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_samp' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:109]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter OCAL_SIMPLE_SCAN_SAMPS bound to: 512 - type: integer 
	Parameter SCAN_PCT_SAMPS_SOLID bound to: 95 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter ONE bound to: 1 - type: integer 
	Parameter CMPLX_DATA_CNT bound to: 157 - type: integer 
	Parameter SIMP_DATA_CNT bound to: 1 - type: integer 
	Parameter DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter CMPLX_SAMPS bound to: 50 - type: integer 
	Parameter SAMP_CNT_WIDTH bound to: 10 - type: integer 
	Parameter SIMP_SAMPS_SOLID_THRESH bound to: 486 - type: integer 
	Parameter SIMP_SAMPS_HALF_THRESH bound to: 243 - type: integer 
	Parameter CMPLX_SAMPS_SOLID_THRESH bound to: 48 - type: integer 
	Parameter CMPLX_SAMPS_HALF_THRESH bound to: 24 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_samp' (48#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v:109]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_edge' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:91]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter NULL bound to: 2'b11 
	Parameter FUZZ bound to: 2'b00 
	Parameter ONEEIGHTY bound to: 2'b10 
	Parameter ZERO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:184]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_edge' (49#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v:91]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_cntlr' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_cntlr' (50#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_po_cntlr' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:105]
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SAMPLES bound to: 512 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter POC_SAMPLE_CLEAR_WAIT bound to: 1024 - type: integer 
	Parameter MAX_RESUME_WAIT bound to: 1024 - type: integer 
	Parameter RESUME_WAIT_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:420]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_ocd_po_cntlr' (51#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:105]
WARNING: [Synth 8-3848] Net dbg_oclkdelay_rd_data in module/entity mig_7series_v4_0_ddr_phy_oclkdelay_cal does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:207]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_oclkdelay_cal' (52#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 3 - type: integer 
	Parameter HIGHEST_LANE bound to: 12 - type: integer 
	Parameter HIGHEST_BANK bound to: 3 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b0111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b1111 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0111 
	Parameter DATA_CTL_B1 bound to: 4'b0001 
	Parameter DATA_CTL_B2 bound to: 4'b1111 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000111100010111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:207]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_0_ddr_phy_dqs_found_cal does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_dqs_found_cal' (53#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[3:0]' into 'rd_mux_sel_r_reg[3:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:610]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_rdlvl' (54#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_prbs_rdlvl' (55#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_prbs_gen.v:205]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_prbs_gen' (56#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_init' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 22 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:5273]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_0_ddr_phy_init does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:276]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_init' (57#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_0_ddr_phy_init' requires 131 connections, but only 130 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_calib_top.v:1367]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[3:0]' into 'po_stg2_wrcal_cnt_reg[3:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_0_ddr_phy_wrcal does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_wrcal' (58#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_tempmon' (59#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_tempmon.v:69]
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_calib_top.v:2262]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_0_ddr_calib_top does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_calib_top.v:662]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_calib_top' (60#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_ddr_phy_top' (61#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_top.v:70]
WARNING: [Synth 8-350] instance 'ddr_phy_top0' of module 'mig_7series_v4_0_ddr_phy_top' requires 139 connections, but only 70 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:935]
WARNING: [Synth 8-3848] Net mc_ref_zq_wip in module/entity memctl_mig does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:792]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity memctl_mig does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:633]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity memctl_mig does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:634]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity memctl_mig does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:636]
INFO: [Synth 8-256] done synthesizing module 'memctl_mig' (62#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/memctl_mig.v:75]
INFO: [Synth 8-638] synthesizing module 'controller_top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:5]
INFO: [Synth 8-638] synthesizing module 'read_metadata_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/read_metadata_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'read_metadata_fifo' (63#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/read_metadata_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'axi_to_mc' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:48]
	Parameter C_S_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter AW bound to: 32 - type: integer 
	Parameter DW bound to: 64 - type: integer 
	Parameter IW bound to: 6 - type: integer 
	Parameter OPT_NARROW_BURST bound to: 1'b1 
	Parameter R_IDLE_S bound to: 0 - type: integer 
	Parameter R_REQ_S bound to: 1 - type: integer 
	Parameter R_WAIT_S bound to: 2 - type: integer 
	Parameter R_RESP_S bound to: 3 - type: integer 
	Parameter W_IDLE_S bound to: 0 - type: integer 
	Parameter W_ACC_S bound to: 1 - type: integer 
	Parameter W_REQ_S bound to: 2 - type: integer 
	Parameter W_RESP_S bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:231]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:245]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:343]
INFO: [Synth 8-256] done synthesizing module 'axi_to_mc' (64#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:48]
INFO: [Synth 8-638] synthesizing module 'imo_controller' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/imo_controller.v:5]
	Parameter IDLE_S bound to: 0 - type: integer 
	Parameter HNDL_S bound to: 1 - type: integer 
	Parameter RESP_S bound to: 2 - type: integer 
	Parameter WAIT_S bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/imo_controller.v:58]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/imo_controller.v:59]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/imo_controller.v:76]
INFO: [Synth 8-638] synthesizing module 'rng_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/rng_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rng_fifo' (65#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/rng_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'imo_controller' (66#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/imo_controller.v:5]
INFO: [Synth 8-638] synthesizing module 'perops_controller' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:5]
	Parameter RNG_WAIT_S bound to: 0 - type: integer 
	Parameter RNG_REQ_S bound to: 1 - type: integer 
	Parameter RNG_RESP_S bound to: 2 - type: integer 
	Parameter REF_WAIT_S bound to: 0 - type: integer 
	Parameter REF_REQ_S bound to: 1 - type: integer 
	Parameter REF_RESP_S bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:125]
INFO: [Synth 8-256] done synthesizing module 'perops_controller' (67#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:5]
INFO: [Synth 8-638] synthesizing module 'scheduler' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:5]
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
	Parameter IDLE_S bound to: 0 - type: integer 
	Parameter COPY_S bound to: 1 - type: integer 
	Parameter REF_S bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:46]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:215]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:216]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:368]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:369]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:370]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:372]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:373]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:374]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:376]
INFO: [Synth 8-638] synthesizing module 'command_timer' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/command_timer.sv:16]
INFO: [Synth 8-638] synthesizing module 'timing_counter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 15 - type: integer 
	Parameter CTR_VAL bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized0' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized1' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized2' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized3' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized4' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized5' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized6' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized7' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized8' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized9' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized9' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized10' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized10' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized11' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized11' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized12' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized12' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized13' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized13' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized14' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized14' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized15' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized15' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized16' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized16' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized17' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized17' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized18' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized18' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized19' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized19' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized20' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized20' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized21' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized21' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized22' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized22' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized23' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized23' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized24' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized24' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized25' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized25' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized26' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized26' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized27' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized27' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized28' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 50 - type: integer 
	Parameter CTR_VAL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized28' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized29' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized29' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized30' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized30' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized31' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 62.500000 - type: float 
	Parameter CTR_VAL bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized31' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized32' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 350.000000 - type: float 
	Parameter CTR_VAL bound to: 136 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized32' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized33' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized33' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized34' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 10.000000 - type: float 
	Parameter CTR_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized34' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-638] synthesizing module 'timing_counter__parameterized35' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DDR_PRD bound to: 2.500000 - type: float 
	Parameter TP bound to: 40.000000 - type: float 
	Parameter CTR_VAL bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'timing_counter__parameterized35' (68#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/timing_counter.v:4]
INFO: [Synth 8-256] done synthesizing module 'command_timer' (69#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/command_timer.sv:16]
INFO: [Synth 8-638] synthesizing module 'rlrd_scheduler' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:5]
	Parameter IDLE_S bound to: 0 - type: integer 
	Parameter PRE_S bound to: 1 - type: integer 
	Parameter RLRD_S bound to: 2 - type: integer 
	Parameter WRITE_S bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:52]
WARNING: [Synth 8-3848] Net bank in module/entity rlrd_scheduler does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:38]
INFO: [Synth 8-256] done synthesizing module 'rlrd_scheduler' (70#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:5]
WARNING: [Synth 8-350] instance 'rlrd_sched' of module 'rlrd_scheduler' requires 27 connections, but only 26 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:276]
INFO: [Synth 8-638] synthesizing module 'apa_scheduler' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:5]
	Parameter IDLE_S bound to: 0 - type: integer 
	Parameter PRE1_S bound to: 1 - type: integer 
	Parameter COPY1_S bound to: 2 - type: integer 
	Parameter COPY2_S bound to: 3 - type: integer 
	Parameter COPY3_S bound to: 4 - type: integer 
	Parameter PRE2_S bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:83]
WARNING: [Synth 8-3848] Net phy_col in module/entity apa_scheduler does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:26]
WARNING: [Synth 8-3848] Net bank in module/entity apa_scheduler does not have driver. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:33]
INFO: [Synth 8-256] done synthesizing module 'apa_scheduler' (71#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:5]
WARNING: [Synth 8-350] instance 'apa_sched' of module 'apa_scheduler' requires 24 connections, but only 23 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:328]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:498]
INFO: [Synth 8-256] done synthesizing module 'scheduler' (72#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/scheduler.v:5]
INFO: [Synth 8-638] synthesizing module 'scd_phy_conv' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scd_phy_conv.v:4]
	Parameter CWL bound to: 5 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scd_phy_conv.v:56]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scd_phy_conv.v:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scd_phy_conv.v:58]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scd_phy_conv.v:59]
INFO: [Synth 8-256] done synthesizing module 'scd_phy_conv' (73#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scd_phy_conv.v:4]
INFO: [Synth 8-638] synthesizing module 'wrdata_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/wrdata_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wrdata_fifo' (74#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/wrdata_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'wrmask_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/wrmask_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'wrmask_fifo' (75#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/wrmask_fifo_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'cr_file' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/cr_file.v:4]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "TRUE" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/cr_file.v:27]
INFO: [Synth 8-256] done synthesizing module 'cr_file' (76#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/cr_file.v:4]
WARNING: [Synth 8-689] width (30) of port connection 'rng_addr' does not match port width (31) of module 'cr_file' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:387]
INFO: [Synth 8-256] done synthesizing module 'controller_top' (77#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:5]
INFO: [Synth 8-256] done synthesizing module 'memctl_sys_top' (78#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/memctl_sys_top.v:4]
INFO: [Synth 8-638] synthesizing module 'rchip_axi4_xbar' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/rchip_axi4_xbar_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rchip_axi4_xbar' (79#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/realtime/rchip_axi4_xbar_stub.v:6]
WARNING: [Synth 8-350] instance 'axixbar' of module 'rchip_axi4_xbar' requires 78 connections, but only 76 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:248]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:206341]
INFO: [Synth 8-638] synthesizing module 'FPGAZynqTop' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:115714]
INFO: [Synth 8-638] synthesizing module 'IntXbar' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:1]
INFO: [Synth 8-256] done synthesizing module 'IntXbar' (80#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:1]
INFO: [Synth 8-638] synthesizing module 'SystemBus' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5961]
INFO: [Synth 8-638] synthesizing module 'TLXbar' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:7]
INFO: [Synth 8-256] done synthesizing module 'TLXbar' (81#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:7]
INFO: [Synth 8-638] synthesizing module 'TLSplitter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3352]
INFO: [Synth 8-256] done synthesizing module 'TLSplitter' (82#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3352]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3655]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3541]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer' (83#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3541]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3598]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget' (84#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3598]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule' (85#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3655]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3988]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_2' (86#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:3988]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4282]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4084]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_1' (87#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4084]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4183]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_1' (88#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4183]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_3' (89#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4282]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5256]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5139]
INFO: [Synth 8-638] synthesizing module 'Queue' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4705]
INFO: [Synth 8-256] done synthesizing module 'Queue' (90#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4705]
INFO: [Synth 8-638] synthesizing module 'Queue_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4874]
INFO: [Synth 8-256] done synthesizing module 'Queue_1' (91#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:4874]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_2' (92#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5139]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_4' (93#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5256]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5431]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5365]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_3' (94#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5365]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5398]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_2' (95#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5398]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_5' (96#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5431]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5694]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5568]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_4' (97#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5568]
INFO: [Synth 8-638] synthesizing module 'TLFIFOFixer_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5631]
INFO: [Synth 8-256] done synthesizing module 'TLFIFOFixer_3' (98#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5631]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_6' (99#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5694]
INFO: [Synth 8-256] done synthesizing module 'SystemBus' (100#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:5961]
INFO: [Synth 8-638] synthesizing module 'PeripheryBus' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:16259]
INFO: [Synth 8-638] synthesizing module 'TLXbar_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:7413]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_1' (101#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:7413]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11144]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:9142]
INFO: [Synth 8-638] synthesizing module 'Queue_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:8604]
INFO: [Synth 8-256] done synthesizing module 'Queue_2' (102#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:8604]
INFO: [Synth 8-638] synthesizing module 'Queue_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:8873]
INFO: [Synth 8-256] done synthesizing module 'Queue_3' (103#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:8873]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_5' (104#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:9142]
INFO: [Synth 8-638] synthesizing module 'TLAtomicAutomata' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:9307]
INFO: [Synth 8-256] done synthesizing module 'TLAtomicAutomata' (105#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:9307]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_7' (106#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11144]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12027]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11524]
INFO: [Synth 8-638] synthesizing module 'Repeater' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11399]
INFO: [Synth 8-256] done synthesizing module 'Repeater' (107#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11399]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter' (108#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11524]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11979]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_7' (109#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:11979]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_8' (110#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12027]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_9' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12861]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12358]
INFO: [Synth 8-638] synthesizing module 'Repeater_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12233]
INFO: [Synth 8-256] done synthesizing module 'Repeater_1' (111#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12233]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_1' (112#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12358]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12813]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_8' (113#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12813]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_9' (114#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:12861]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_10' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13695]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13192]
INFO: [Synth 8-638] synthesizing module 'Repeater_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13067]
INFO: [Synth 8-256] done synthesizing module 'Repeater_2' (115#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13067]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_2' (116#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13192]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_9' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13647]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_9' (117#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13647]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_10' (118#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13695]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_11' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14529]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14026]
INFO: [Synth 8-638] synthesizing module 'Repeater_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13901]
INFO: [Synth 8-256] done synthesizing module 'Repeater_3' (119#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:13901]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_3' (120#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14026]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_10' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14481]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_10' (121#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14481]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_11' (122#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14529]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_13' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15290]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14848]
INFO: [Synth 8-638] synthesizing module 'Repeater_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14735]
INFO: [Synth 8-256] done synthesizing module 'Repeater_4' (123#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14735]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_4' (124#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:14848]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_12' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15251]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_12' (125#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15251]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_13' (126#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15290]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_14' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:16033]
INFO: [Synth 8-638] synthesizing module 'TLFragmenter_5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15578]
INFO: [Synth 8-638] synthesizing module 'Repeater_5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15453]
INFO: [Synth 8-256] done synthesizing module 'Repeater_5' (127#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15453]
INFO: [Synth 8-256] done synthesizing module 'TLFragmenter_5' (128#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:15578]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_14' (129#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:16033]
INFO: [Synth 8-256] done synthesizing module 'PeripheryBus' (130#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:16259]
INFO: [Synth 8-638] synthesizing module 'TLBroadcast' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:18910]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:17502]
INFO: [Synth 8-638] synthesizing module 'Queue_6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:17358]
INFO: [Synth 8-256] done synthesizing module 'Queue_6' (131#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:17358]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker' (132#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:17502]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:17854]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_1' (133#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:17854]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:18206]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_2' (134#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:18206]
INFO: [Synth 8-638] synthesizing module 'TLBroadcastTracker_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:18558]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcastTracker_3' (135#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:18558]
INFO: [Synth 8-256] done synthesizing module 'TLBroadcast' (136#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:18910]
INFO: [Synth 8-638] synthesizing module 'TLWidthWidget_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20665]
INFO: [Synth 8-256] done synthesizing module 'TLWidthWidget_1' (137#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20665]
INFO: [Synth 8-638] synthesizing module 'MemoryBus' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29217]
INFO: [Synth 8-638] synthesizing module 'TLXbar_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20716]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_3' (138#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20716]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_16' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20926]
INFO: [Synth 8-638] synthesizing module 'TLFilter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20875]
INFO: [Synth 8-256] done synthesizing module 'TLFilter' (139#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20875]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_16' (140#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:20926]
INFO: [Synth 8-638] synthesizing module 'SimpleLazyModule_17' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:28492]
INFO: [Synth 8-638] synthesizing module 'AXI4UserYanker' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:21220]
INFO: [Synth 8-638] synthesizing module 'Queue_10' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:21141]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_10' (141#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:21141]
INFO: [Synth 8-256] done synthesizing module 'AXI4UserYanker' (142#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:21220]
INFO: [Synth 8-638] synthesizing module 'AXI4IdIndexer' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24348]
INFO: [Synth 8-256] done synthesizing module 'AXI4IdIndexer' (143#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24348]
INFO: [Synth 8-638] synthesizing module 'TLToAXI4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24959]
INFO: [Synth 8-638] synthesizing module 'Queue_74' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24474]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_74' (144#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24474]
INFO: [Synth 8-638] synthesizing module 'Queue_75' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24619]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 5, nWords: 1, wSize: 5, memSize: 5
AWrite Node size: 5, nWords: 1, wSize: 5, memSize: 5
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_wen_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_75' (145#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24619]
INFO: [Synth 8-256] done synthesizing module 'TLToAXI4' (146#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:24959]
INFO: [Synth 8-256] done synthesizing module 'SimpleLazyModule_17' (147#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:28492]
INFO: [Synth 8-256] done synthesizing module 'MemoryBus' (148#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29217]
INFO: [Synth 8-638] synthesizing module 'TLPLIC' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29844]
INFO: [Synth 8-638] synthesizing module 'LevelGateway' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29612]
INFO: [Synth 8-256] done synthesizing module 'LevelGateway' (149#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29612]
INFO: [Synth 8-638] synthesizing module 'Queue_76' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29665]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 23, nWords: 1, wSize: 23, memSize: 23
AWrite Node size: 23, nWords: 1, wSize: 23, memSize: 23
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "ram_extra_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_76' (150#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29665]
INFO: [Synth 8-256] done synthesizing module 'TLPLIC' (151#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:29844]
INFO: [Synth 8-638] synthesizing module 'CLINT' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:30931]
INFO: [Synth 8-256] done synthesizing module 'CLINT' (152#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:30931]
INFO: [Synth 8-638] synthesizing module 'IMOController' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:31482]
INFO: [Synth 8-256] done synthesizing module 'IMOController' (153#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:31482]
INFO: [Synth 8-638] synthesizing module 'TLDebugModule' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52798]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleOuterAsync' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33810]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33876]
INFO: [Synth 8-638] synthesizing module 'TLXbar_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32062]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_4' (154#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32062]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleOuter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32876]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w32_i0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32271]
INFO: [Synth 8-638] synthesizing module 'AsyncResetReg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/AsyncResetReg.v:40]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetReg' (155#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/AsyncResetReg.v:40]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w32_i0' (156#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32271]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32851]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w1_i0' (157#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32851]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleOuter' (158#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32876]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32982]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource' (159#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32982]
INFO: [Synth 8-638] synthesizing module 'TLAsyncCrossingSource' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33574]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33202]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32988]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (160#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:32988]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33116]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33044]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (161#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33044]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync' (162#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33116]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33160]
INFO: [Synth 8-638] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33136]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (163#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33136]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync_1' (164#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33160]
INFO: [Synth 8-638] synthesizing module 'AsyncValidSync_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33181]
INFO: [Synth 8-256] done synthesizing module 'AsyncValidSync_2' (165#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33181]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource' (166#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33202]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33369]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w42_d1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33333]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w42_d1' (167#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33333]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink' (168#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33369]
INFO: [Synth 8-256] done synthesizing module 'TLAsyncCrossingSource' (169#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33574]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33679]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_1' (170#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33679]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleOuterAsync' (171#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33810]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleInnerAsync' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52519]
INFO: [Synth 8-638] synthesizing module 'TLDebugModuleInner' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33960]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleInner' (172#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33960]
INFO: [Synth 8-638] synthesizing module 'TLAsyncCrossingSink' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52141]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:51729]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w54_d1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:51693]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w54_d1' (173#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:51693]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_1' (174#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:51729]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSource_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:51933]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSource_2' (175#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:51933]
INFO: [Synth 8-256] done synthesizing module 'TLAsyncCrossingSink' (176#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52141]
INFO: [Synth 8-638] synthesizing module 'AsyncQueueSink_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52320]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w12_d1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52284]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w12_d1' (177#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52284]
INFO: [Synth 8-256] done synthesizing module 'AsyncQueueSink_2' (178#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52320]
INFO: [Synth 8-638] synthesizing module 'ResetCatchAndSync_d3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52497]
INFO: [Synth 8-256] done synthesizing module 'ResetCatchAndSync_d3' (179#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52497]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModuleInnerAsync' (180#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52519]
INFO: [Synth 8-256] done synthesizing module 'TLDebugModule' (181#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52798]
INFO: [Synth 8-638] synthesizing module 'RocketTile' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:108471]
INFO: [Synth 8-638] synthesizing module 'TLXbar_5' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52996]
INFO: [Synth 8-256] done synthesizing module 'TLXbar_5' (182#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:52996]
INFO: [Synth 8-638] synthesizing module 'IntXbar_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:53693]
INFO: [Synth 8-256] done synthesizing module 'IntXbar_1' (183#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:53693]
INFO: [Synth 8-638] synthesizing module 'NonBlockingDCache' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64544]
INFO: [Synth 8-638] synthesizing module 'WritebackUnit' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:53711]
INFO: [Synth 8-256] done synthesizing module 'WritebackUnit' (184#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:53711]
INFO: [Synth 8-638] synthesizing module 'ProbeUnit' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:53961]
INFO: [Synth 8-256] done synthesizing module 'ProbeUnit' (185#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:53961]
INFO: [Synth 8-638] synthesizing module 'MSHRFile' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:56345]
INFO: [Synth 8-638] synthesizing module 'Arbiter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54298]
INFO: [Synth 8-256] done synthesizing module 'Arbiter' (186#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54298]
INFO: [Synth 8-638] synthesizing module 'Arbiter_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54310]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_1' (187#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54310]
INFO: [Synth 8-638] synthesizing module 'Arbiter_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54331]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_2' (188#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54331]
INFO: [Synth 8-638] synthesizing module 'Arbiter_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54352]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_3' (189#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54352]
INFO: [Synth 8-638] synthesizing module 'Arbiter_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54376]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_4' (190#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54376]
INFO: [Synth 8-638] synthesizing module 'MSHR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54680]
INFO: [Synth 8-638] synthesizing module 'Queue_77' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54382]
INFO: [Synth 8-256] done synthesizing module 'Queue_77' (191#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54382]
INFO: [Synth 8-638] synthesizing module 'Queue_78' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54601]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_sink_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_sink_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_78' (192#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54601]
INFO: [Synth 8-256] done synthesizing module 'MSHR' (193#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:54680]
INFO: [Synth 8-638] synthesizing module 'Arbiter_6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:55744]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_6' (194#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:55744]
INFO: [Synth 8-638] synthesizing module 'IOMSHR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:55765]
INFO: [Synth 8-256] done synthesizing module 'IOMSHR' (195#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:55765]
INFO: [Synth 8-256] done synthesizing module 'MSHRFile' (196#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:56345]
INFO: [Synth 8-638] synthesizing module 'CacheManager' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:57445]
INFO: [Synth 8-256] done synthesizing module 'CacheManager' (197#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:57445]
INFO: [Synth 8-638] synthesizing module 'TLB' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:58709]
INFO: [Synth 8-638] synthesizing module 'PMPChecker' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:57783]
INFO: [Synth 8-256] done synthesizing module 'PMPChecker' (198#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:57783]
INFO: [Synth 8-256] done synthesizing module 'TLB' (199#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:58709]
INFO: [Synth 8-638] synthesizing module 'L1MetadataArray' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:63698]
INFO: [Synth 8-256] done synthesizing module 'L1MetadataArray' (200#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:63698]
INFO: [Synth 8-638] synthesizing module 'Arbiter_7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:63929]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_7' (201#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:63929]
INFO: [Synth 8-638] synthesizing module 'Arbiter_8' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:63977]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_8' (202#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:63977]
INFO: [Synth 8-638] synthesizing module 'DataArray' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64028]
INFO: [Synth 8-256] done synthesizing module 'DataArray' (203#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64028]
INFO: [Synth 8-638] synthesizing module 'Arbiter_9' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64244]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_9' (204#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64244]
INFO: [Synth 8-638] synthesizing module 'Arbiter_10' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64289]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_10' (205#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64289]
INFO: [Synth 8-638] synthesizing module 'AMOALU' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64317]
INFO: [Synth 8-256] done synthesizing module 'AMOALU' (206#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64317]
INFO: [Synth 8-638] synthesizing module 'Arbiter_11' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64488]
INFO: [Synth 8-256] done synthesizing module 'Arbiter_11' (207#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64488]
INFO: [Synth 8-256] done synthesizing module 'NonBlockingDCache' (208#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:64544]
INFO: [Synth 8-638] synthesizing module 'Frontend' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:77871]
INFO: [Synth 8-638] synthesizing module 'ICache' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:67656]
INFO: [Synth 8-256] done synthesizing module 'ICache' (209#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:67656]
INFO: [Synth 8-638] synthesizing module 'TLB_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:69101]
INFO: [Synth 8-638] synthesizing module 'PMPChecker_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:68706]
INFO: [Synth 8-256] done synthesizing module 'PMPChecker_1' (210#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:68706]
INFO: [Synth 8-256] done synthesizing module 'TLB_1' (211#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:69101]
INFO: [Synth 8-638] synthesizing module 'ShiftQueue' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:73144]
INFO: [Synth 8-256] done synthesizing module 'ShiftQueue' (212#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:73144]
INFO: [Synth 8-638] synthesizing module 'BTB' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:73897]
INFO: [Synth 8-256] done synthesizing module 'BTB' (213#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:73897]
INFO: [Synth 8-256] done synthesizing module 'Frontend' (214#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:77871]
INFO: [Synth 8-638] synthesizing module 'TLBuffer_18' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80715]
INFO: [Synth 8-638] synthesizing module 'Queue_79' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:79647]
INFO: [Synth 8-256] done synthesizing module 'Queue_79' (215#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:79647]
INFO: [Synth 8-638] synthesizing module 'Queue_80' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:79916]
INFO: [Synth 8-256] done synthesizing module 'Queue_80' (216#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:79916]
INFO: [Synth 8-638] synthesizing module 'Queue_81' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80185]
INFO: [Synth 8-256] done synthesizing module 'Queue_81' (217#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80185]
INFO: [Synth 8-638] synthesizing module 'Queue_82' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80377]
INFO: [Synth 8-256] done synthesizing module 'Queue_82' (218#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80377]
INFO: [Synth 8-638] synthesizing module 'Queue_83' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80596]
INFO: [Synth 8-256] done synthesizing module 'Queue_83' (219#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80596]
INFO: [Synth 8-256] done synthesizing module 'TLBuffer_18' (220#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:80715]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81074]
INFO: [Synth 8-638] synthesizing module 'SynchronizerShiftReg_w1_d3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81024]
INFO: [Synth 8-256] done synthesizing module 'SynchronizerShiftReg_w1_d3' (221#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81024]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink' (222#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81074]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSink_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81091]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSink_1' (223#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81091]
INFO: [Synth 8-638] synthesizing module 'FPU' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91827]
INFO: [Synth 8-638] synthesizing module 'FPUDecoder' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81106]
INFO: [Synth 8-256] done synthesizing module 'FPUDecoder' (224#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81106]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83325]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNPipe' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82875]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_preMul' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81284]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_preMul' (225#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81284]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_postMul' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81613]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_postMul' (226#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:81613]
INFO: [Synth 8-638] synthesizing module 'RoundRawFNToRecFN' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82823]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82386]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN' (227#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82386]
INFO: [Synth 8-256] done synthesizing module 'RoundRawFNToRecFN' (228#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82823]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNPipe' (229#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82875]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe' (230#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83325]
INFO: [Synth 8-638] synthesizing module 'FPToInt' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:84028]
INFO: [Synth 8-638] synthesizing module 'CompareRecFN' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83462]
INFO: [Synth 8-256] done synthesizing module 'CompareRecFN' (231#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83462]
INFO: [Synth 8-638] synthesizing module 'RecFNToIN' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83612]
INFO: [Synth 8-256] done synthesizing module 'RecFNToIN' (232#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83612]
INFO: [Synth 8-638] synthesizing module 'RecFNToIN_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83836]
INFO: [Synth 8-256] done synthesizing module 'RecFNToIN_1' (233#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83836]
INFO: [Synth 8-256] done synthesizing module 'FPToInt' (234#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:84028]
INFO: [Synth 8-638] synthesizing module 'IntToFP' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:85725]
INFO: [Synth 8-638] synthesizing module 'INToRecFN' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:84791]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:84667]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_1' (235#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:84667]
INFO: [Synth 8-256] done synthesizing module 'INToRecFN' (236#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:84791]
INFO: [Synth 8-638] synthesizing module 'INToRecFN_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:85320]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:85196]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_2' (237#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:85196]
INFO: [Synth 8-256] done synthesizing module 'INToRecFN_1' (238#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:85320]
INFO: [Synth 8-256] done synthesizing module 'IntToFP' (239#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:85725]
INFO: [Synth 8-638] synthesizing module 'FPToFP' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87160]
INFO: [Synth 8-638] synthesizing module 'RecFNToRecFN' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87093]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:86680]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_3' (240#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:86680]
INFO: [Synth 8-256] done synthesizing module 'RecFNToRecFN' (241#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87093]
INFO: [Synth 8-256] done synthesizing module 'FPToFP' (242#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87160]
INFO: [Synth 8-638] synthesizing module 'FPUFMAPipe_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:90270]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNPipe_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89807]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_preMul_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87502]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_preMul_1' (243#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87502]
INFO: [Synth 8-638] synthesizing module 'MulAddRecFNToRaw_postMul_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87915]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNToRaw_postMul_1' (244#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:87915]
INFO: [Synth 8-638] synthesizing module 'RoundRawFNToRecFN_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89755]
INFO: [Synth 8-638] synthesizing module 'RoundAnyRawFNToRecFN_4' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89216]
INFO: [Synth 8-256] done synthesizing module 'RoundAnyRawFNToRecFN_4' (245#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89216]
INFO: [Synth 8-256] done synthesizing module 'RoundRawFNToRecFN_1' (246#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89755]
INFO: [Synth 8-256] done synthesizing module 'MulAddRecFNPipe_1' (247#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89807]
INFO: [Synth 8-256] done synthesizing module 'FPUFMAPipe_1' (248#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:90270]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFN_small' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91034]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFNToRaw_small' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:90441]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFNToRaw_small' (249#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:90441]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFN_small' (250#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91034]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFN_small_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91727]
INFO: [Synth 8-638] synthesizing module 'DivSqrtRecFNToRaw_small_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91134]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFNToRaw_small_1' (251#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91134]
INFO: [Synth 8-256] done synthesizing module 'DivSqrtRecFN_small_1' (252#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91727]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'FPU' (253#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:91827]
INFO: [Synth 8-638] synthesizing module 'HellaCacheArbiter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:94231]
INFO: [Synth 8-256] done synthesizing module 'HellaCacheArbiter' (254#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:94231]
INFO: [Synth 8-638] synthesizing module 'PTW' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:94447]
INFO: [Synth 8-638] synthesizing module 'RRArbiter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:94381]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter' (255#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:94381]
INFO: [Synth 8-256] done synthesizing module 'PTW' (256#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:94447]
INFO: [Synth 8-638] synthesizing module 'Rocket' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:104278]
INFO: [Synth 8-638] synthesizing module 'IBuf' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:97432]
INFO: [Synth 8-638] synthesizing module 'RVCExpander' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:96516]
INFO: [Synth 8-256] done synthesizing module 'RVCExpander' (257#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:96516]
INFO: [Synth 8-256] done synthesizing module 'IBuf' (258#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:97432]
INFO: [Synth 8-638] synthesizing module 'CSRFile' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:97909]
INFO: [Synth 8-256] done synthesizing module 'CSRFile' (259#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:97909]
INFO: [Synth 8-638] synthesizing module 'BreakpointUnit' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:102605]
INFO: [Synth 8-256] done synthesizing module 'BreakpointUnit' (260#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:102605]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:102713]
INFO: [Synth 8-256] done synthesizing module 'ALU' (261#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:102713]
INFO: [Synth 8-638] synthesizing module 'MulDiv' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:103048]
INFO: [Synth 8-256] done synthesizing module 'MulDiv' (262#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:103048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:106173]
INFO: [Synth 8-638] synthesizing module 'PlusArgTimeout' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:104236]
INFO: [Synth 8-638] synthesizing module 'plusarg_reader' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/plusarg_reader.v:7]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'plusarg_reader' (263#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/plusarg_reader.v:7]
INFO: [Synth 8-256] done synthesizing module 'PlusArgTimeout' (264#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:104236]
INFO: [Synth 8-256] done synthesizing module 'Rocket' (265#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:104278]
INFO: [Synth 8-256] done synthesizing module 'RocketTile' (266#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:108471]
INFO: [Synth 8-638] synthesizing module 'IntSyncCrossingSource_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110801]
INFO: [Synth 8-638] synthesizing module 'AsyncResetRegVec_w2_i0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110761]
INFO: [Synth 8-256] done synthesizing module 'AsyncResetRegVec_w2_i0' (267#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110761]
INFO: [Synth 8-256] done synthesizing module 'IntSyncCrossingSource_2' (268#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110801]
INFO: [Synth 8-638] synthesizing module 'TLError' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110992]
INFO: [Synth 8-638] synthesizing module 'Queue_84' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110863]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_source_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_84' (269#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110863]
INFO: [Synth 8-256] done synthesizing module 'TLError' (270#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:110992]
INFO: [Synth 8-638] synthesizing module 'TLROM' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:111187]
INFO: [Synth 8-256] done synthesizing module 'TLROM' (271#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:111187]
INFO: [Synth 8-638] synthesizing module 'SerialAdapter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:112233]
INFO: [Synth 8-256] done synthesizing module 'SerialAdapter' (272#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:112233]
INFO: [Synth 8-638] synthesizing module 'BlockDeviceController' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114993]
INFO: [Synth 8-638] synthesizing module 'BlockDeviceTracker' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:113322]
INFO: [Synth 8-256] done synthesizing module 'BlockDeviceTracker' (273#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:113322]
INFO: [Synth 8-638] synthesizing module 'BlockDeviceFrontend' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:113900]
INFO: [Synth 8-638] synthesizing module 'Queue_85' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:113721]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 64, nWords: 1, wSize: 64, memSize: 64
AWrite Node size: 64, nWords: 1, wSize: 64, memSize: 64
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 9, nWords: 1, wSize: 9, memSize: 9
AWrite Node size: 9, nWords: 1, wSize: 9, memSize: 9
RAM "ram_extra_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_85' (274#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:113721]
INFO: [Synth 8-256] done synthesizing module 'BlockDeviceFrontend' (275#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:113900]
INFO: [Synth 8-638] synthesizing module 'BlockDeviceRouter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114576]
INFO: [Synth 8-638] synthesizing module 'Queue_86' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114385]
INFO: [Synth 8-256] done synthesizing module 'Queue_86' (276#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114385]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114514]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_1' (277#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114514]
INFO: [Synth 8-256] done synthesizing module 'BlockDeviceRouter' (278#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114576]
INFO: [Synth 8-638] synthesizing module 'BlockDeviceArbiter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114856]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_2' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114716]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_2' (279#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114716]
INFO: [Synth 8-638] synthesizing module 'RRArbiter_3' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114790]
INFO: [Synth 8-256] done synthesizing module 'RRArbiter_3' (280#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114790]
INFO: [Synth 8-256] done synthesizing module 'BlockDeviceArbiter' (281#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114856]
INFO: [Synth 8-256] done synthesizing module 'BlockDeviceController' (282#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:114993]
INFO: [Synth 8-638] synthesizing module 'Queue_88' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:115595]
INFO: [Synth 8-256] done synthesizing module 'Queue_88' (283#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:115595]
INFO: [Synth 8-256] done synthesizing module 'FPGAZynqTop' (284#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:115714]
INFO: [Synth 8-638] synthesizing module 'ZynqAdapter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:205996]
INFO: [Synth 8-638] synthesizing module 'ZynqAdapterCore' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:118188]
INFO: [Synth 8-638] synthesizing module 'Queue_90' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:117403]
INFO: [Synth 8-256] done synthesizing module 'Queue_90' (285#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:117403]
INFO: [Synth 8-638] synthesizing module 'BlockDeviceSerdes' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:117532]
INFO: [Synth 8-256] done synthesizing module 'BlockDeviceSerdes' (286#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:117532]
INFO: [Synth 8-638] synthesizing module 'Queue_95' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:117840]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 10, nWords: 1, wSize: 10, memSize: 10
AWrite Node size: 10, nWords: 1, wSize: 10, memSize: 10
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 13, nWords: 1, wSize: 13, memSize: 13
AWrite Node size: 13, nWords: 1, wSize: 13, memSize: 13
RAM "ram_extra_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_95' (287#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:117840]
INFO: [Synth 8-638] synthesizing module 'Queue_96' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:118019]
INFO: [Synth 8-256] done synthesizing module 'Queue_96' (288#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:118019]
INFO: [Synth 8-256] done synthesizing module 'ZynqAdapterCore' (289#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:118188]
INFO: [Synth 8-638] synthesizing module 'AXI4Fragmenter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:119390]
INFO: [Synth 8-638] synthesizing module 'Queue_97' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:119050]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 12, nWords: 1, wSize: 12, memSize: 12
AWrite Node size: 12, nWords: 1, wSize: 12, memSize: 12
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 31, nWords: 1, wSize: 31, memSize: 31
AWrite Node size: 31, nWords: 1, wSize: 31, memSize: 31
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 8, nWords: 1, wSize: 8, memSize: 8
AWrite Node size: 8, nWords: 1, wSize: 8, memSize: 8
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 3, nWords: 1, wSize: 3, memSize: 3
AWrite Node size: 3, nWords: 1, wSize: 3, memSize: 3
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 2, nWords: 1, wSize: 2, memSize: 2
AWrite Node size: 2, nWords: 1, wSize: 2, memSize: 2
RAM "ram_burst_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_97' (290#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:119050]
INFO: [Synth 8-638] synthesizing module 'Queue_99' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:119245]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 32, nWords: 1, wSize: 32, memSize: 32
AWrite Node size: 32, nWords: 1, wSize: 32, memSize: 32
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 4, nWords: 1, wSize: 4, memSize: 4
AWrite Node size: 4, nWords: 1, wSize: 4, memSize: 4
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
ARead Node size: 1, nWords: 1, wSize: 1, memSize: 1
AWrite Node size: 1, nWords: 1, wSize: 1, memSize: 1
RAM "ram_last_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Queue_99' (291#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:119245]
INFO: [Synth 8-256] done synthesizing module 'AXI4Fragmenter' (292#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:119390]
INFO: [Synth 8-256] done synthesizing module 'ZynqAdapter' (293#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:205996]
INFO: [Synth 8-256] done synthesizing module 'Top' (294#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:206341]
WARNING: [Synth 8-689] width (32) of port connection 'io_ps_axi_slave_aw_bits_addr' does not match port width (31) of module 'Top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:355]
WARNING: [Synth 8-689] width (32) of port connection 'io_ps_axi_slave_ar_bits_addr' does not match port width (31) of module 'Top' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:367]
INFO: [Synth 8-638] synthesizing module 'system' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:823]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_0_0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:1569]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_Y9JEWS' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:417]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter' (295#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (296#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_Y9JEWS' (297#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:417]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_0_0' (298#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:1569]
INFO: [Synth 8-638] synthesizing module 'system_axi_interconnect_1_0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:1984]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8CNLH6' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b011 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_b_downsizer' (299#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 10 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 10 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen' (317#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo' (318#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized0' (318#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized0' (318#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv' (319#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_w_axi3_conv' (320#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized1' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_fifo_gen__parameterized1' (320#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_8_axic_fifo__parameterized1' (320#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_data_fifo_v2_1_8/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0' (320#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_r_axi3_conv' (321#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi3_conv' (322#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0' (322#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (323#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8CNLH6' (324#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_axi_interconnect_1_0' (325#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:1984]
INFO: [Synth 8-638] synthesizing module 'system_proc_sys_reset_0_0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (326#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (327#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (328#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (329#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (330#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (331#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/proc_sys_reset_v5_0_9/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'system_proc_sys_reset_0_0' (332#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/synth/system_proc_sys_reset_0_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'system_proc_sys_reset_0_0' requires 10 connections, but only 7 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:1455]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:59]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1338]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1339]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (333#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'PS7' (334#1) [/opt/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:33164]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (335#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:447]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (336#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:59]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 110 connections, but only 103 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:1463]
INFO: [Synth 8-256] done synthesizing module 'system' (337#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/hdl/system.v:823]
WARNING: [Synth 8-350] instance 'zynq_ps' of module 'system' requires 101 connections, but only 99 given [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:440]
INFO: [Synth 8-256] done synthesizing module 'system_top' (338#1) [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_9_r_axi3_conv has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_9_r_axi3_conv has unconnected port ARESET
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_ss has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2308.020 ; gain = 1418.672 ; free physical = 6320 ; free virtual = 23452
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[887] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[886] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[885] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[884] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[883] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[882] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[881] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[880] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[879] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[878] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[877] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[876] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[875] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[874] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[873] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[872] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[799] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[798] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[797] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[796] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[795] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[794] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[793] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[792] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[711] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[710] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[709] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[708] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[707] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[706] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[705] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[704] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[639] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[638] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[637] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[636] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[631] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[630] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[629] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[628] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[623] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[622] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[621] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[620] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[615] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[614] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[613] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[612] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[603] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[602] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[601] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[600] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[599] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[598] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[597] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[596] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[591] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[590] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[589] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[588] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[587] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[586] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[585] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[584] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[583] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[582] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[581] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[580] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[575] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[574] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[573] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[572] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[571] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[570] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[569] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[568] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[567] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[566] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[565] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[564] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[563] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[562] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[561] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[560] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[559] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[558] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[557] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[556] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[551] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[550] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[549] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[548] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[543] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[542] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[541] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[540] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[527] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[526] to constant 0 [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:1578]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 2308.020 ; gain = 1418.672 ; free physical = 6319 ; free virtual = 23451
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'TLXbar_4' instantiated as 'rocket_chip/target/debug_1/dmOuter/dmiXbar' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:33876]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rchip_axi4_xbar' instantiated as 'axixbar' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:248]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'read_metadata_fifo' instantiated as 'memctl/mem_ctl_top/rmf' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:152]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rng_fifo' instantiated as 'memctl/mem_ctl_top/imoc/rngfifo' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/imo_controller.v:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'wrdata_fifo' instantiated as 'memctl/mem_ctl_top/wdf' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:350]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'wrmask_fifo' instantiated as 'memctl/mem_ctl_top/wmf' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/top/controller_top.v:362]
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'memctl/phy/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp/rchip_axi4_xbar_in_context.xdc] for cell 'axixbar'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp/rchip_axi4_xbar_in_context.xdc] for cell 'axixbar'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_2/read_metadata_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/rmf'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_2/read_metadata_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/rmf'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_3/rng_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/imoc/rngfifo'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_3/rng_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/imoc/rngfifo'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_4/wrdata_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/wdf'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_4/wrdata_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/wdf'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_5/wrmask_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/wmf'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/.Xil/Vivado-25580-jalapeno/dcp_5/wrmask_fifo_in_context.xdc] for cell 'memctl/mem_ctl_top/wmf'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'zynq_ps/processing_system7_0/inst'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'zynq_ps/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'zynq_ps/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'zynq_ps/proc_sys_reset_0/U0'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'zynq_ps/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'zynq_ps/proc_sys_reset_0/U0'
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.srcs/constrs_1/new/fullsystem_ZC706.xdc]
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.srcs/constrs_1/new/fullsystem_ZC706.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.srcs/constrs_1/new/fullsystem_ZC706.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 85 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2687.504 ; gain = 0.000 ; free physical = 6072 ; free virtual = 23204
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'axixbar' at clock pin 'aclk' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 2687.504 ; gain = 1798.156 ; free physical = 6062 ; free virtual = 23194
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zynq_ps/processing_system7_0/inst. (constraint file  /home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for zynq_ps/proc_sys_reset_0/U0. (constraint file  /home/ataberk/EasyDRAM/controller-hardware/ZC706/Vivado_Project/E2E_RowClone.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for zynq_ps. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_ps/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_ps/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_ps/axi_interconnect_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_ps/axi_interconnect_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_ps/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_ps/processing_system7_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:01:53 . Memory (MB): peak = 2687.504 ; gain = 1798.156 ; free physical = 5949 ; free virtual = 23082
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_tempmon.v:286]
INFO: [Synth 8-5546] ROM "sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sample_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "temperature" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-4471] merging register 'largest_reg[0][5:0]' into 'smallest_reg[0][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[1][5:0]' into 'smallest_reg[1][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[2][5:0]' into 'smallest_reg[2][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[3][5:0]' into 'smallest_reg[3][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[4][5:0]' into 'smallest_reg[4][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[5][5:0]' into 'smallest_reg[5][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[6][5:0]' into 'smallest_reg[6][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-4471] merging register 'largest_reg[7][5:0]' into 'smallest_reg[7][5:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v:532]
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_corse_cnt_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fine_inc_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fine_inc_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "corse_dec_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_dec_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "corse_cnt_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "po_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wr_level_done_r" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dq_cnt_inc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "dqs_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dq_cnt_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dual_rnk_dec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dqs_wl_po_stg2_c_incdec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wl_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:342]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v:354]
INFO: [Synth 8-5546] ROM "ktap_right" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prech_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg3_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_dec_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg2_inc_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "run_ends_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "zero_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oneeighty_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2z_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o2f_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f2o_ns" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'complex_wrlvl_final_r_reg' into 'complex_oclkdelay_calib_done_r_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:107]
INFO: [Synth 8-4471] merging register 'wrlvl_final_r_reg' into 'oclkdelay_calib_done_r_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v:106]
INFO: [Synth 8-802] inferred FSM for state register 'sm_r_reg' in module 'mig_7series_v4_0_ddr_phy_ocd_cntlr'
INFO: [Synth 8-5544] ROM "wrlvl_final_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lim_start_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ocd_prech_req_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:207]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v:570]
INFO: [Synth 8-5544] ROM "stg2_ns" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ninety_offsets_ns0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ninety_offsets_final_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_finish_scan" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_slew" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "po_center_wait" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal'
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_byte_data_offset_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inc_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ctl_lane_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ck_po_stg2_f_indec" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fine_adj_state_r" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][17][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][18][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][19][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][20][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][21][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][22][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][23][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][24][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][25][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][26][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][27][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][28][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][29][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][30][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][31][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][32][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][33][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][34][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][35][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][36][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][37][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][38][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][39][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][40][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][41][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][42][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][43][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][44][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][45][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][46][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][47][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][48][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][49][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][50][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][51][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][52][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][53][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][54][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][55][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][56][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][57][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][58][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][59][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][60][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][61][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][62][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][63][4:0]' into 'dlyval_dq_reg_r_reg[0][16][4:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1648]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dlyval_dq_reg_r_reg[0][15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idelay_tap_cnt_r_reg[0][0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_cnt_r_reg[0][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v:1152]
INFO: [Synth 8-5546] ROM "complex_victim_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "compare_err_latch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_dqs_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "prbs_rdlvl_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_rd_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "no_err_win_detected" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_pi_incdec_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "match_flag_pb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_0_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'awaddr_r_reg' and it is trimmed from '32' to '30' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'araddr_r_reg' and it is trimmed from '32' to '30' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/axi_to_mc.v:298]
INFO: [Synth 8-802] inferred FSM for state register 'r_state_r_reg' in module 'axi_to_mc'
INFO: [Synth 8-802] inferred FSM for state register 'w_state_r_reg' in module 'axi_to_mc'
INFO: [Synth 8-5546] ROM "r_state_ns" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "ref_ctr_ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ref_ctr_ns0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ref_state_ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'apa_scheduler'
WARNING: [Synth 8-3936] Found unconnected internal register '_T_250_0_bits_opcode_reg' and it is trimmed from '3' to '1' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:10666]
WARNING: [Synth 8-3936] Found unconnected internal register 'req_addr_reg' and it is trimmed from '40' to '32' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:56022]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:82383]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in1_reg' and it is trimmed from '65' to '33' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83387]
WARNING: [Synth 8-3936] Found unconnected internal register 'in_in3_reg' and it is trimmed from '65' to '33' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:83389]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:89213]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_inst_reg' and it is trimmed from '32' to '12' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:93441]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_inst_reg' and it is trimmed from '32' to '28' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:93297]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_ctrl_mem_type_reg' and it is trimmed from '3' to '2' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:107315]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_ctrl_mem_type_reg' and it is trimmed from '3' to '2' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:108015]
WARNING: [Synth 8-3936] Found unconnected internal register 'wb_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:107211]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:108186]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_reg_raw_inst_reg' and it is trimmed from '32' to '16' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:108117]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/bd/system/ip/system_auto_pc_0/axi_protocol_converter_v2_1_9/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            00000 |                            00000
                 WL_INIT |                            00001 |                            00001
            WL_CORSE_INC |                            00100 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10100 |                            11011
       WL_CORSE_INC_WAIT |                            10101 |                            10001
        WL_INIT_FINE_INC |                            00010 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            00101 |                            00011
   WL_INIT_FINE_INC_WAIT |                            00110 |                            00100
        WL_INIT_FINE_DEC |                            01000 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            01001 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            01010 |                            00110
      WL_CORSE_INC_WAIT1 |                            10110 |                            10010
      WL_CORSE_INC_WAIT2 |                            10111 |                            10011
      WL_2RANK_FINAL_TAP |                            01101 |                            11000
             WL_FINE_INC |                            01011 |                            00111
        WL_FINE_INC_WAIT |                            01100 |                            10111
                 WL_WAIT |                            00111 |                            01000
           WL_EDGE_CHECK |                            11000 |                            01001
              WL_DQS_CNT |                            11001 |                            01011
             WL_FINE_DEC |                            00011 |                            01110
       WL_FINE_DEC_WAIT1 |                            01110 |                            11010
        WL_FINE_DEC_WAIT |                            01111 |                            01111
            WL_CORSE_DEC |                            10000 |                            10100
       WL_CORSE_DEC_WAIT |                            10010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10011 |                            10110
        WL_2RANK_DQS_CNT |                            10001 |                            01101
            WL_DQS_CHECK |                            11011 |                            01010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_ocd_cntlr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_dqs_found_cal'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                           000000 |                           000000
       CAL1_NEW_DQS_WAIT |                           000010 |                           000001
   CAL1_STORE_FIRST_WAIT |                           000101 |                           000010
         CAL1_PAT_DETECT |                           010001 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                           010100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                           010110 |                           000101
     CAL1_MPR_PAT_DETECT |                           000011 |                           011111
         CAL1_VALID_WAIT |                           010010 |                           011110
        CAL1_DETECT_EDGE |                           010011 |                           001000
          CAL1_CALC_IDEL |                           011001 |                           001011
        CAL1_CENTER_WAIT |                           011101 |                           100010
       CAL1_IDEL_DEC_CPT |                           000100 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                           011110 |                           001101
           CAL1_NEXT_DQS |                           011111 |                           001110
    CAL1_NEW_DQS_PREWAIT |                           100000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT |                           000001 |                           011101
          CAL1_REGL_LOAD |                           100010 |                           011011
               CAL1_DONE |                           100001 |                           001111
                  iSTATE |                           100011 |                           111111
    CAL1_DQ_IDEL_TAP_DEC |                           010111 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                           011000 |                           000111
 CAL1_RD_STOP_FOR_PI_INC |                           011010 |                           100001
       CAL1_IDEL_INC_CPT |                           011011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                           011100 |                           001010
          CAL1_RDLVL_ERR |                           010101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_0_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                W_IDLE_S |                               00 |                             0000
                 W_ACC_S |                               01 |                             0001
                 W_REQ_S |                               10 |                             0010
                W_RESP_S |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_r_reg' using encoding 'sequential' in module 'axi_to_mc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                R_IDLE_S |                               00 |                             0000
                 R_REQ_S |                               01 |                             0001
                R_WAIT_S |                               10 |                             0010
                R_RESP_S |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_r_reg' using encoding 'sequential' in module 'axi_to_mc'
WARNING: [Synth 8-327] inferring latch for variable 'phy_row_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'phy_bank_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:95]
WARNING: [Synth 8-327] inferring latch for variable 'phy_col_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/rlrd_scheduler.v:108]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  IDLE_S |                              000 |                              000
                  PRE1_S |                              001 |                              001
                 COPY1_S |                              010 |                              010
                 COPY2_S |                              011 |                              011
                 COPY3_S |                              100 |                              100
                  PRE2_S |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'sequential' in module 'apa_scheduler'
WARNING: [Synth 8-327] inferring latch for variable 'phy_row_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'phy_bank_reg' [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/scheduler/apa_scheduler.v:97]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 4874.934 ; gain = 3985.586 ; free physical = 2220 ; free virtual = 19353
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |mig_7series_v4_0_iodelay_ctrl__GC0                   |           1|        17|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized4__GC0  |           1|       499|
|3     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      3055|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      8203|
|5     |case__152__GD                                        |           1|     46449|
|6     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      3326|
|7     |mig_7series_v4_0_poc_top                             |           1|     51774|
|8     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      8823|
|9     |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     37380|
|10    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|       698|
|11    |memctl_mig__GC0                                      |           1|       351|
|12    |memctl_sys_top__GC0                                  |           1|     38240|
|13    |FPU__GB0                                             |           1|     33595|
|14    |FPU__GB1                                             |           1|     34847|
|15    |RocketTile__GCB0                                     |           1|     36153|
|16    |RocketTile__GCB1                                     |           1|     30233|
|17    |RocketTile__GCB2                                     |           1|     26178|
|18    |RocketTile__GCB3                                     |           1|         3|
|19    |FPGAZynqTop__GCB0                                    |           1|     39478|
|20    |FPGAZynqTop__GCB1                                    |           1|     30822|
|21    |ZynqAdapter                                          |           1|     36300|
|22    |system_top__GC0                                      |           1|      3189|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 1     
	   2 Input    107 Bit       Adders := 1     
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 10    
	   3 Input     64 Bit       Adders := 2     
	   3 Input     63 Bit       Adders := 1     
	   2 Input     58 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 4     
	   2 Input     51 Bit       Adders := 1     
	   2 Input     49 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 6     
	   3 Input     40 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 10    
	   2 Input     32 Bit       Adders := 12    
	   3 Input     31 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 5     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 4     
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 20    
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 12    
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 24    
	   3 Input      9 Bit       Adders := 13    
	   2 Input      8 Bit       Adders := 15    
	   3 Input      8 Bit       Adders := 6     
	  14 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 43    
	   3 Input      7 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 62    
	   3 Input      6 Bit       Adders := 26    
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 96    
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 60    
	   3 Input      4 Bit       Adders := 6     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 69    
	   4 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 9     
	   2 Input      2 Bit       Adders := 46    
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 7     
	   2 Input      1 Bit       Adders := 36    
	   4 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input     66 Bit         XORs := 15    
	   2 Input     65 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 3     
	   2 Input     40 Bit         XORs := 17    
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 29    
	   2 Input     29 Bit         XORs := 16    
	   2 Input     13 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 2     
	   2 Input      9 Bit         XORs := 18    
	   2 Input      7 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 76    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
+---Registers : 
	              512 Bit    Registers := 4     
	              320 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              130 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	              107 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 8     
	               65 Bit    Registers := 44    
	               64 Bit    Registers := 57    
	               62 Bit    Registers := 68    
	               60 Bit    Registers := 1     
	               56 Bit    Registers := 2     
	               55 Bit    Registers := 3     
	               54 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               49 Bit    Registers := 1     
	               48 Bit    Registers := 10    
	               44 Bit    Registers := 2     
	               42 Bit    Registers := 1     
	               40 Bit    Registers := 22    
	               39 Bit    Registers := 10    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 79    
	               31 Bit    Registers := 6     
	               30 Bit    Registers := 11    
	               29 Bit    Registers := 2     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 6     
	               26 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 15    
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 14    
	               13 Bit    Registers := 61    
	               12 Bit    Registers := 42    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 122   
	                8 Bit    Registers := 136   
	                7 Bit    Registers := 56    
	                6 Bit    Registers := 182   
	                5 Bit    Registers := 155   
	                4 Bit    Registers := 135   
	                3 Bit    Registers := 259   
	                2 Bit    Registers := 4258  
	                1 Bit    Registers := 2679  
+---Multipliers : 
	                53x53  Multipliers := 1     
	                 9x65  Multipliers := 1     
	                 3x32  Multipliers := 2     
	                 2x32  Multipliers := 2     
+---RAMs : 
	              32K Bit         RAMs := 4     
	              16K Bit         RAMs := 8     
	               1K Bit         RAMs := 10    
	              640 Bit         RAMs := 1     
	              512 Bit         RAMs := 10    
	              128 Bit         RAMs := 8     
	              112 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
	               64 Bit         RAMs := 10    
	               58 Bit         RAMs := 2     
	               48 Bit         RAMs := 1     
	               26 Bit         RAMs := 1     
	               16 Bit         RAMs := 3     
	                8 Bit         RAMs := 6     
	                6 Bit         RAMs := 24    
	                4 Bit         RAMs := 9     
	                2 Bit         RAMs := 10    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input    800 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 8     
	   4 Input    512 Bit        Muxes := 4     
	   2 Input    511 Bit        Muxes := 1     
	   2 Input    256 Bit        Muxes := 1     
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input    118 Bit        Muxes := 5     
	   2 Input    117 Bit        Muxes := 12    
	   2 Input    116 Bit        Muxes := 2     
	   2 Input    115 Bit        Muxes := 2     
	   2 Input    113 Bit        Muxes := 2     
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 3     
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     80 Bit        Muxes := 22    
	   2 Input     78 Bit        Muxes := 2     
	   2 Input     77 Bit        Muxes := 6     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 104   
	   2 Input     64 Bit        Muxes := 166   
	   4 Input     64 Bit        Muxes := 7     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	 513 Input     64 Bit        Muxes := 1     
	  32 Input     64 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 2     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 5     
	   2 Input     58 Bit        Muxes := 2     
	   2 Input     56 Bit        Muxes := 12    
	   4 Input     56 Bit        Muxes := 1     
	   6 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 12    
	   2 Input     54 Bit        Muxes := 6     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 7     
	   3 Input     52 Bit        Muxes := 2     
	   2 Input     51 Bit        Muxes := 9     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 28    
	  10 Input     48 Bit        Muxes := 2     
	   2 Input     44 Bit        Muxes := 6     
	   4 Input     44 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 59    
	   4 Input     40 Bit        Muxes := 3     
	   2 Input     39 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 10    
	   2 Input     33 Bit        Muxes := 15    
	   5 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 127   
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 9     
	   2 Input     30 Bit        Muxes := 57    
	   4 Input     30 Bit        Muxes := 11    
	   2 Input     29 Bit        Muxes := 1     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 40    
	   2 Input     27 Bit        Muxes := 7     
	   2 Input     26 Bit        Muxes := 16    
	   2 Input     25 Bit        Muxes := 15    
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 7     
	   2 Input     22 Bit        Muxes := 7     
	   2 Input     21 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 79    
	   4 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   4 Input     17 Bit        Muxes := 1     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 99    
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 34    
	   2 Input     12 Bit        Muxes := 46    
	   3 Input     12 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 29    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 18    
	   2 Input      9 Bit        Muxes := 102   
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 203   
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 134   
	   4 Input      7 Bit        Muxes := 27    
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 196   
	  27 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 3     
	   5 Input      6 Bit        Muxes := 2     
	  16 Input      6 Bit        Muxes := 1     
	  25 Input      6 Bit        Muxes := 5     
	  48 Input      6 Bit        Muxes := 1     
	  23 Input      6 Bit        Muxes := 6     
	   8 Input      6 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 2     
	  51 Input      6 Bit        Muxes := 2     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 185   
	   8 Input      5 Bit        Muxes := 9     
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 36    
	   6 Input      5 Bit        Muxes := 3     
	  22 Input      5 Bit        Muxes := 2     
	  33 Input      5 Bit        Muxes := 2     
	  16 Input      5 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 151   
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 3     
	  27 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	  25 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 14    
	  38 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 311   
	   8 Input      3 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 5     
	  27 Input      3 Bit        Muxes := 18    
	   3 Input      3 Bit        Muxes := 12    
	  23 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 5     
	  11 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 459   
	   8 Input      2 Bit        Muxes := 17    
	   4 Input      2 Bit        Muxes := 32    
	   3 Input      2 Bit        Muxes := 23    
	  15 Input      2 Bit        Muxes := 8     
	  10 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 7     
	  25 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 9     
	  19 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 2     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7039  
	   8 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 292   
	   3 Input      1 Bit        Muxes := 68    
	  15 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 38    
	  27 Input      1 Bit        Muxes := 51    
	  16 Input      1 Bit        Muxes := 279   
	  25 Input      1 Bit        Muxes := 36    
	  23 Input      1 Bit        Muxes := 28    
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 5     
	 256 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module system_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mig_7series_v4_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_lane__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_0_ddr_phy_4lanes__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_if_post_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 9     
	   4 Input     30 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 51    
Module mig_7series_v4_0_ddr_if_post_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_if_post_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_byte_group_io__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_0_ddr_byte_lane__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_4lanes__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_pd__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_poc_pd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_0_poc_tap_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     18 Bit        Muxes := 1     
	   4 Input     17 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_meta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_poc_edge_store__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mig_7series_v4_0_poc_edge_store__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mig_7series_v4_0_poc_edge_store 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module mig_7series_v4_0_poc_cc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    800 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_ocd_lim 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  15 Input     14 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_ocd_mux 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_phy_ocd_data 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_phy_ocd_samp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v4_0_ddr_phy_ocd_edge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_ocd_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 11    
Module mig_7series_v4_0_ddr_phy_ocd_po_cntlr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 12    
	  10 Input     48 Bit        Muxes := 2     
	   7 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 14    
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 42    
Module mig_7series_v4_0_ddr_phy_wrlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 35    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 33    
	  27 Input      6 Bit        Muxes := 10    
	  27 Input      5 Bit        Muxes := 1     
	  58 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	  27 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 121   
	   3 Input      1 Bit        Muxes := 9     
	  27 Input      1 Bit        Muxes := 51    
Module mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_phy_dqs_found_cal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 8     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 7     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 37    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 687   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 8     
	  25 Input      6 Bit        Muxes := 5     
	  48 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 133   
	  16 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 15    
	  25 Input      1 Bit        Muxes := 36    
	   3 Input      1 Bit        Muxes := 24    
Module mig_7series_v4_0_ddr_phy_prbs_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 19    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 47    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 350   
+---Muxes : 
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 30    
	  23 Input      6 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 11    
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 172   
	  23 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
	  16 Input      1 Bit        Muxes := 128   
Module mig_7series_v4_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 132   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input    511 Bit        Muxes := 1     
	   3 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 12    
	   4 Input     14 Bit        Muxes := 1     
	   8 Input     14 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 74    
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 26    
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 25    
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 21    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 303   
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	  16 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
Module mig_7series_v4_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_0_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_to_mc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 6     
Module imo_controller 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   4 Input    512 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 7     
Module perops_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module timing_counter__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module timing_counter__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module command_timer 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 40    
	   6 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 28    
	   3 Input      1 Bit        Muxes := 8     
Module rlrd_scheduler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                 2x32  Multipliers := 1     
+---Muxes : 
	   4 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   4 Input     40 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 9     
	   4 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 11    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
Module apa_scheduler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 11    
+---Muxes : 
	   2 Input     56 Bit        Muxes := 2     
	   6 Input     56 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 7     
	   6 Input      5 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
Module scheduler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               60 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               14 Bit    Registers := 11    
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 3x32  Multipliers := 1     
	                 2x32  Multipliers := 1     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 3     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 6     
	   2 Input     28 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 78    
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 14    
	   2 Input      7 Bit        Muxes := 11    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 1     
Module scd_phy_conv 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cr_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
Module controller_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
Module memctl_sys_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module MulAddRecFNToRaw_preMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     51 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  25 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
+---Registers : 
	               49 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
Module FPUFMAPipe 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module RecFNToIN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module RecFNToIN_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module FPToInt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               65 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
Module INToRecFN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module RoundAnyRawFNToRecFN_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module INToRecFN_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  63 Input      6 Bit        Muxes := 1     
Module IntToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  51 Input      6 Bit        Muxes := 1     
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module RoundAnyRawFNToRecFN_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
Module FPToFP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 11    
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module MulAddRecFNToRaw_preMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MulAddRecFNToRaw_postMul_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    109 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input    109 Bit        Muxes := 1     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  54 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module MulAddRecFNPipe_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    107 Bit       Adders := 1     
+---Registers : 
	              107 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                53x53  Multipliers := 1     
Module FPUFMAPipe_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     65 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
Module DivSqrtRecFNToRaw_small 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     31 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 5     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module DivSqrtRecFNToRaw_small_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     63 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               55 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 5     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module RoundAnyRawFNToRecFN_4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     55 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     55 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module FPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      9 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 32    
	               64 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 35    
+---Muxes : 
	   2 Input   2080 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 77    
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 3     
	  51 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 15    
	  22 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 26    
Module ICache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 9     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---RAMs : 
	              16K Bit         RAMs := 8     
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module PMPChecker_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module TLB_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
+---Registers : 
	               62 Bit    Registers := 33    
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 5     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 33    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module ShiftQueue 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 5     
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 36    
Module BTB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 5     
+---XORs : 
	   2 Input      9 Bit         XORs := 4     
+---Registers : 
	               39 Bit    Registers := 8     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               25 Bit    Registers := 6     
	               13 Bit    Registers := 56    
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 59    
	                2 Bit    Registers := 29    
	                1 Bit    Registers := 32    
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 10    
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 28    
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 62    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 38    
Module Frontend 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 43    
Module RRArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module PTW 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     66 Bit         XORs := 15    
+---Registers : 
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     44 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   4 Input      1 Bit        Muxes := 17    
Module RVCExpander 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     30 Bit        Muxes := 7     
	   2 Input     25 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 41    
	   4 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 1     
Module IBuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
	   3 Input      2 Bit       Adders := 3     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module CSRFile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     58 Bit       Adders := 2     
	   2 Input     30 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 9     
	               44 Bit    Registers := 1     
	               40 Bit    Registers := 5     
	               39 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 8     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 63    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 40    
	   2 Input     58 Bit        Muxes := 2     
	   4 Input     44 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 26    
	   4 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	  38 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
Module BreakpointUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module MulDiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     73 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	              130 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                 9x65  Multipliers := 1     
+---Muxes : 
	   2 Input    130 Bit        Muxes := 3     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 16    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 82    
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 1     
Module Rocket 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               62 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 55    
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 17    
	   4 Input     64 Bit        Muxes := 3     
	   8 Input     64 Bit        Muxes := 1     
	   7 Input     64 Bit        Muxes := 1     
	   3 Input     62 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module HellaCacheArbiter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Queue_79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
Module Queue_80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 2     
	                2 Bit         RAMs := 1     
Module Queue_81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                4 Bit         RAMs := 2     
Module Queue_82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
Module Queue_83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                6 Bit         RAMs := 1     
Module WritebackUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module ProbeUnit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              640 Bit         RAMs := 1     
	              112 Bit         RAMs := 1     
	               80 Bit         RAMs := 2     
	               48 Bit         RAMs := 1     
Module Queue_78 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MSHR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 41    
	   4 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module IOMSHR 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  10 Input      8 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module MSHRFile 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    115 Bit        Muxes := 2     
	  18 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module CacheManager 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	  13 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module PMPChecker 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     29 Bit         XORs := 8     
	   2 Input      3 Bit         XORs := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module TLB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 8     
+---Registers : 
	               62 Bit    Registers := 33    
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 10    
	   2 Input     33 Bit        Muxes := 7     
	   5 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 33    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 36    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
Module L1MetadataArray 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
+---RAMs : 
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Arbiter_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module DataArray 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 4     
Module Arbiter_9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
Module Arbiter_10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module AMOALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
Module Arbiter_11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module NonBlockingDCache 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input    108 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	  13 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module TLXbar_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    116 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module SynchronizerShiftReg_w1_d3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Queue_88__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module Queue_88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module BlockDeviceTracker__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 18    
Module BlockDeviceTracker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 18    
Module Queue_85 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module BlockDeviceFrontend 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module Queue_86__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module Queue_86 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                2 Bit         RAMs := 1     
Module RRArbiter_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module BlockDeviceRouter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
Module RRArbiter_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module RRArbiter_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module BlockDeviceArbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module SerialAdapter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	  14 Input      8 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 2     
	   8 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 3     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 18    
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   2 Input      3 Bit        Muxes := 20    
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module IMOController 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module AsyncResetReg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TLDebugModuleOuter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module AsyncResetReg__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module AsyncResetReg__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w42_d1 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
Module AsyncResetReg__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module TLDebugModuleInner 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 12    
	   2 Input      7 Bit         XORs := 7     
+---Registers : 
	               32 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 73    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 72    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	 256 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1104  
	   6 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 1     
Module AsyncResetReg__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w54_d1 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
Module AsyncResetReg__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module AsyncResetReg__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSource_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module AsyncResetReg__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SynchronizerShiftReg_w12_d1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module AsyncResetReg__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncQueueSink_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module AsyncResetReg__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AsyncResetReg__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Queue_84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module TLError 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TLROM 
Detailed RTL Component Info : 
+---Muxes : 
	 513 Input     64 Bit        Muxes := 1     
Module CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelGateway__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module LevelGateway 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_76 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module TLPLIC 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Muxes : 
	  32 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Queue_10__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__11 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__12 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__13 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__14 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__15 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__16 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__17 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__18 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__19 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__20 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__21 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__22 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__23 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__24 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__25 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__26 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__27 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__28 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__29 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__30 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__31 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__32 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__33 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__34 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__35 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__36 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__37 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__38 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__39 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__40 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__41 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__42 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__43 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__44 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__45 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__46 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__47 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__48 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__49 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__50 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__51 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__52 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__53 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__54 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__55 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__56 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__57 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__58 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__59 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__60 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__61 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__62 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10__63 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Queue_74 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Queue_75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module TLToAXI4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 32    
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 35    
+---Muxes : 
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module Queue_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_6__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_6__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module Queue_6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
Module TLBroadcastTracker_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module TLBroadcast 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    118 Bit        Muxes := 5     
	   2 Input     78 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 20    
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module TLXbar_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 5     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     77 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 13    
Module Queue_2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               58 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 4     
Module Queue_3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module TLAtomicAutomata 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     29 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    113 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 5     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module Queue_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	               58 Bit         RAMs := 1     
	               16 Bit         RAMs := 1     
	                6 Bit         RAMs := 4     
Module Queue_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                6 Bit         RAMs := 3     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module Repeater 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Repeater_4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Repeater_5 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TLFragmenter_5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module TLXbar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 7     
+---XORs : 
	   2 Input     32 Bit         XORs := 21    
+---Registers : 
	                9 Bit    Registers := 7     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    117 Bit        Muxes := 12    
	   2 Input     80 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 23    
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 79    
Module Queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
Module Queue_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
	                8 Bit         RAMs := 1     
	                6 Bit         RAMs := 2     
	                4 Bit         RAMs := 1     
	                2 Bit         RAMs := 2     
Module FPGAZynqTop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Queue_90__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_90__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_90__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_90__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module Queue_90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
Module BlockDeviceSerdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Queue_95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Queue_96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
	               26 Bit         RAMs := 1     
	                2 Bit         RAMs := 1     
Module ZynqAdapterCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module Queue_97__1 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_97 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Queue_99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AXI4Fragmenter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 4096  
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4097  
Module axi_protocol_converter_v2_1_9_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_9_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_9_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:35 ; elapsed = 00:03:36 . Memory (MB): peak = 4874.934 ; gain = 3985.586 ; free physical = 2219 ; free virtual = 19353
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v:730]
WARNING: [Synth 8-3917] design mig_7series_v4_0_poc_top has port psincdec driven by constant 1
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/phy/mig_7series_v4_0_ddr_phy_init.v:1230]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "ref_ctr_ns0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ref_ctr_ns" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "p_0_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_reset_n driven by constant 1
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_odt[1] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_cke[3] driven by constant 1
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_cke[2] driven by constant 1
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_cke[1] driven by constant 1
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_cke[0] driven by constant 1
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out0[3] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out0[2] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out0[1] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out0[0] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out1[3] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out1[2] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out1[1] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_aux_out1[0] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_cas_slot[0] driven by constant 1
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_rank_cnt[1] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port mc_rank_cnt[0] driven by constant 0
WARNING: [Synth 8-3917] design memctl_sys_top__GC0 has port idle driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: Generating DSP _T_14, operation Mode is: PCIN+A*B.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
DSP Report: operator _T_14 is absorbed into DSP _T_14.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_btb_update_bits_br_pc_reg' and it is trimmed from '39' to '2' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:75407]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP _T_118, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_118.
DSP Report: register A is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: Generating DSP _T_118, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_118.
DSP Report: register A is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: Generating DSP _T_118, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP _T_118.
DSP Report: register A is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: Generating DSP _T_118, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP _T_118.
DSP Report: register A is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
DSP Report: operator _T_118 is absorbed into DSP _T_118.
WARNING: [Synth 8-3936] Found unconnected internal register 'req__addr_reg' and it is trimmed from '40' to '32' bits. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/rocket-chip/Top.ZynqCopyFPGAConfig.v:55070]
WARNING: [Synth 8-3936] Found unconnected internal register 'Queue/ram_data_reg' and it is trimmed from '64' to '34' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_1/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_2/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_3/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_4/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_5/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_6/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_7/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_8/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_9/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_10/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_11/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_12/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_13/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_14/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_15/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_16/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_17/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_18/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_19/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_20/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_21/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_22/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_23/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_24/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_25/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_26/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_27/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_28/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_29/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_30/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_31/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_32/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_33/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_34/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_35/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_36/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_37/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_38/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_39/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_40/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_41/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_42/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_43/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_44/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_45/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_46/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_47/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_48/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_49/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_50/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_51/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_52/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_53/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_54/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_55/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_56/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_57/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_58/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_59/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_60/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_61/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_62/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/axi4yank/Queue_63/ram_reg' and it is trimmed from '9' to '8' bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'coupler_to_memory_controller_named_axi4/tl2axi4/Queue_1/ram_user_reg' and it is trimmed from '9' to '8' bits.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:03:55 . Memory (MB): peak = 4878.859 ; gain = 3989.512 ; free physical = 1821 ; free virtual = 18955
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:55 ; elapsed = 00:03:55 . Memory (MB): peak = 4878.859 ; gain = 3989.512 ; free physical = 1821 ; free virtual = 18955

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |mig_7series_v4_0_iodelay_ctrl__GC0                   |           1|        17|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized4__GC0  |           1|       722|
|3     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      3930|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|     10941|
|5     |case__152__GD                                        |           1|     46640|
|6     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      3689|
|7     |mig_7series_v4_0_poc_top                             |           1|     52645|
|8     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      8544|
|9     |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     37509|
|10    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1944|
|11    |memctl_mig__GC0                                      |           1|       350|
|12    |memctl_sys_top__GC0                                  |           1|     41183|
|13    |FPU__GB0                                             |           1|     38804|
|14    |FPU__GB1                                             |           1|     39328|
|15    |RocketTile__GCB0                                     |           1|     40763|
|16    |RocketTile__GCB1                                     |           1|     36118|
|17    |RocketTile__GCB2                                     |           1|     30016|
|18    |RocketTile__GCB3                                     |           1|         3|
|19    |FPGAZynqTop__GCB0                                    |           1|     43145|
|20    |FPGAZynqTop__GCB1                                    |           1|     33010|
|21    |ZynqAdapter                                          |           1|     36956|
|22    |system_top__GC0                                      |           1|      3382|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_0_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ICache          | tag_array_1_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | tag_array_2_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | tag_array_3_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | tag_array_0_reg     | 64 x 21(READ_FIRST)    | W |   | 64 x 21(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_1_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_1_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_2_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_2_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_3_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_3_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_0_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ICache          | data_arrays_1_0_reg | 512 x 32(READ_FIRST)   | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|MSHRFile        | sdq_reg             | 32 x 64(READ_FIRST)    | W |   | 32 x 64(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|L1MetadataArray | tag_array_0_reg     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|L1MetadataArray | tag_array_1_reg     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|L1MetadataArray | tag_array_2_reg     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|L1MetadataArray | tag_array_3_reg     | 64 x 22(READ_FIRST)    | W |   | 64 x 22(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|DataArray       | _T_37_0_reg         | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|DataArray       | _T_96_0_reg         | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|DataArray       | _T_155_0_reg        | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|DataArray       | _T_214_0_reg        | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                    | RTL Object                                                                                                              | Inference      | Size (Depth x Width) | Primitives      | 
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|system_top                     | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                   | Implied        | 4 x 80               | RAM32M x 14     | 
|system_top                     | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|system_top                     | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|system_top                     | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg | Implied        | 4 x 80               | RAM32M x 14     | 
|system_top                     | ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg             | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                   | Implied        | 4 x 80               | RAM32M x 14     | 
|mig_7series_v4_0_ddr_byte_lane | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                               | Implied        | 16 x 80              | RAM32M x 14     | 
|system_top                     | genblk24.phy_ctl_pre_fifo_2/mem_reg                                                                                     | Implied        | 8 x 6                | RAM32M x 1      | 
|system_top                     | genblk24.phy_ctl_pre_fifo_1/mem_reg                                                                                     | Implied        | 8 x 6                | RAM32M x 1      | 
|system_top                     | genblk24.phy_ctl_pre_fifo_0/mem_reg                                                                                     | Implied        | 8 x 32               | RAM32M x 6      | 
|BTB                            | _T_1386_reg                                                                                                             | Implied        | 512 x 1              | RAM128X1D x 4   | 
|Rocket                         | _T_1697_reg                                                                                                             | Implied        | 32 x 64              | RAM32M x 22     | 
|system_top                     | sync_xing/Queue/ram_opcode_reg                                                                                          | Implied        | 2 x 3                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue/ram_param_reg                                                                                           | Implied        | 2 x 3                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue/ram_size_reg                                                                                            | Implied        | 2 x 4                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue/ram_source_reg                                                                                          | Implied        | 2 x 2                | RAM16X1D x 2    | 
|system_top                     | sync_xing/Queue/ram_address_reg                                                                                         | Implied        | 2 x 32               | RAM32M x 6      | 
|system_top                     | sync_xing/Queue/ram_mask_reg                                                                                            | Implied        | 2 x 8                | RAM32M x 2      | 
|system_top                     | sync_xing/Queue/ram_data_reg                                                                                            | Implied        | 2 x 64               | RAM32M x 11     | 
|system_top                     | sync_xing/Queue_1/ram_opcode_reg                                                                                        | Implied        | 2 x 3                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue_1/ram_param_reg                                                                                         | Implied        | 2 x 2                | RAM16X1D x 2    | 
|system_top                     | sync_xing/Queue_1/ram_size_reg                                                                                          | Implied        | 2 x 4                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue_1/ram_source_reg                                                                                        | Implied        | 2 x 2                | RAM16X1D x 2    | 
|system_top                     | sync_xing/Queue_1/ram_sink_reg                                                                                          | Implied        | 2 x 3                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue_1/ram_data_reg                                                                                          | Implied        | 2 x 64               | RAM32M x 11     | 
|system_top                     | sync_xing/Queue_1/ram_error_reg                                                                                         | Implied        | 2 x 1                | RAM16X1D x 1    | 
|system_top                     | sync_xing/Queue_2/ram_param_reg                                                                                         | Implied        | 2 x 2                | RAM16X1D x 2    | 
|system_top                     | sync_xing/Queue_2/ram_size_reg                                                                                          | Implied        | 2 x 4                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue_2/ram_source_reg                                                                                        | Implied        | 2 x 2                | RAM16X1D x 2    | 
|system_top                     | sync_xing/Queue_2/ram_address_reg                                                                                       | Implied        | 2 x 32               | RAM32M x 6      | 
|system_top                     | sync_xing/Queue_3/ram_opcode_reg                                                                                        | Implied        | 2 x 3                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue_3/ram_size_reg                                                                                          | Implied        | 2 x 4                | RAM32M x 1      | 
|system_top                     | sync_xing/Queue_3/ram_source_reg                                                                                        | Implied        | 2 x 2                | RAM16X1D x 2    | 
|system_top                     | sync_xing/Queue_3/ram_address_reg                                                                                       | Implied        | 2 x 32               | RAM32M x 6      | 
|system_top                     | sync_xing/Queue_3/ram_data_reg                                                                                          | Implied        | 2 x 64               | RAM32M x 11     | 
|system_top                     | sync_xing/Queue_4/ram_sink_reg                                                                                          | Implied        | 2 x 3                | RAM32M x 1      | 
|MSHRFile                       | mshrs_0/rpq/ram_addr_reg                                                                                                | Implied        | 16 x 6               | RAM32M x 1      | 
|MSHRFile                       | mshrs_0/rpq/ram_tag_reg                                                                                                 | Implied        | 16 x 7               | RAM32M x 2      | 
|MSHRFile                       | mshrs_0/rpq/ram_cmd_reg                                                                                                 | Implied        | 16 x 5               | RAM32M x 1      | 
|MSHRFile                       | mshrs_0/rpq/ram_typ_reg                                                                                                 | Implied        | 16 x 3               | RAM32M x 1      | 
|MSHRFile                       | mshrs_0/rpq/ram_sdq_id_reg                                                                                              | Implied        | 16 x 5               | RAM32M x 1      | 
|system_top                     | Queue_1/ram_reg                                                                                                         | Implied        | 2 x 32               | RAM32M x 6      | 
|system_top                     | Queue/ram_reg                                                                                                           | Implied        | 2 x 32               | RAM32M x 6      | 
|BlockDeviceController          | router/allocQueue/ram_reg                                                                                               | Implied        | 2 x 1                | RAM16X1D x 1    | 
|BlockDeviceController          | router/completeQueue/ram_reg                                                                                            | Implied        | 2 x 1                | RAM16X1D x 1    | 
|TLBroadcast                    | TLBroadcastTracker/o_data/ram_mask_reg                                                                                  | Implied        | 8 x 8                | RAM32M x 2      | 
|TLBroadcast                    | TLBroadcastTracker/o_data/ram_data_reg                                                                                  | Implied        | 8 x 64               | RAM32M x 11     | 
|TLBroadcast                    | TLBroadcastTracker_1/o_data/ram_mask_reg                                                                                | Implied        | 8 x 8                | RAM32M x 2      | 
|TLBroadcast                    | TLBroadcastTracker_1/o_data/ram_data_reg                                                                                | Implied        | 8 x 64               | RAM32M x 11     | 
|TLBroadcast                    | TLBroadcastTracker_2/o_data/ram_mask_reg                                                                                | Implied        | 8 x 8                | RAM32M x 2      | 
|TLBroadcast                    | TLBroadcastTracker_2/o_data/ram_data_reg                                                                                | Implied        | 8 x 64               | RAM32M x 11     | 
|TLBroadcast                    | TLBroadcastTracker_3/o_data/ram_mask_reg                                                                                | Implied        | 8 x 8                | RAM32M x 2      | 
|TLBroadcast                    | TLBroadcastTracker_3/o_data/ram_data_reg                                                                                | Implied        | 8 x 64               | RAM32M x 11     | 
|SimpleLazyModule_7             | buffer/Queue/ram_opcode_reg                                                                                             | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue/ram_param_reg                                                                                              | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue/ram_size_reg                                                                                               | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue/ram_source_reg                                                                                             | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue/ram_address_reg                                                                                            | Implied        | 2 x 29               | RAM32M x 5      | 
|SimpleLazyModule_7             | buffer/Queue/ram_mask_reg                                                                                               | Implied        | 2 x 8                | RAM32M x 2      | 
|SimpleLazyModule_7             | buffer/Queue/ram_data_reg                                                                                               | Implied        | 2 x 64               | RAM32M x 11     | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_opcode_reg                                                                                           | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_param_reg                                                                                            | Implied        | 2 x 2                | RAM16X1D x 2    | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_size_reg                                                                                             | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_source_reg                                                                                           | Implied        | 2 x 3                | RAM32M x 1      | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_sink_reg                                                                                             | Implied        | 2 x 1                | RAM16X1D x 1    | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_data_reg                                                                                             | Implied        | 2 x 64               | RAM32M x 11     | 
|SimpleLazyModule_7             | buffer/Queue_1/ram_error_reg                                                                                            | Implied        | 2 x 1                | RAM16X1D x 1    | 
|TLBuffer_5                     | Queue/ram_opcode_reg                                                                                                    | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue/ram_param_reg                                                                                                     | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue/ram_size_reg                                                                                                      | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue/ram_source_reg                                                                                                    | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue/ram_address_reg                                                                                                   | Implied        | 2 x 29               | RAM32M x 5      | 
|TLBuffer_5                     | Queue/ram_mask_reg                                                                                                      | Implied        | 2 x 8                | RAM32M x 2      | 
|TLBuffer_5                     | Queue/ram_data_reg                                                                                                      | Implied        | 2 x 64               | RAM32M x 11     | 
|TLBuffer_5                     | Queue_1/ram_opcode_reg                                                                                                  | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue_1/ram_param_reg                                                                                                   | Implied        | 2 x 2                | RAM16X1D x 2    | 
|TLBuffer_5                     | Queue_1/ram_size_reg                                                                                                    | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue_1/ram_source_reg                                                                                                  | Implied        | 2 x 3                | RAM32M x 1      | 
|TLBuffer_5                     | Queue_1/ram_sink_reg                                                                                                    | Implied        | 2 x 1                | RAM16X1D x 1    | 
|TLBuffer_5                     | Queue_1/ram_data_reg                                                                                                    | Implied        | 2 x 64               | RAM32M x 11     | 
|TLBuffer_5                     | Queue_1/ram_error_reg                                                                                                   | Implied        | 2 x 1                | RAM16X1D x 1    | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue/ram_opcode_reg                                                                | Implied        | 2 x 3                | RAM32M x 1      | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue/ram_size_reg                                                                  | Implied        | 2 x 4                | RAM32M x 1      | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue/ram_source_reg                                                                | Implied        | 2 x 3                | RAM32M x 1      | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_opcode_reg                                                              | Implied        | 2 x 3                | RAM32M x 1      | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_param_reg                                                               | Implied        | 2 x 2                | RAM16X1D x 2    | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_size_reg                                                                | Implied        | 2 x 4                | RAM32M x 1      | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_source_reg                                                              | Implied        | 2 x 3                | RAM32M x 1      | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_sink_reg                                                                | Implied        | 2 x 1                | RAM16X1D x 1    | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_data_reg                                                                | Implied        | 2 x 64               | RAM32M x 11     | 
|SystemBus                      | coupler_to_slave_named_Error/buffer/Queue_1/ram_error_reg                                                               | Implied        | 2 x 1                | RAM16X1D x 1    | 
|ZynqAdapter                    | core/ser_out_fifo/ram_reg                                                                                               | Implied        | 16 x 32              | RAM32M x 6      | 
|ZynqAdapter                    | core/ser_in_fifo/ram_reg                                                                                                | Implied        | 16 x 32              | RAM32M x 6      | 
|ZynqAdapter                    | core/bdev_req_fifo/ram_reg                                                                                              | Implied        | 16 x 32              | RAM32M x 6      | 
|ZynqAdapter                    | core/bdev_data_fifo/ram_reg                                                                                             | Implied        | 16 x 32              | RAM32M x 6      | 
|ZynqAdapter                    | core/bdev_resp_fifo/ram_reg                                                                                             | Implied        | 16 x 32              | RAM32M x 6      | 
|ZynqAdapter                    | core/Queue_1/ram_read_reg                                                                                               | Implied        | 2 x 1                | RAM16X1D x 1    | 
|ZynqAdapter                    | core/Queue_1/ram_data_reg                                                                                               | Implied        | 2 x 32               | RAM32M x 6      | 
|ZynqAdapter                    | core/Queue_1/ram_extra_reg                                                                                              | Implied        | 2 x 13               | RAM32M x 3      | 
|fifo_generator_v13_1_1         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 10              | RAM32M x 2      | 
|fifo_generator_v13_1_1         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 5               | RAM32M x 1      | 
|fifo_generator_v13_1_1         | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                                           | User Attribute | 32 x 1               | RAM32X1D x 1    | 
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulAddRecFNPipe   | A*B              | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe   | (PCIN>>17)+A*B   | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | (PCIN>>17)+A*B   | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | A*B              | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | (PCIN>>17)+A*B   | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulAddRecFNPipe_1 | PCIN+A*B         | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 14     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | A2*B2            | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv            | (PCIN>>17)+A2*B2 | 18     | 9      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_byte_lane_C.ddr_byte_lane_Ci_1/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[1]' (FD) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst_reg' (FD) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst_reg'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]' (FD) to 'ddr_phy_4lanes_1.u_ddr_phy_4lanesi_2/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_5/\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_5/\fine_delay_mod_reg[1] )
WARNING: [Synth 8-3332] Sequential element (mmcm_init_lead_reg[7]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_lim.
WARNING: [Synth 8-3332] Sequential element (mmcm_init_trail_reg[7]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_lim.
WARNING: [Synth 8-3332] Sequential element (mmcm_current_reg[7]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_lim.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[47]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[46]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[45]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[44]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[43]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[42]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[41]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[40]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[39]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[38]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[37]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[36]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[35]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[34]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[33]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[32]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[31]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[30]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[29]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[28]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[27]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[26]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[25]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[24]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[23]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[22]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[21]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[20]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[19]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[18]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[17]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[16]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[15]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[14]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[13]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[12]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[11]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[10]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[9]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[8]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[7]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[6]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[5]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[4]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[3]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[2]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[1]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
WARNING: [Synth 8-3332] Sequential element (cmplx_stg3_final_r_reg[0]) is unused and will be removed from module mig_7series_v4_0_ddr_phy_ocd_po_cntlr.
INFO: [Synth 8-3886] merging instance 'ddr_phy_top0i_9/gen_ddr3_noparity.parity_reg[0]' (FD) to 'ddr_phy_top0i_9/gen_ddr3_noparity.parity_reg[1]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_top0i_9/gen_ddr3_noparity.parity_reg[1]' (FD) to 'ddr_phy_top0i_9/gen_ddr3_noparity.parity_reg[2]'
INFO: [Synth 8-3886] merging instance 'ddr_phy_top0i_9/gen_ddr3_noparity.parity_reg[2]' (FD) to 'ddr_phy_top0i_9/gen_ddr3_noparity.parity_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_phy_top0i_9/\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (phyi_10/\temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[0]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[1]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[2]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/addr_step_q_reg[3]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[12]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[13]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[0]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[1]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[2]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/addr_step_q_reg[3]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[12]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[13]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[0]' (FD) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/areset_d_reg[1]' (FD) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/areset_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[7]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[4]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[5]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[6]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[7]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[8]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]' (FDRE) to 'i_20/zynq_ps/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_20/zynq_ps/axi_interconnect_1/\s00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[30]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[29]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[28]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[27]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[26]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[25]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[24]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[23]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[22]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[21]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[20]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[19]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[18]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[17]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[16]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[15]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[14]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[13]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[12]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[11]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[10]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[9]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[8]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/size_mask_q_reg[7]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[30]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[29]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[28]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[27]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[26]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[25]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[24]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[23]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[22]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[21]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[20]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[19]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[18]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[17]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[16]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[15]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[14]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[13]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[12]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[11]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[10]) is unused and will be removed from module system_auto_pc_1.
INFO: [Synth 8-3332] Sequential element (inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/size_mask_q_reg[9]) is unused and will be removed from module system_auto_pc_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oclk_calib.u_ddr_phy_oclkdelay_cali_7 /u_ocd_cntlr/complex_oclkdelay_calib_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_5/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_phy_wrapperi_5/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyce_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg_r_reg[0][16][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\calib_zero_ctrl_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\odd_cwl.phy_ras_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /fine_dly_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\complex_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\dlyval_dq_reg[62] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:23 ; elapsed = 00:06:23 . Memory (MB): peak = 4878.859 ; gain = 3989.512 ; free physical = 682 ; free virtual = 17816
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:06:23 ; elapsed = 00:06:23 . Memory (MB): peak = 4878.859 ; gain = 3989.512 ; free physical = 682 ; free virtual = 17816

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |mig_7series_v4_0_iodelay_ctrl__GC0                   |           1|        17|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized4__GC0  |           1|       274|
|3     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1478|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      5912|
|5     |case__152__GD                                        |           1|       715|
|6     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|      1188|
|7     |mig_7series_v4_0_poc_top                             |           1|     19581|
|8     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      3083|
|9     |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     20142|
|10    |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1938|
|11    |memctl_mig__GC0                                      |           1|       326|
|12    |memctl_sys_top__GC0                                  |           1|     15422|
|13    |FPU__GB0                                             |           1|     23646|
|14    |FPU__GB1                                             |           1|     22587|
|15    |RocketTile__GCB0                                     |           1|     21406|
|16    |RocketTile__GCB1                                     |           1|     18215|
|17    |RocketTile__GCB2                                     |           1|     17807|
|18    |RocketTile__GCB3                                     |           1|         3|
|19    |FPGAZynqTop__GCB0                                    |           1|      6968|
|20    |FPGAZynqTop__GCB1                                    |           1|     19179|
|21    |ZynqAdapter                                          |           1|      2743|
|22    |system_top__GC0                                      |           1|      2443|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:31 ; elapsed = 00:06:31 . Memory (MB): peak = 4878.859 ; gain = 3989.512 ; free physical = 682 ; free virtual = 17816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:14 ; elapsed = 00:07:14 . Memory (MB): peak = 4878.859 ; gain = 3989.512 ; free physical = 683 ; free virtual = 17819
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------------------------+------------+----------+
|      |RTL Partition                                        |Replication |Instances |
+------+-----------------------------------------------------+------------+----------+
|1     |mig_7series_v4_0_iodelay_ctrl__GC0                   |           1|        17|
|2     |mig_7series_v4_0_ddr_byte_lane__parameterized4__GC0  |           1|       271|
|3     |mig_7series_v4_0_ddr_phy_4lanes__parameterized0__GC0 |           1|      1446|
|4     |mig_7series_v4_0_ddr_mc_phy__GC0                     |           1|      5281|
|5     |mig_7series_v4_0_ddr_mc_phy_wrapper__GCB2            |           1|       378|
|6     |mig_7series_v4_0_poc_top                             |           1|      1104|
|7     |mig_7series_v4_0_ddr_phy_oclkdelay_cal__GB1          |           1|      3083|
|8     |mig_7series_v4_0_ddr_calib_top__GC0                  |           1|     14282|
|9     |mig_7series_v4_0_ddr_phy_top__GC0                    |           1|      1430|
|10    |memctl_mig__GC0                                      |           1|       326|
|11    |memctl_sys_top__GC0                                  |           1|     15422|
|12    |FPU__GB0                                             |           1|     23646|
|13    |RocketTile__GCB2                                     |           1|     17727|
|14    |ZynqAdapter                                          |           1|      2743|
|15    |system_top__GC0                                      |           1|      2443|
|16    |system_top_GT2                                       |           1|     25488|
|17    |system_top_GT1                                       |           1|     61906|
+------+-----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_state_r_reg[1]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_state_r_reg[1] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:106]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_state_r_reg[0]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_state_r_reg[0] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:106]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_bits_r_reg[3]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_bits_r_reg[3] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:45]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_bits_r_reg[2]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_bits_r_reg[2] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:45]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_bits_r_reg[1]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_bits_r_reg[1] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:45]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_bits_r_reg[0]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_bits_r_reg[0] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:45]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[31]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[31] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[30]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[30] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[29]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[29] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[28]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[28] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[27]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[27] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[26]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[26] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[25]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[25] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[24]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[24] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[23]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[23] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[22]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[22] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[21]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[21] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[20]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[20] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[19]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[19] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[18]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[18] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[17]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[17] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[16]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[16] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[15]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[15] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[14]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[14] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[13]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[13] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[12]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[12] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[11]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[11] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[10]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[10] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[9]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[9] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[8]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[8] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[7]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[7] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[6]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[6] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[5]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[5] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[4]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[4] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[3]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[3] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[2]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[2] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[1]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[1] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[0]__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_ctr_r_reg[0] ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:103]
INFO: [Synth 8-4765] Removing register instance (\memctl/mem_ctl_top/poc/rng_valid_r_reg__0 ) from module (memctl_sys_top__GC0_tempName) as it is equivalent to (\memctl/mem_ctl_top/poc/rng_valid_r_reg ) and driving same net [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/controller/perops_controller.v:44]
Found timing loop:
     0: tilei_4/sfma_io_in_bits_fmaCmd[1] (system_top_GT1_tempName)
     1: tilei_4/sfma_io_in_bits_fmaCmd[1] (system_top_GT1_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:5]
Found timing loop:
     0: tilei_4/sfma_io_in_bits_fmaCmd[1] (system_top_GT1_tempName)
     1: tilei_4/sfma_io_in_bits_fmaCmd[1] (system_top_GT1_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:5]
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/mshrs/sdq_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Found timing loop:
     0: tilei_4/sfma_io_in_bits_fmaCmd[1] (system_top_GT1_tempName)
     1: tilei_4/sfma_io_in_bits_fmaCmd[1] (system_top_GT1_tempName)
WARNING: [Synth 8-295] found timing loop. [/home/ataberk/EasyDRAM/controller-hardware/ZC706/sources/hdl/impl/system_top.v:5]
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:40 ; elapsed = 00:07:39 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 442 ; free virtual = 17190
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:07:40 ; elapsed = 00:07:39 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 442 ; free virtual = 17190

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |mig_7series_v4_0_ddr_calib_top__GC0 |           1|      7039|
|2     |memctl_sys_top__GC0                 |           1|      7638|
|3     |FPU__GB0                            |           1|     10497|
|4     |RocketTile__GCB2                    |           1|      7951|
|5     |system_top_GT2                      |           1|     11259|
|6     |system_top_GT1                      |           1|     27826|
+------+------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:07:40 ; elapsed = 00:07:39 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 442 ; free virtual = 17190
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/mshrs/sdq_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/dcache/meta/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/tag_array_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_3_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_0_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rocket_chip/target/tile/frontend/icache/data_arrays_1_0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to memctl/phy/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop rocket_chip/target/tile/fpuOpt/sfma/fma/_T_22_sExpSum_reg[9] is being inverted and renamed to rocket_chip/target/tile/fpuOpt/sfma/fma/_T_22_sExpSum_reg[9]_inv.
INFO: [Synth 8-5365] Flop rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/_T_22_sExpSum_reg[12] is being inverted and renamed to rocket_chip/target/tile/fpuOpt/FPUFMAPipe/fma/_T_22_sExpSum_reg[12]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [0]. Fanout reduced from 99 to 50 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [1]. Fanout reduced from 96 to 48 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r [2]. Fanout reduced from 68 to 21 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-5778] max_fanout handling on net ui_rst is sub-optimal because some of its loads are not in same hierarchy as its driver   
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net ui_rst. Fanout reduced from 2989 to 51 by creating 60 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 1444 to 50 by creating 29 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:50 ; elapsed = 00:07:49 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 444 ; free virtual = 17191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:50 ; elapsed = 00:07:49 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 444 ; free virtual = 17191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:59 ; elapsed = 00:07:59 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 444 ; free virtual = 17191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:08:00 ; elapsed = 00:07:59 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 444 ; free virtual = 17191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:02 ; elapsed = 00:08:02 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 443 ; free virtual = 17190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:08:03 ; elapsed = 00:08:02 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 443 ; free virtual = 17190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_too_small_r3_reg                                         | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/run_end_r3_reg                                               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dqsfound_done_r5_reg                                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_start_dly_r_reg[5]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|system_top  | memctl/phy/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top  | rocket_chip/target/tile/dcache/_T_900_reg[5]                                                                                                             | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|system_top  | rocket_chip/target/tile/frontend/icache/_T_215_reg[5]                                                                                                    | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |rchip_axi4_xbar    |         1|
|2     |read_metadata_fifo |         1|
|3     |wrdata_fifo        |         1|
|4     |wrmask_fifo        |         1|
|5     |rng_fifo           |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-----------------------+------+
|      |Cell                   |Count |
+------+-----------------------+------+
|1     |rchip_axi4_xbar        |     1|
|2     |read_metadata_fifo     |     1|
|3     |rng_fifo               |     1|
|4     |wrdata_fifo            |     1|
|5     |wrmask_fifo            |     1|
|6     |BIBUF                  |   130|
|7     |BUFG                   |     5|
|8     |BUFH                   |     1|
|9     |BUFIO                  |     3|
|10    |CARRY4                 |  1836|
|11    |DSP48E1                |     1|
|12    |DSP48E1_1              |     8|
|13    |DSP48E1_2              |     6|
|14    |IDDR                   |     8|
|15    |IDELAYCTRL             |     1|
|16    |IDELAYE2               |    64|
|17    |IN_FIFO                |     8|
|18    |ISERDESE2              |    64|
|19    |LUT1                   |  2384|
|20    |LUT2                   |  4053|
|21    |LUT3                   |  6334|
|22    |LUT4                   |  6246|
|23    |LUT5                   |  7786|
|24    |LUT6                   | 23428|
|25    |MMCME2_ADV             |     1|
|26    |MUXF7                  |  2197|
|27    |MUXF8                  |   246|
|28    |ODDR                   |    17|
|29    |OSERDESE2              |    23|
|30    |OSERDESE2_1            |     8|
|31    |OSERDESE2_2            |    72|
|32    |OUT_FIFO               |     3|
|33    |OUT_FIFO_1             |     8|
|34    |PHASER_IN_PHY          |     8|
|35    |PHASER_OUT_PHY         |     3|
|36    |PHASER_OUT_PHY_1       |     8|
|37    |PHASER_REF             |     3|
|38    |PHY_CONTROL            |     3|
|39    |PLLE2_ADV              |     1|
|40    |PS7                    |     1|
|41    |RAM128X1D              |     4|
|42    |RAM16X1D               |    20|
|43    |RAM32M                 |   510|
|44    |RAM32X1D               |     1|
|45    |RAMB18E1               |    16|
|46    |RAMB36E1               |     1|
|47    |RAMB36E1_1             |     4|
|48    |SRL16                  |     1|
|49    |SRL16E                 |    21|
|50    |XADC                   |     1|
|51    |XORCY                  |     1|
|52    |FDCE                   |    74|
|53    |FDPE                   |   159|
|54    |FDR                    |     8|
|55    |FDRE                   | 24793|
|56    |FDSE                   |   443|
|57    |LD                     |   176|
|58    |IBUF                   |     1|
|59    |IBUFGDS                |     1|
|60    |IOBUFDS_DIFF_OUT_DCIEN |     8|
|61    |IOBUF_DCIEN            |    64|
|62    |OBUF                   |    25|
|63    |OBUFDS                 |     1|
|64    |OBUFT                  |     8|
+------+-----------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------+---------------------------------------------------------------------+------+
|      |Instance                                                                   |Module                                                               |Cells |
+------+---------------------------------------------------------------------------+---------------------------------------------------------------------+------+
|1     |top                                                                        |                                                                     | 82449|
|2     |  zynq_ps                                                                  |system                                                               |  1244|
|3     |    axi_interconnect_0                                                     |system_axi_interconnect_0_0                                          |     0|
|4     |      s00_couplers                                                         |s00_couplers_imp_Y9JEWS                                              |     0|
|5     |        auto_pc                                                            |system_auto_pc_0                                                     |     0|
|6     |    axi_interconnect_1                                                     |system_axi_interconnect_1_0                                          |   934|
|7     |      s00_couplers                                                         |s00_couplers_imp_8CNLH6                                              |   934|
|8     |        auto_pc                                                            |system_auto_pc_1                                                     |   934|
|9     |          inst                                                             |axi_protocol_converter_v2_1_9_axi_protocol_converter__parameterized0 |   934|
|10    |            \gen_axi4_axi3.axi3_conv_inst                                  |axi_protocol_converter_v2_1_9_axi3_conv                              |   934|
|11    |              \USE_READ.USE_SPLIT_R.read_addr_inst                         |axi_protocol_converter_v2_1_9_a_axi3_conv__parameterized0            |   379|
|12    |                \USE_R_CHANNEL.cmd_queue                                   |axi_data_fifo_v2_1_8_axic_fifo__parameterized1                       |   105|
|13    |                  inst                                                     |axi_data_fifo_v2_1_8_fifo_gen__parameterized1                        |   105|
|14    |                    fifo_gen_inst                                          |fifo_generator_v13_1_1__parameterized1                               |    76|
|15    |                      inst_fifo_gen                                        |fifo_generator_v13_1_1_synth__parameterized1                         |    76|
|16    |                        \gconvfifo.rf                                      |fifo_generator_top__parameterized1                                   |    76|
|17    |                          \grf.rf                                          |fifo_generator_ramfifo__parameterized1                               |    76|
|18    |                            \gntv_or_sync_fifo.gl0.rd                      |rd_logic_129                                                         |    31|
|19    |                              \gr1.gr1_int.rfwft                           |rd_fwft_134                                                          |    11|
|20    |                              \grss.rsts                                   |rd_status_flags_ss_135                                               |     1|
|21    |                              rpntr                                        |rd_bin_cntr_136                                                      |    19|
|22    |                            \gntv_or_sync_fifo.gl0.wr                      |wr_logic_130                                                         |    23|
|23    |                              \gwss.wsts                                   |wr_status_flags_ss_132                                               |     3|
|24    |                              wpntr                                        |wr_bin_cntr_133                                                      |    20|
|25    |                            \gntv_or_sync_fifo.mem                         |memory__parameterized1                                               |     4|
|26    |                              \gdm.dm_gen.dm                               |dmem__parameterized1                                                 |     3|
|27    |                            rstblk                                         |reset_blk_ramfifo_131                                                |    18|
|28    |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                       |axi_protocol_converter_v2_1_9_b_downsizer                            |    21|
|29    |              \USE_WRITE.write_addr_inst                                   |axi_protocol_converter_v2_1_9_a_axi3_conv                            |   508|
|30    |                \USE_BURSTS.cmd_queue                                      |axi_data_fifo_v2_1_8_axic_fifo                                       |   126|
|31    |                  inst                                                     |axi_data_fifo_v2_1_8_fifo_gen                                        |   126|
|32    |                    fifo_gen_inst                                          |fifo_generator_v13_1_1                                               |    94|
|33    |                      inst_fifo_gen                                        |fifo_generator_v13_1_1_synth                                         |    94|
|34    |                        \gconvfifo.rf                                      |fifo_generator_top                                                   |    94|
|35    |                          \grf.rf                                          |fifo_generator_ramfifo                                               |    94|
|36    |                            \gntv_or_sync_fifo.gl0.rd                      |rd_logic_121                                                         |    31|
|37    |                              \gr1.gr1_int.rfwft                           |rd_fwft_126                                                          |    11|
|38    |                              \grss.rsts                                   |rd_status_flags_ss_127                                               |     1|
|39    |                              rpntr                                        |rd_bin_cntr_128                                                      |    19|
|40    |                            \gntv_or_sync_fifo.gl0.wr                      |wr_logic_122                                                         |    23|
|41    |                              \gwss.wsts                                   |wr_status_flags_ss_124                                               |     3|
|42    |                              wpntr                                        |wr_bin_cntr_125                                                      |    20|
|43    |                            \gntv_or_sync_fifo.mem                         |memory                                                               |    22|
|44    |                              \gdm.dm_gen.dm                               |dmem                                                                 |    12|
|45    |                            rstblk                                         |reset_blk_ramfifo_123                                                |    18|
|46    |                \USE_B_CHANNEL.cmd_b_queue                                 |axi_data_fifo_v2_1_8_axic_fifo__parameterized0                       |    95|
|47    |                  inst                                                     |axi_data_fifo_v2_1_8_fifo_gen__parameterized0                        |    95|
|48    |                    fifo_gen_inst                                          |fifo_generator_v13_1_1__parameterized0                               |    83|
|49    |                      inst_fifo_gen                                        |fifo_generator_v13_1_1_synth__parameterized0                         |    83|
|50    |                        \gconvfifo.rf                                      |fifo_generator_top__parameterized0                                   |    83|
|51    |                          \grf.rf                                          |fifo_generator_ramfifo__parameterized0                               |    83|
|52    |                            \gntv_or_sync_fifo.gl0.rd                      |rd_logic                                                             |    31|
|53    |                              \gr1.gr1_int.rfwft                           |rd_fwft                                                              |    11|
|54    |                              \grss.rsts                                   |rd_status_flags_ss                                                   |     1|
|55    |                              rpntr                                        |rd_bin_cntr                                                          |    19|
|56    |                            \gntv_or_sync_fifo.gl0.wr                      |wr_logic                                                             |    23|
|57    |                              \gwss.wsts                                   |wr_status_flags_ss                                                   |     3|
|58    |                              wpntr                                        |wr_bin_cntr                                                          |    20|
|59    |                            \gntv_or_sync_fifo.mem                         |memory__parameterized0                                               |    11|
|60    |                              \gdm.dm_gen.dm                               |dmem__parameterized0                                                 |     6|
|61    |                            rstblk                                         |reset_blk_ramfifo                                                    |    18|
|62    |              \USE_WRITE.write_data_inst                                   |axi_protocol_converter_v2_1_9_w_axi3_conv                            |    26|
|63    |    proc_sys_reset_0                                                       |system_proc_sys_reset_0_0                                            |    66|
|64    |      U0                                                                   |proc_sys_reset                                                       |    66|
|65    |        EXT_LPF                                                            |lpf                                                                  |    23|
|66    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                       |cdc_sync                                                             |     6|
|67    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                       |cdc_sync_120                                                         |     6|
|68    |        SEQ                                                                |sequence_psr                                                         |    38|
|69    |          SEQ_COUNTER                                                      |upcnt_n                                                              |    13|
|70    |    processing_system7_0                                                   |system_processing_system7_0_0                                        |   244|
|71    |      inst                                                                 |processing_system7_v5_5_processing_system7                           |   244|
|72    |  memctl                                                                   |memctl_sys_top                                                       | 21589|
|73    |    mem_ctl_top                                                            |controller_top                                                       |  6737|
|74    |      amc                                                                  |axi_to_mc                                                            |  2173|
|75    |      crf                                                                  |cr_file                                                              |   592|
|76    |      imoc                                                                 |imo_controller                                                       |   176|
|77    |      phy_conv                                                             |scd_phy_conv                                                         |   250|
|78    |      poc                                                                  |perops_controller                                                    |   216|
|79    |      scd                                                                  |scheduler                                                            |  2219|
|80    |        apa_sched                                                          |apa_scheduler                                                        |   429|
|81    |        cdt                                                                |command_timer                                                        |   891|
|82    |          \gencounters[0].tras_ctr                                         |timing_counter__parameterized0                                       |    13|
|83    |          \gencounters[0].trc_ctr                                          |timing_counter__parameterized3                                       |    13|
|84    |          \gencounters[0].trcd_ctr                                         |timing_counter                                                       |    10|
|85    |          \gencounters[0].trp_ctr                                          |timing_counter_105                                                   |    10|
|86    |          \gencounters[0].trtp_ctr                                         |timing_counter__parameterized1                                       |     2|
|87    |          \gencounters[0].twr_ctr                                          |timing_counter__parameterized2                                       |    16|
|88    |          \gencounters[1].tras_ctr                                         |timing_counter__parameterized4                                       |    15|
|89    |          \gencounters[1].trc_ctr                                          |timing_counter__parameterized7                                       |    13|
|90    |          \gencounters[1].trcd_ctr                                         |timing_counter_106                                                   |    10|
|91    |          \gencounters[1].trp_ctr                                          |timing_counter_107                                                   |    10|
|92    |          \gencounters[1].trtp_ctr                                         |timing_counter__parameterized5                                       |     2|
|93    |          \gencounters[1].twr_ctr                                          |timing_counter__parameterized6                                       |    18|
|94    |          \gencounters[2].tras_ctr                                         |timing_counter__parameterized8                                       |    15|
|95    |          \gencounters[2].trc_ctr                                          |timing_counter__parameterized11                                      |    13|
|96    |          \gencounters[2].trcd_ctr                                         |timing_counter_108                                                   |    10|
|97    |          \gencounters[2].trp_ctr                                          |timing_counter_109                                                   |    13|
|98    |          \gencounters[2].trtp_ctr                                         |timing_counter__parameterized9                                       |     4|
|99    |          \gencounters[2].twr_ctr                                          |timing_counter__parameterized10                                      |    18|
|100   |          \gencounters[3].tras_ctr                                         |timing_counter__parameterized12                                      |    20|
|101   |          \gencounters[3].trc_ctr                                          |timing_counter__parameterized15                                      |    24|
|102   |          \gencounters[3].trcd_ctr                                         |timing_counter_110                                                   |    15|
|103   |          \gencounters[3].trp_ctr                                          |timing_counter_111                                                   |    17|
|104   |          \gencounters[3].trtp_ctr                                         |timing_counter__parameterized13                                      |     6|
|105   |          \gencounters[3].twr_ctr                                          |timing_counter__parameterized14                                      |    25|
|106   |          \gencounters[4].tras_ctr                                         |timing_counter__parameterized16                                      |    15|
|107   |          \gencounters[4].trc_ctr                                          |timing_counter__parameterized19                                      |    13|
|108   |          \gencounters[4].trcd_ctr                                         |timing_counter_112                                                   |    10|
|109   |          \gencounters[4].trp_ctr                                          |timing_counter_113                                                   |    12|
|110   |          \gencounters[4].trtp_ctr                                         |timing_counter__parameterized17                                      |     4|
|111   |          \gencounters[4].twr_ctr                                          |timing_counter__parameterized18                                      |    19|
|112   |          \gencounters[5].tras_ctr                                         |timing_counter__parameterized20                                      |    13|
|113   |          \gencounters[5].trc_ctr                                          |timing_counter__parameterized23                                      |    13|
|114   |          \gencounters[5].trcd_ctr                                         |timing_counter_114                                                   |    10|
|115   |          \gencounters[5].trp_ctr                                          |timing_counter_115                                                   |    14|
|116   |          \gencounters[5].trtp_ctr                                         |timing_counter__parameterized21                                      |     2|
|117   |          \gencounters[5].twr_ctr                                          |timing_counter__parameterized22                                      |    16|
|118   |          \gencounters[6].tras_ctr                                         |timing_counter__parameterized24                                      |    17|
|119   |          \gencounters[6].trc_ctr                                          |timing_counter__parameterized27                                      |    13|
|120   |          \gencounters[6].trcd_ctr                                         |timing_counter_116                                                   |    10|
|121   |          \gencounters[6].trp_ctr                                          |timing_counter_117                                                   |    13|
|122   |          \gencounters[6].trtp_ctr                                         |timing_counter__parameterized25                                      |     5|
|123   |          \gencounters[6].twr_ctr                                          |timing_counter__parameterized26                                      |    19|
|124   |          \gencounters[7].tras_ctr                                         |timing_counter__parameterized28                                      |    17|
|125   |          \gencounters[7].trc_ctr                                          |timing_counter__parameterized31                                      |    16|
|126   |          \gencounters[7].trcd_ctr                                         |timing_counter_118                                                   |    15|
|127   |          \gencounters[7].trp_ctr                                          |timing_counter_119                                                   |    14|
|128   |          \gencounters[7].trtp_ctr                                         |timing_counter__parameterized29                                      |    11|
|129   |          \gencounters[7].twr_ctr                                          |timing_counter__parameterized30                                      |    20|
|130   |          tccd_ctr                                                         |timing_counter__parameterized34                                      |     4|
|131   |          trfc_ctr                                                         |timing_counter__parameterized32                                      |    24|
|132   |          trrd_ctr                                                         |timing_counter__parameterized33                                      |    64|
|133   |          twtr_ctr                                                         |timing_counter__parameterized35                                      |   176|
|134   |        rlrd_sched                                                         |rlrd_scheduler                                                       |   525|
|135   |    phy                                                                    |memctl_mig                                                           | 14845|
|136   |      ddr_phy_top0                                                         |mig_7series_v4_0_ddr_phy_top                                         | 14462|
|137   |        u_ddr_calib_top                                                    |mig_7series_v4_0_ddr_calib_top                                       |  9736|
|138   |          \ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                     |mig_7series_v4_0_ddr_phy_prbs_rdlvl                                  |   977|
|139   |          \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                               |mig_7series_v4_0_ddr_phy_rdlvl                                       |  1840|
|140   |          \dqsfind_calib_right.u_ddr_phy_dqs_found_cal                     |mig_7series_v4_0_ddr_phy_dqs_found_cal                               |   434|
|141   |          \mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                       |mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay                           |    74|
|142   |          \mb_wrlvl_inst.u_ddr_phy_wrlvl                                   |mig_7series_v4_0_ddr_phy_wrlvl                                       |  1138|
|143   |          \oclk_calib.u_ddr_phy_oclkdelay_cal                              |mig_7series_v4_0_ddr_phy_oclkdelay_cal                               |  1852|
|144   |            u_ocd_cntlr                                                    |mig_7series_v4_0_ddr_phy_ocd_cntlr                                   |   106|
|145   |            u_ocd_data                                                     |mig_7series_v4_0_ddr_phy_ocd_data                                    |    92|
|146   |            u_ocd_edge                                                     |mig_7series_v4_0_ddr_phy_ocd_edge                                    |    73|
|147   |            u_ocd_lim                                                      |mig_7series_v4_0_ddr_phy_ocd_lim                                     |   346|
|148   |            u_ocd_mux                                                      |mig_7series_v4_0_ddr_phy_ocd_mux                                     |    32|
|149   |            u_ocd_po_cntlr                                                 |mig_7series_v4_0_ddr_phy_ocd_po_cntlr                                |   373|
|150   |            u_ocd_samp                                                     |mig_7series_v4_0_ddr_phy_ocd_samp                                    |   155|
|151   |            u_poc                                                          |mig_7series_v4_0_poc_top                                             |   551|
|152   |              u_edge_center                                                |mig_7series_v4_0_poc_edge_store                                      |    18|
|153   |              u_edge_left                                                  |mig_7series_v4_0_poc_edge_store_103                                  |    34|
|154   |              u_edge_right                                                 |mig_7series_v4_0_poc_edge_store_104                                  |    26|
|155   |              u_poc_meta                                                   |mig_7series_v4_0_poc_meta                                            |   201|
|156   |              u_poc_tap_base                                               |mig_7series_v4_0_poc_tap_base                                        |   272|
|157   |          u_ddr_phy_init                                                   |mig_7series_v4_0_ddr_phy_init                                        |  2462|
|158   |          u_ddr_phy_wrcal                                                  |mig_7series_v4_0_ddr_phy_wrcal                                       |   525|
|159   |          u_ddr_prbs_gen                                                   |mig_7series_v4_0_ddr_prbs_gen                                        |   237|
|160   |        u_ddr_mc_phy_wrapper                                               |mig_7series_v4_0_ddr_mc_phy_wrapper                                  |  4726|
|161   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd                                              |     3|
|162   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_86                                           |     3|
|163   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[2].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_87                                           |     3|
|164   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[3].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_88                                           |     4|
|165   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[4].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_89                                           |     3|
|166   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[5].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_90                                           |     3|
|167   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[6].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_91                                           |     3|
|168   |          \gen_dqs_iobuf_HP.gen_dqs_iobuf[7].gen_dqs_diff.u_iddr_edge_det  |mig_7series_v4_0_poc_pd_92                                           |     4|
|169   |          \genblk24.phy_ctl_pre_fifo_0                                     |mig_7series_v4_0_ddr_of_pre_fifo                                     |    43|
|170   |          \genblk24.phy_ctl_pre_fifo_1                                     |mig_7series_v4_0_ddr_of_pre_fifo__parameterized0                     |    43|
|171   |          \genblk24.phy_ctl_pre_fifo_2                                     |mig_7series_v4_0_ddr_of_pre_fifo__parameterized1                     |    43|
|172   |          u_ddr_mc_phy                                                     |mig_7series_v4_0_ddr_mc_phy                                          |  4417|
|173   |            \ddr_phy_4lanes_0.u_ddr_phy_4lanes                             |mig_7series_v4_0_ddr_phy_4lanes                                      |  1436|
|174   |              \ddr_byte_lane_A.ddr_byte_lane_A                             |mig_7series_v4_0_ddr_byte_lane_97                                    |   634|
|175   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io_100                               |    32|
|176   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_101                                |   452|
|177   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2_102                 |    60|
|178   |              \ddr_byte_lane_B.ddr_byte_lane_B                             |mig_7series_v4_0_ddr_byte_lane__parameterized0                       |   398|
|179   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized0                   |    28|
|180   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_99                                 |   228|
|181   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized3                     |    61|
|182   |              \ddr_byte_lane_C.ddr_byte_lane_C                             |mig_7series_v4_0_ddr_byte_lane__parameterized1                       |   355|
|183   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized1                   |    28|
|184   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_98                                 |   194|
|185   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized4                     |    59|
|186   |            \ddr_phy_4lanes_1.u_ddr_phy_4lanes                             |mig_7series_v4_0_ddr_phy_4lanes__parameterized0                      |   694|
|187   |              \ddr_byte_lane_A.ddr_byte_lane_A                             |mig_7series_v4_0_ddr_byte_lane__parameterized2                       |   401|
|188   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized2                   |    32|
|189   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_96                                 |   227|
|190   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized5                     |    61|
|191   |              \ddr_byte_lane_B.ddr_byte_lane_B                             |mig_7series_v4_0_ddr_byte_lane__parameterized3                       |    82|
|192   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized3                   |     9|
|193   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized6                     |    70|
|194   |              \ddr_byte_lane_C.ddr_byte_lane_C                             |mig_7series_v4_0_ddr_byte_lane__parameterized4                       |    89|
|195   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized4                   |     7|
|196   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized7                     |    78|
|197   |              \ddr_byte_lane_D.ddr_byte_lane_D                             |mig_7series_v4_0_ddr_byte_lane__parameterized5                       |    91|
|198   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized5                   |     7|
|199   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized8                     |    72|
|200   |            \ddr_phy_4lanes_2.u_ddr_phy_4lanes                             |mig_7series_v4_0_ddr_phy_4lanes__parameterized1                      |  2260|
|201   |              \ddr_byte_lane_A.ddr_byte_lane_A                             |mig_7series_v4_0_ddr_byte_lane                                       |   397|
|202   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io                                   |    32|
|203   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_95                                 |   208|
|204   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized2                     |    82|
|205   |              \ddr_byte_lane_B.ddr_byte_lane_B                             |mig_7series_v4_0_ddr_byte_lane__parameterized6                       |   993|
|206   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized6                   |    30|
|207   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_94                                 |   804|
|208   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized9                     |    79|
|209   |              \ddr_byte_lane_C.ddr_byte_lane_C                             |mig_7series_v4_0_ddr_byte_lane__parameterized7                       |   397|
|210   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized7                   |    30|
|211   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo_93                                 |   215|
|212   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized10                    |    79|
|213   |              \ddr_byte_lane_D.ddr_byte_lane_D                             |mig_7series_v4_0_ddr_byte_lane__parameterized8                       |   443|
|214   |                ddr_byte_group_io                                          |mig_7series_v4_0_ddr_byte_group_io__parameterized8                   |    30|
|215   |                \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo             |mig_7series_v4_0_ddr_if_post_fifo                                    |   241|
|216   |                \of_pre_fifo_gen.u_ddr_of_pre_fifo                         |mig_7series_v4_0_ddr_of_pre_fifo__parameterized11                    |    82|
|217   |      \temp_mon_enabled.u_tempmon                                          |mig_7series_v4_0_tempmon                                             |   153|
|218   |      u_ddr3_clk_ibuf                                                      |mig_7series_v4_0_clk_ibuf                                            |     1|
|219   |      u_ddr3_infrastructure                                                |mig_7series_v4_0_infrastructure                                      |   211|
|220   |      u_iodelay_ctrl                                                       |mig_7series_v4_0_iodelay_ctrl                                        |    18|
|221   |  rocket_chip                                                              |Top                                                                  | 58668|
|222   |    adapter                                                                |ZynqAdapter                                                          |  1284|
|223   |      axi4frag                                                             |AXI4Fragmenter                                                       |   465|
|224   |        Queue                                                              |Queue_97                                                             |   175|
|225   |        Queue_1                                                            |Queue_97_85                                                          |   153|
|226   |        Queue_2                                                            |Queue_99                                                             |    85|
|227   |      core                                                                 |ZynqAdapterCore                                                      |   816|
|228   |        Queue                                                              |Queue_95                                                             |   212|
|229   |        Queue_1                                                            |Queue_96                                                             |    22|
|230   |        bdev_data_fifo                                                     |Queue_90                                                             |    36|
|231   |        bdev_req_fifo                                                      |Queue_90_81                                                          |    33|
|232   |        bdev_resp_fifo                                                     |Queue_90_82                                                          |    34|
|233   |        bdev_serdes                                                        |BlockDeviceSerdes                                                    |   346|
|234   |        ser_in_fifo                                                        |Queue_90_83                                                          |    35|
|235   |        ser_out_fifo                                                       |Queue_90_84                                                          |    31|
|236   |    target                                                                 |FPGAZynqTop                                                          | 57384|
|237   |      imoController                                                        |IMOController                                                        |   957|
|238   |      debug_1                                                              |TLDebugModule                                                        |     1|
|239   |        dmInner                                                            |TLDebugModuleInnerAsync                                              |     1|
|240   |          dmInner                                                          |TLDebugModuleInner                                                   |     1|
|241   |      Queue                                                                |Queue_88                                                             |    14|
|242   |      Queue_1                                                              |Queue_88_0                                                           |    19|
|243   |      adapter                                                              |SerialAdapter                                                        |  1067|
|244   |      bh                                                                   |TLBroadcast                                                          |   788|
|245   |        TLBroadcastTracker                                                 |TLBroadcastTracker                                                   |   114|
|246   |          o_data                                                           |Queue_6_80                                                           |    49|
|247   |        TLBroadcastTracker_1                                               |TLBroadcastTracker_1                                                 |   225|
|248   |          o_data                                                           |Queue_6_79                                                           |   161|
|249   |        TLBroadcastTracker_2                                               |TLBroadcastTracker_2                                                 |   110|
|250   |          o_data                                                           |Queue_6_78                                                           |    55|
|251   |        TLBroadcastTracker_3                                               |TLBroadcastTracker_3                                                 |   277|
|252   |          o_data                                                           |Queue_6                                                              |   221|
|253   |      clint                                                                |CLINT                                                                |   299|
|254   |      controller                                                           |BlockDeviceController                                                |  1311|
|255   |        arbiter                                                            |BlockDeviceArbiter                                                   |     2|
|256   |          dataArb                                                          |RRArbiter_3                                                          |     1|
|257   |          reqArb                                                           |RRArbiter_2                                                          |     1|
|258   |        frontend                                                           |BlockDeviceFrontend                                                  |   341|
|259   |          Queue                                                            |Queue_85                                                             |   206|
|260   |        router                                                             |BlockDeviceRouter                                                    |    22|
|261   |          allocQueue                                                       |Queue_86                                                             |    11|
|262   |          completeArb                                                      |RRArbiter_1                                                          |     1|
|263   |          completeQueue                                                    |Queue_86_77                                                          |    10|
|264   |        trackers                                                           |BlockDeviceTracker                                                   |   502|
|265   |        trackers_1                                                         |BlockDeviceTracker_76                                                |   444|
|266   |      error                                                                |TLError                                                              |    78|
|267   |        a                                                                  |Queue_84                                                             |    50|
|268   |      int_sync_xing_sourcelzy                                              |IntSyncCrossingSource_2                                              |     4|
|269   |        AsyncResetRegVec_w1_i0                                             |AsyncResetRegVec_w1_i0                                               |     1|
|270   |          reg_0                                                            |AsyncResetReg_75                                                     |     1|
|271   |        AsyncResetRegVec_w1_i0_1                                           |AsyncResetRegVec_w1_i0_72                                            |     1|
|272   |          reg_0                                                            |AsyncResetReg_74                                                     |     1|
|273   |        AsyncResetRegVec_w2_i0                                             |AsyncResetRegVec_w2_i0                                               |     2|
|274   |          reg_0                                                            |AsyncResetReg                                                        |     1|
|275   |          reg_1                                                            |AsyncResetReg_73                                                     |     1|
|276   |      mbus                                                                 |MemoryBus                                                            |  1562|
|277   |        coupler_to_memory_controller_named_axi4                            |SimpleLazyModule_17                                                  |  1562|
|278   |          axi4yank                                                         |AXI4UserYanker                                                       |  1001|
|279   |            Queue                                                          |Queue_10                                                             |    10|
|280   |            Queue_1                                                        |Queue_10_9                                                           |    10|
|281   |            Queue_10                                                       |Queue_10_10                                                          |    10|
|282   |            Queue_11                                                       |Queue_10_11                                                          |    27|
|283   |            Queue_12                                                       |Queue_10_12                                                          |    10|
|284   |            Queue_13                                                       |Queue_10_13                                                          |    10|
|285   |            Queue_14                                                       |Queue_10_14                                                          |    10|
|286   |            Queue_15                                                       |Queue_10_15                                                          |    22|
|287   |            Queue_16                                                       |Queue_10_16                                                          |    10|
|288   |            Queue_17                                                       |Queue_10_17                                                          |    10|
|289   |            Queue_18                                                       |Queue_10_18                                                          |    10|
|290   |            Queue_19                                                       |Queue_10_19                                                          |    27|
|291   |            Queue_2                                                        |Queue_10_20                                                          |    10|
|292   |            Queue_20                                                       |Queue_10_21                                                          |    10|
|293   |            Queue_21                                                       |Queue_10_22                                                          |    10|
|294   |            Queue_22                                                       |Queue_10_23                                                          |    10|
|295   |            Queue_23                                                       |Queue_10_24                                                          |    19|
|296   |            Queue_24                                                       |Queue_10_25                                                          |    10|
|297   |            Queue_25                                                       |Queue_10_26                                                          |    10|
|298   |            Queue_26                                                       |Queue_10_27                                                          |    10|
|299   |            Queue_27                                                       |Queue_10_28                                                          |    27|
|300   |            Queue_28                                                       |Queue_10_29                                                          |    10|
|301   |            Queue_29                                                       |Queue_10_30                                                          |    10|
|302   |            Queue_3                                                        |Queue_10_31                                                          |    43|
|303   |            Queue_30                                                       |Queue_10_32                                                          |    10|
|304   |            Queue_31                                                       |Queue_10_33                                                          |    20|
|305   |            Queue_32                                                       |Queue_10_34                                                          |    10|
|306   |            Queue_33                                                       |Queue_10_35                                                          |    10|
|307   |            Queue_34                                                       |Queue_10_36                                                          |    10|
|308   |            Queue_35                                                       |Queue_10_37                                                          |   157|
|309   |            Queue_36                                                       |Queue_10_38                                                          |    10|
|310   |            Queue_37                                                       |Queue_10_39                                                          |    10|
|311   |            Queue_38                                                       |Queue_10_40                                                          |    10|
|312   |            Queue_39                                                       |Queue_10_41                                                          |    19|
|313   |            Queue_4                                                        |Queue_10_42                                                          |    10|
|314   |            Queue_40                                                       |Queue_10_43                                                          |    10|
|315   |            Queue_41                                                       |Queue_10_44                                                          |    10|
|316   |            Queue_42                                                       |Queue_10_45                                                          |    10|
|317   |            Queue_43                                                       |Queue_10_46                                                          |    27|
|318   |            Queue_44                                                       |Queue_10_47                                                          |    10|
|319   |            Queue_45                                                       |Queue_10_48                                                          |    10|
|320   |            Queue_46                                                       |Queue_10_49                                                          |    10|
|321   |            Queue_47                                                       |Queue_10_50                                                          |    21|
|322   |            Queue_48                                                       |Queue_10_51                                                          |    10|
|323   |            Queue_49                                                       |Queue_10_52                                                          |    10|
|324   |            Queue_5                                                        |Queue_10_53                                                          |    10|
|325   |            Queue_50                                                       |Queue_10_54                                                          |    10|
|326   |            Queue_51                                                       |Queue_10_55                                                          |    27|
|327   |            Queue_52                                                       |Queue_10_56                                                          |    10|
|328   |            Queue_53                                                       |Queue_10_57                                                          |    10|
|329   |            Queue_54                                                       |Queue_10_58                                                          |    10|
|330   |            Queue_55                                                       |Queue_10_59                                                          |    19|
|331   |            Queue_56                                                       |Queue_10_60                                                          |    10|
|332   |            Queue_57                                                       |Queue_10_61                                                          |    10|
|333   |            Queue_58                                                       |Queue_10_62                                                          |    10|
|334   |            Queue_59                                                       |Queue_10_63                                                          |    27|
|335   |            Queue_6                                                        |Queue_10_64                                                          |    10|
|336   |            Queue_60                                                       |Queue_10_65                                                          |    10|
|337   |            Queue_61                                                       |Queue_10_66                                                          |    10|
|338   |            Queue_62                                                       |Queue_10_67                                                          |    10|
|339   |            Queue_63                                                       |Queue_10_68                                                          |    20|
|340   |            Queue_7                                                        |Queue_10_69                                                          |    19|
|341   |            Queue_8                                                        |Queue_10_70                                                          |    10|
|342   |            Queue_9                                                        |Queue_10_71                                                          |    10|
|343   |          tl2axi4                                                          |TLToAXI4                                                             |   561|
|344   |            Queue                                                          |Queue_74                                                             |   154|
|345   |            Queue_1                                                        |Queue_75                                                             |   308|
|346   |      pbus                                                                 |PeripheryBus                                                         |  3534|
|347   |        coupler_from_sbus                                                  |SimpleLazyModule_7                                                   |   937|
|348   |          atomics                                                          |TLAtomicAutomata                                                     |   638|
|349   |          buffer                                                           |TLBuffer_5_6                                                         |   299|
|350   |            Queue                                                          |Queue_2_7                                                            |   193|
|351   |            Queue_1                                                        |Queue_3_8                                                            |   106|
|352   |        coupler_to_slave_named_blkdevcontroller                            |SimpleLazyModule_14                                                  |    70|
|353   |          fragmenter                                                       |TLFragmenter_5                                                       |    70|
|354   |            Repeater                                                       |Repeater_5                                                           |    52|
|355   |        coupler_to_slave_named_bootrom                                     |SimpleLazyModule_13                                                  |  1112|
|356   |          fragmenter                                                       |TLFragmenter_4                                                       |  1112|
|357   |            Repeater                                                       |Repeater_4                                                           |  1099|
|358   |        coupler_to_slave_named_clint                                       |SimpleLazyModule_9                                                   |   158|
|359   |          fragmenter                                                       |TLFragmenter_1                                                       |   158|
|360   |            Repeater                                                       |Repeater_1                                                           |   145|
|361   |        coupler_to_slave_named_debug                                       |SimpleLazyModule_11                                                  |   125|
|362   |          fragmenter                                                       |TLFragmenter_3                                                       |   125|
|363   |            Repeater                                                       |Repeater_3                                                           |   112|
|364   |        coupler_to_slave_named_imoh                                        |SimpleLazyModule_10                                                  |   745|
|365   |          fragmenter                                                       |TLFragmenter_2                                                       |   745|
|366   |            Repeater                                                       |Repeater_2                                                           |   732|
|367   |        coupler_to_slave_named_plic                                        |SimpleLazyModule_8                                                   |    89|
|368   |          fragmenter                                                       |TLFragmenter                                                         |    89|
|369   |            Repeater                                                       |Repeater                                                             |    72|
|370   |        periphery_bus_xbar                                                 |TLXbar_1                                                             |   163|
|371   |        sync_xing                                                          |TLBuffer_5                                                           |   135|
|372   |          Queue                                                            |Queue_2                                                              |    59|
|373   |          Queue_1                                                          |Queue_3                                                              |    76|
|374   |      plic                                                                 |TLPLIC                                                               |   152|
|375   |        LevelGateway_3                                                     |LevelGateway                                                         |     2|
|376   |        Queue                                                              |Queue_76                                                             |   113|
|377   |      sbus                                                                 |SystemBus                                                            |  1298|
|378   |        coupler_to_slave_named_Error                                       |SimpleLazyModule_4                                                   |    67|
|379   |          buffer                                                           |TLBuffer_2                                                           |    67|
|380   |            Queue                                                          |Queue                                                                |    15|
|381   |            Queue_1                                                        |Queue_1                                                              |    52|
|382   |        system_bus_xbar                                                    |TLXbar                                                               |  1231|
|383   |      tile                                                                 |RocketTile                                                           | 46256|
|384   |        dcacheArb                                                          |HellaCacheArbiter                                                    |    31|
|385   |        core                                                               |Rocket                                                               |  9041|
|386   |          csr                                                              |CSRFile                                                              |  4687|
|387   |          div                                                              |MulDiv                                                               |  2103|
|388   |          ibuf                                                             |IBuf                                                                 |   339|
|389   |        dcache                                                             |NonBlockingDCache                                                    |  6862|
|390   |          cman                                                             |CacheManager                                                         |    41|
|391   |          data                                                             |DataArray                                                            |  1133|
|392   |          dtlb                                                             |TLB                                                                  |  3595|
|393   |          meta                                                             |L1MetadataArray                                                      |    29|
|394   |          mshrs                                                            |MSHRFile                                                             |   977|
|395   |            mmios_0                                                        |IOMSHR                                                               |   466|
|396   |            mshrs_0                                                        |MSHR                                                                 |   446|
|397   |              grantackq                                                    |Queue_78                                                             |    16|
|398   |              rpq                                                          |Queue_77                                                             |   199|
|399   |          prober                                                           |ProbeUnit                                                            |   142|
|400   |          wb                                                               |WritebackUnit                                                        |   241|
|401   |        fpuOpt                                                             |FPU                                                                  | 18866|
|402   |          DivSqrtRecFN_small                                               |DivSqrtRecFN_small                                                   |  2711|
|403   |            divSqrtRecFNToRaw                                              |DivSqrtRecFNToRaw_small                                              |  2702|
|404   |            roundRawFNToRecFN                                              |RoundRawFNToRecFN_3                                                  |     9|
|405   |              roundAnyRawFNToRecFN                                         |RoundAnyRawFNToRecFN_5                                               |     9|
|406   |          DivSqrtRecFN_small_1                                             |DivSqrtRecFN_small_1                                                 |  1074|
|407   |            divSqrtRecFNToRaw                                              |DivSqrtRecFNToRaw_small_1                                            |  1041|
|408   |            roundRawFNToRecFN                                              |RoundRawFNToRecFN_1_1                                                |    33|
|409   |              roundAnyRawFNToRecFN                                         |RoundAnyRawFNToRecFN_4_2                                             |    33|
|410   |          FPUFMAPipe                                                       |FPUFMAPipe_1                                                         |  5129|
|411   |            fma                                                            |MulAddRecFNPipe_1                                                    |  4030|
|412   |              roundRawFNToRecFN                                            |RoundRawFNToRecFN_1                                                  |   109|
|413   |                roundAnyRawFNToRecFN                                       |RoundAnyRawFNToRecFN_4                                               |   109|
|414   |          fpiu                                                             |FPToInt                                                              |  1610|
|415   |            dcmp                                                           |CompareRecFN                                                         |    74|
|416   |          fpmu                                                             |FPToFP                                                               |   955|
|417   |            RecFNToRecFN                                                   |RecFNToRecFN                                                         |   292|
|418   |              RoundAnyRawFNToRecFN                                         |RoundAnyRawFNToRecFN_3                                               |   292|
|419   |          ifpu                                                             |IntToFP                                                              |  1736|
|420   |            INToRecFN                                                      |INToRecFN                                                            |     6|
|421   |              roundAnyRawFNToRecFN                                         |RoundAnyRawFNToRecFN_1                                               |     6|
|422   |            INToRecFN_1                                                    |INToRecFN_1                                                          |    53|
|423   |              roundAnyRawFNToRecFN                                         |RoundAnyRawFNToRecFN_2                                               |    52|
|424   |          sfma                                                             |FPUFMAPipe                                                           |  1926|
|425   |            fma                                                            |MulAddRecFNPipe                                                      |  1345|
|426   |              mulAddRecFNToRaw_postMul__0                                  |MulAddRecFNToRaw_postMul                                             |     3|
|427   |              mulAddRecFNToRaw_preMul                                      |MulAddRecFNToRaw_preMul                                              |   369|
|428   |              roundRawFNToRecFN                                            |RoundRawFNToRecFN                                                    |   105|
|429   |                roundAnyRawFNToRecFN                                       |RoundAnyRawFNToRecFN                                                 |   105|
|430   |        frontend                                                           |Frontend                                                             |  9154|
|431   |          BTB                                                              |BTB                                                                  |  2772|
|432   |          fq                                                               |ShiftQueue                                                           |  1583|
|433   |          icache                                                           |ICache                                                               |  1484|
|434   |          tlb                                                              |TLB_1                                                                |  3159|
|435   |        ptw                                                                |PTW                                                                  |  1280|
|436   |          arb                                                              |RRArbiter                                                            |     4|
|437   |        sync_xing                                                          |TLBuffer_18                                                          |   277|
|438   |          Queue                                                            |Queue_79                                                             |    94|
|439   |          Queue_1                                                          |Queue_80                                                             |    59|
|440   |          Queue_2                                                          |Queue_81                                                             |    20|
|441   |          Queue_3                                                          |Queue_82                                                             |    94|
|442   |          Queue_4                                                          |Queue_83                                                             |    10|
|443   |        tlMasterXbar                                                       |TLXbar_5                                                             |    69|
+------+---------------------------------------------------------------------------+---------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:08:03 ; elapsed = 00:08:02 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 443 ; free virtual = 17190
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3057 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:25 ; elapsed = 00:07:27 . Memory (MB): peak = 4886.863 ; gain = 3457.477 ; free physical = 443 ; free virtual = 17190
Synthesis Optimization Complete : Time (s): cpu = 00:08:03 ; elapsed = 00:08:02 . Memory (MB): peak = 4886.863 ; gain = 3997.516 ; free physical = 454 ; free virtual = 17191
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'memctl/phy/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst' of type 'XADC' is '7SERIES'; it is being changed to match the current FPGA architecture, 'ZYNQ'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 2824 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 8 inverter(s) to 64 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 794 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  FDR => FDRE: 8 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LD => LDCE: 176 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 510 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1843 Infos, 517 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:13 ; elapsed = 00:08:12 . Memory (MB): peak = 4938.965 ; gain = 3968.664 ; free physical = 4282 ; free virtual = 21020
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4970.980 ; gain = 32.016 ; free physical = 4271 ; free virtual = 21022
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.35 . Memory (MB): peak = 4970.980 ; gain = 0.000 ; free physical = 4269 ; free virtual = 21020
INFO: [Common 17-206] Exiting Vivado at Wed Sep  8 20:26:13 2021...
