
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F4)
	S7= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F5)
	S8= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F12)
	S15= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F13)
	S16= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F14)
	S17= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F28)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F29)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F30)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F31)
	S34= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S35= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S36= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S37= IR_ID.Out=>FU.IR_ID                                    Premise(F35)
	S38= IR_MEM.Out=>FU.IR_MEM                                  Premise(F36)
	S39= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F37)
	S40= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F38)
	S41= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F39)
	S42= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F40)
	S43= GPR.Rdata1=>FU.InID1                                   Premise(F41)
	S44= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F42)
	S45= GPR.Rdata2=>FU.InID2                                   Premise(F43)
	S46= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F44)
	S47= ALUOut_MEM.Out=>FU.InMEM                               Premise(F45)
	S48= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F46)
	S49= IR_ID.Out25_21=>GPR.RReg1                              Premise(F47)
	S50= IR_ID.Out20_16=>GPR.RReg2                              Premise(F48)
	S51= IMMU.Addr=>IAddrReg.In                                 Premise(F49)
	S52= PC.Out=>ICache.IEA                                     Premise(F50)
	S53= ICache.IEA=addr                                        Path(S5,S52)
	S54= ICache.Hit=ICacheHit(addr)                             ICache-Search(S53)
	S55= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S53,S3)
	S56= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S54,S26)
	S57= FU.ICacheHit=ICacheHit(addr)                           Path(S54,S34)
	S58= ICache.Out=>ICacheReg.In                               Premise(F51)
	S59= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S55,S58)
	S60= PC.Out=>IMMU.IEA                                       Premise(F52)
	S61= IMMU.IEA=addr                                          Path(S5,S60)
	S62= CP0.ASID=>IMMU.PID                                     Premise(F53)
	S63= IMMU.PID=pid                                           Path(S4,S62)
	S64= IMMU.Addr={pid,addr}                                   IMMU-Search(S63,S61)
	S65= IAddrReg.In={pid,addr}                                 Path(S64,S51)
	S66= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S63,S61)
	S67= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S66,S27)
	S68= IR_MEM.Out=>IR_DMMU1.In                                Premise(F54)
	S69= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F55)
	S70= IR_ID.Out=>IR_EX.In                                    Premise(F56)
	S71= ICache.Out=>IR_ID.In                                   Premise(F57)
	S72= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S55,S71)
	S73= ICache.Out=>IR_IMMU.In                                 Premise(F58)
	S74= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S55,S73)
	S75= IR_DMMU2.Out=>IR_WB.In                                 Premise(F59)
	S76= IR_MEM.Out=>IR_WB.In                                   Premise(F60)
	S77= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F61)
	S78= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F62)
	S79= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F63)
	S80= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F64)
	S81= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F65)
	S82= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F66)
	S83= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F67)
	S84= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F68)
	S85= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F69)
	S86= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F70)
	S87= IR_EX.Out31_26=>CU_EX.Op                               Premise(F71)
	S88= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F72)
	S89= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F73)
	S90= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F74)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F75)
	S92= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F76)
	S93= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F77)
	S94= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F78)
	S95= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F79)
	S96= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F80)
	S97= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F81)
	S98= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F82)
	S99= IR_WB.Out31_26=>CU_WB.Op                               Premise(F83)
	S100= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F84)
	S101= CtrlA_EX=0                                            Premise(F85)
	S102= CtrlB_EX=0                                            Premise(F86)
	S103= CtrlALUOut_MEM=0                                      Premise(F87)
	S104= CtrlALUOut_DMMU1=0                                    Premise(F88)
	S105= CtrlALUOut_DMMU2=0                                    Premise(F89)
	S106= CtrlALUOut_WB=0                                       Premise(F90)
	S107= CtrlA_MEM=0                                           Premise(F91)
	S108= CtrlA_WB=0                                            Premise(F92)
	S109= CtrlB_MEM=0                                           Premise(F93)
	S110= CtrlB_WB=0                                            Premise(F94)
	S111= CtrlICache=0                                          Premise(F95)
	S112= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S3,S111)
	S113= CtrlIMMU=0                                            Premise(F96)
	S114= CtrlIR_DMMU1=0                                        Premise(F97)
	S115= CtrlIR_DMMU2=0                                        Premise(F98)
	S116= CtrlIR_EX=0                                           Premise(F99)
	S117= CtrlIR_ID=1                                           Premise(F100)
	S118= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S72,S117)
	S119= CtrlIR_IMMU=0                                         Premise(F101)
	S120= CtrlIR_MEM=0                                          Premise(F102)
	S121= CtrlIR_WB=0                                           Premise(F103)
	S122= CtrlGPR=0                                             Premise(F104)
	S123= CtrlIAddrReg=0                                        Premise(F105)
	S124= CtrlPC=0                                              Premise(F106)
	S125= CtrlPCInc=1                                           Premise(F107)
	S126= PC[Out]=addr+4                                        PC-Inc(S1,S124,S125)
	S127= PC[CIA]=addr                                          PC-Inc(S1,S124,S125)
	S128= CtrlIMem=0                                            Premise(F108)
	S129= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S128)
	S130= CtrlICacheReg=0                                       Premise(F109)
	S131= CtrlASIDIn=0                                          Premise(F110)
	S132= CtrlCP0=0                                             Premise(F111)
	S133= CP0[ASID]=pid                                         CP0-Hold(S0,S132)
	S134= CtrlEPCIn=0                                           Premise(F112)
	S135= CtrlExCodeIn=0                                        Premise(F113)
	S136= CtrlIRMux=0                                           Premise(F114)
	S137= GPR[rS]=a                                             Premise(F115)
	S138= GPR[rT]=b                                             Premise(F116)

ID	S139= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S118)
	S140= IR_ID.Out31_26=0                                      IR-Out(S118)
	S141= IR_ID.Out25_21=rS                                     IR-Out(S118)
	S142= IR_ID.Out20_16=rT                                     IR-Out(S118)
	S143= IR_ID.Out15_11=rD                                     IR-Out(S118)
	S144= IR_ID.Out10_6=0                                       IR-Out(S118)
	S145= IR_ID.Out5_0=37                                       IR-Out(S118)
	S146= PC.Out=addr+4                                         PC-Out(S126)
	S147= PC.CIA=addr                                           PC-Out(S127)
	S148= PC.CIA31_28=addr[31:28]                               PC-Out(S127)
	S149= CP0.ASID=pid                                          CP0-Read-ASID(S133)
	S150= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F228)
	S151= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F229)
	S152= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F230)
	S153= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F231)
	S154= FU.OutID1=>A_EX.In                                    Premise(F232)
	S155= A_MEM.Out=>A_WB.In                                    Premise(F233)
	S156= FU.OutID2=>B_EX.In                                    Premise(F234)
	S157= B_MEM.Out=>B_WB.In                                    Premise(F235)
	S158= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F236)
	S159= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F237)
	S160= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F238)
	S161= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F239)
	S162= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F240)
	S163= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F241)
	S164= FU.Bub_ID=>CU_ID.Bub                                  Premise(F242)
	S165= FU.Halt_ID=>CU_ID.Halt                                Premise(F243)
	S166= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F244)
	S167= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F245)
	S168= FU.Bub_IF=>CU_IF.Bub                                  Premise(F246)
	S169= FU.Halt_IF=>CU_IF.Halt                                Premise(F247)
	S170= ICache.Hit=>CU_IF.ICacheHit                           Premise(F248)
	S171= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F249)
	S172= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F250)
	S173= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F251)
	S174= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F252)
	S175= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F253)
	S176= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F254)
	S177= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F255)
	S178= ICache.Hit=>FU.ICacheHit                              Premise(F256)
	S179= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F257)
	S180= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F258)
	S181= IR_ID.Out=>FU.IR_ID                                   Premise(F259)
	S182= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S139,S181)
	S183= IR_MEM.Out=>FU.IR_MEM                                 Premise(F260)
	S184= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F261)
	S185= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F262)
	S186= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F263)
	S187= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F264)
	S188= GPR.Rdata1=>FU.InID1                                  Premise(F265)
	S189= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F266)
	S190= FU.InID1_RReg=rS                                      Path(S141,S189)
	S191= GPR.Rdata2=>FU.InID2                                  Premise(F267)
	S192= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F268)
	S193= FU.InID2_RReg=rT                                      Path(S142,S192)
	S194= ALUOut_MEM.Out=>FU.InMEM                              Premise(F269)
	S195= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F270)
	S196= IR_ID.Out25_21=>GPR.RReg1                             Premise(F271)
	S197= GPR.RReg1=rS                                          Path(S141,S196)
	S198= GPR.Rdata1=a                                          GPR-Read(S197,S137)
	S199= FU.InID1=a                                            Path(S198,S188)
	S200= FU.OutID1=FU(a)                                       FU-Forward(S199)
	S201= A_EX.In=FU(a)                                         Path(S200,S154)
	S202= IR_ID.Out20_16=>GPR.RReg2                             Premise(F272)
	S203= GPR.RReg2=rT                                          Path(S142,S202)
	S204= GPR.Rdata2=b                                          GPR-Read(S203,S138)
	S205= FU.InID2=b                                            Path(S204,S191)
	S206= FU.OutID2=FU(b)                                       FU-Forward(S205)
	S207= B_EX.In=FU(b)                                         Path(S206,S156)
	S208= IMMU.Addr=>IAddrReg.In                                Premise(F273)
	S209= PC.Out=>ICache.IEA                                    Premise(F274)
	S210= ICache.IEA=addr+4                                     Path(S146,S209)
	S211= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S210)
	S212= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S211,S170)
	S213= FU.ICacheHit=ICacheHit(addr+4)                        Path(S211,S178)
	S214= ICache.Out=>ICacheReg.In                              Premise(F275)
	S215= PC.Out=>IMMU.IEA                                      Premise(F276)
	S216= IMMU.IEA=addr+4                                       Path(S146,S215)
	S217= CP0.ASID=>IMMU.PID                                    Premise(F277)
	S218= IMMU.PID=pid                                          Path(S149,S217)
	S219= IMMU.Addr={pid,addr+4}                                IMMU-Search(S218,S216)
	S220= IAddrReg.In={pid,addr+4}                              Path(S219,S208)
	S221= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S218,S216)
	S222= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S221,S171)
	S223= IR_MEM.Out=>IR_DMMU1.In                               Premise(F278)
	S224= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F279)
	S225= IR_ID.Out=>IR_EX.In                                   Premise(F280)
	S226= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S139,S225)
	S227= ICache.Out=>IR_ID.In                                  Premise(F281)
	S228= ICache.Out=>IR_IMMU.In                                Premise(F282)
	S229= IR_DMMU2.Out=>IR_WB.In                                Premise(F283)
	S230= IR_MEM.Out=>IR_WB.In                                  Premise(F284)
	S231= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F285)
	S232= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F286)
	S233= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F287)
	S234= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F288)
	S235= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F289)
	S236= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F290)
	S237= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F291)
	S238= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F292)
	S239= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F293)
	S240= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F294)
	S241= IR_EX.Out31_26=>CU_EX.Op                              Premise(F295)
	S242= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F296)
	S243= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F297)
	S244= CU_ID.IRFunc1=rT                                      Path(S142,S243)
	S245= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F298)
	S246= CU_ID.IRFunc2=rS                                      Path(S141,S245)
	S247= IR_ID.Out31_26=>CU_ID.Op                              Premise(F299)
	S248= CU_ID.Op=0                                            Path(S140,S247)
	S249= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F300)
	S250= CU_ID.IRFunc=37                                       Path(S145,S249)
	S251= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F301)
	S252= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F302)
	S253= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F303)
	S254= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F304)
	S255= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F305)
	S256= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F306)
	S257= IR_WB.Out31_26=>CU_WB.Op                              Premise(F307)
	S258= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F308)
	S259= CtrlA_EX=1                                            Premise(F309)
	S260= [A_EX]=FU(a)                                          A_EX-Write(S201,S259)
	S261= CtrlB_EX=1                                            Premise(F310)
	S262= [B_EX]=FU(b)                                          B_EX-Write(S207,S261)
	S263= CtrlALUOut_MEM=0                                      Premise(F311)
	S264= CtrlALUOut_DMMU1=0                                    Premise(F312)
	S265= CtrlALUOut_DMMU2=0                                    Premise(F313)
	S266= CtrlALUOut_WB=0                                       Premise(F314)
	S267= CtrlA_MEM=0                                           Premise(F315)
	S268= CtrlA_WB=0                                            Premise(F316)
	S269= CtrlB_MEM=0                                           Premise(F317)
	S270= CtrlB_WB=0                                            Premise(F318)
	S271= CtrlICache=0                                          Premise(F319)
	S272= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S112,S271)
	S273= CtrlIMMU=0                                            Premise(F320)
	S274= CtrlIR_DMMU1=0                                        Premise(F321)
	S275= CtrlIR_DMMU2=0                                        Premise(F322)
	S276= CtrlIR_EX=1                                           Premise(F323)
	S277= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S226,S276)
	S278= CtrlIR_ID=0                                           Premise(F324)
	S279= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S118,S278)
	S280= CtrlIR_IMMU=0                                         Premise(F325)
	S281= CtrlIR_MEM=0                                          Premise(F326)
	S282= CtrlIR_WB=0                                           Premise(F327)
	S283= CtrlGPR=0                                             Premise(F328)
	S284= GPR[rS]=a                                             GPR-Hold(S137,S283)
	S285= GPR[rT]=b                                             GPR-Hold(S138,S283)
	S286= CtrlIAddrReg=0                                        Premise(F329)
	S287= CtrlPC=0                                              Premise(F330)
	S288= CtrlPCInc=0                                           Premise(F331)
	S289= PC[CIA]=addr                                          PC-Hold(S127,S288)
	S290= PC[Out]=addr+4                                        PC-Hold(S126,S287,S288)
	S291= CtrlIMem=0                                            Premise(F332)
	S292= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S129,S291)
	S293= CtrlICacheReg=0                                       Premise(F333)
	S294= CtrlASIDIn=0                                          Premise(F334)
	S295= CtrlCP0=0                                             Premise(F335)
	S296= CP0[ASID]=pid                                         CP0-Hold(S133,S295)
	S297= CtrlEPCIn=0                                           Premise(F336)
	S298= CtrlExCodeIn=0                                        Premise(F337)
	S299= CtrlIRMux=0                                           Premise(F338)

EX	S300= A_EX.Out=FU(a)                                        A_EX-Out(S260)
	S301= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S260)
	S302= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S260)
	S303= B_EX.Out=FU(b)                                        B_EX-Out(S262)
	S304= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S262)
	S305= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S262)
	S306= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S277)
	S307= IR_EX.Out31_26=0                                      IR_EX-Out(S277)
	S308= IR_EX.Out25_21=rS                                     IR_EX-Out(S277)
	S309= IR_EX.Out20_16=rT                                     IR_EX-Out(S277)
	S310= IR_EX.Out15_11=rD                                     IR_EX-Out(S277)
	S311= IR_EX.Out10_6=0                                       IR_EX-Out(S277)
	S312= IR_EX.Out5_0=37                                       IR_EX-Out(S277)
	S313= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S279)
	S314= IR_ID.Out31_26=0                                      IR-Out(S279)
	S315= IR_ID.Out25_21=rS                                     IR-Out(S279)
	S316= IR_ID.Out20_16=rT                                     IR-Out(S279)
	S317= IR_ID.Out15_11=rD                                     IR-Out(S279)
	S318= IR_ID.Out10_6=0                                       IR-Out(S279)
	S319= IR_ID.Out5_0=37                                       IR-Out(S279)
	S320= PC.CIA=addr                                           PC-Out(S289)
	S321= PC.CIA31_28=addr[31:28]                               PC-Out(S289)
	S322= PC.Out=addr+4                                         PC-Out(S290)
	S323= CP0.ASID=pid                                          CP0-Read-ASID(S296)
	S324= ALU.Func=6'b000001                                    Premise(F339)
	S325= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F340)
	S326= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F341)
	S327= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F342)
	S328= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F343)
	S329= FU.OutID1=>A_EX.In                                    Premise(F344)
	S330= A_MEM.Out=>A_WB.In                                    Premise(F345)
	S331= FU.OutID2=>B_EX.In                                    Premise(F346)
	S332= B_MEM.Out=>B_WB.In                                    Premise(F347)
	S333= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F348)
	S334= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F349)
	S335= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F350)
	S336= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F351)
	S337= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F352)
	S338= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F353)
	S339= FU.Bub_ID=>CU_ID.Bub                                  Premise(F354)
	S340= FU.Halt_ID=>CU_ID.Halt                                Premise(F355)
	S341= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F356)
	S342= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F357)
	S343= FU.Bub_IF=>CU_IF.Bub                                  Premise(F358)
	S344= FU.Halt_IF=>CU_IF.Halt                                Premise(F359)
	S345= ICache.Hit=>CU_IF.ICacheHit                           Premise(F360)
	S346= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F361)
	S347= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F362)
	S348= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F363)
	S349= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F364)
	S350= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F365)
	S351= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F366)
	S352= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F367)
	S353= ICache.Hit=>FU.ICacheHit                              Premise(F368)
	S354= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F369)
	S355= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F370)
	S356= IR_ID.Out=>FU.IR_ID                                   Premise(F371)
	S357= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S313,S356)
	S358= IR_MEM.Out=>FU.IR_MEM                                 Premise(F372)
	S359= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F373)
	S360= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F374)
	S361= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F375)
	S362= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F376)
	S363= GPR.Rdata1=>FU.InID1                                  Premise(F377)
	S364= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F378)
	S365= FU.InID1_RReg=rS                                      Path(S315,S364)
	S366= GPR.Rdata2=>FU.InID2                                  Premise(F379)
	S367= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F380)
	S368= FU.InID2_RReg=rT                                      Path(S316,S367)
	S369= ALUOut_MEM.Out=>FU.InMEM                              Premise(F381)
	S370= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F382)
	S371= IR_ID.Out25_21=>GPR.RReg1                             Premise(F383)
	S372= GPR.RReg1=rS                                          Path(S315,S371)
	S373= GPR.Rdata1=a                                          GPR-Read(S372,S284)
	S374= FU.InID1=a                                            Path(S373,S363)
	S375= FU.OutID1=FU(a)                                       FU-Forward(S374)
	S376= A_EX.In=FU(a)                                         Path(S375,S329)
	S377= IR_ID.Out20_16=>GPR.RReg2                             Premise(F384)
	S378= GPR.RReg2=rT                                          Path(S316,S377)
	S379= GPR.Rdata2=b                                          GPR-Read(S378,S285)
	S380= FU.InID2=b                                            Path(S379,S366)
	S381= FU.OutID2=FU(b)                                       FU-Forward(S380)
	S382= B_EX.In=FU(b)                                         Path(S381,S331)
	S383= IMMU.Addr=>IAddrReg.In                                Premise(F385)
	S384= PC.Out=>ICache.IEA                                    Premise(F386)
	S385= ICache.IEA=addr+4                                     Path(S322,S384)
	S386= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S385)
	S387= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S386,S345)
	S388= FU.ICacheHit=ICacheHit(addr+4)                        Path(S386,S353)
	S389= ICache.Out=>ICacheReg.In                              Premise(F387)
	S390= PC.Out=>IMMU.IEA                                      Premise(F388)
	S391= IMMU.IEA=addr+4                                       Path(S322,S390)
	S392= CP0.ASID=>IMMU.PID                                    Premise(F389)
	S393= IMMU.PID=pid                                          Path(S323,S392)
	S394= IMMU.Addr={pid,addr+4}                                IMMU-Search(S393,S391)
	S395= IAddrReg.In={pid,addr+4}                              Path(S394,S383)
	S396= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S393,S391)
	S397= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S396,S346)
	S398= IR_MEM.Out=>IR_DMMU1.In                               Premise(F390)
	S399= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F391)
	S400= IR_ID.Out=>IR_EX.In                                   Premise(F392)
	S401= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S313,S400)
	S402= ICache.Out=>IR_ID.In                                  Premise(F393)
	S403= ICache.Out=>IR_IMMU.In                                Premise(F394)
	S404= IR_DMMU2.Out=>IR_WB.In                                Premise(F395)
	S405= IR_MEM.Out=>IR_WB.In                                  Premise(F396)
	S406= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F397)
	S407= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F398)
	S408= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F399)
	S409= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F400)
	S410= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F401)
	S411= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F402)
	S412= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F403)
	S413= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F404)
	S414= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F405)
	S415= CU_EX.IRFunc1=rT                                      Path(S309,S414)
	S416= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F406)
	S417= CU_EX.IRFunc2=rS                                      Path(S308,S416)
	S418= IR_EX.Out31_26=>CU_EX.Op                              Premise(F407)
	S419= CU_EX.Op=0                                            Path(S307,S418)
	S420= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F408)
	S421= CU_EX.IRFunc=37                                       Path(S312,S420)
	S422= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F409)
	S423= CU_ID.IRFunc1=rT                                      Path(S316,S422)
	S424= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F410)
	S425= CU_ID.IRFunc2=rS                                      Path(S315,S424)
	S426= IR_ID.Out31_26=>CU_ID.Op                              Premise(F411)
	S427= CU_ID.Op=0                                            Path(S314,S426)
	S428= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F412)
	S429= CU_ID.IRFunc=37                                       Path(S319,S428)
	S430= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F413)
	S431= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F414)
	S432= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F415)
	S433= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F416)
	S434= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F417)
	S435= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F418)
	S436= IR_WB.Out31_26=>CU_WB.Op                              Premise(F419)
	S437= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F420)
	S438= CtrlA_EX=0                                            Premise(F421)
	S439= [A_EX]=FU(a)                                          A_EX-Hold(S260,S438)
	S440= CtrlB_EX=0                                            Premise(F422)
	S441= [B_EX]=FU(b)                                          B_EX-Hold(S262,S440)
	S442= CtrlALUOut_MEM=1                                      Premise(F423)
	S443= CtrlALUOut_DMMU1=0                                    Premise(F424)
	S444= CtrlALUOut_DMMU2=0                                    Premise(F425)
	S445= CtrlALUOut_WB=0                                       Premise(F426)
	S446= CtrlA_MEM=0                                           Premise(F427)
	S447= CtrlA_WB=0                                            Premise(F428)
	S448= CtrlB_MEM=0                                           Premise(F429)
	S449= CtrlB_WB=0                                            Premise(F430)
	S450= CtrlICache=0                                          Premise(F431)
	S451= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S272,S450)
	S452= CtrlIMMU=0                                            Premise(F432)
	S453= CtrlIR_DMMU1=0                                        Premise(F433)
	S454= CtrlIR_DMMU2=0                                        Premise(F434)
	S455= CtrlIR_EX=0                                           Premise(F435)
	S456= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S277,S455)
	S457= CtrlIR_ID=0                                           Premise(F436)
	S458= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S279,S457)
	S459= CtrlIR_IMMU=0                                         Premise(F437)
	S460= CtrlIR_MEM=1                                          Premise(F438)
	S461= CtrlIR_WB=0                                           Premise(F439)
	S462= CtrlGPR=0                                             Premise(F440)
	S463= GPR[rS]=a                                             GPR-Hold(S284,S462)
	S464= GPR[rT]=b                                             GPR-Hold(S285,S462)
	S465= CtrlIAddrReg=0                                        Premise(F441)
	S466= CtrlPC=0                                              Premise(F442)
	S467= CtrlPCInc=0                                           Premise(F443)
	S468= PC[CIA]=addr                                          PC-Hold(S289,S467)
	S469= PC[Out]=addr+4                                        PC-Hold(S290,S466,S467)
	S470= CtrlIMem=0                                            Premise(F444)
	S471= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S292,S470)
	S472= CtrlICacheReg=0                                       Premise(F445)
	S473= CtrlASIDIn=0                                          Premise(F446)
	S474= CtrlCP0=0                                             Premise(F447)
	S475= CP0[ASID]=pid                                         CP0-Hold(S296,S474)
	S476= CtrlEPCIn=0                                           Premise(F448)
	S477= CtrlExCodeIn=0                                        Premise(F449)
	S478= CtrlIRMux=0                                           Premise(F450)

MEM	S479= A_EX.Out=FU(a)                                        A_EX-Out(S439)
	S480= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S439)
	S481= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S439)
	S482= B_EX.Out=FU(b)                                        B_EX-Out(S441)
	S483= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S441)
	S484= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S441)
	S485= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S456)
	S486= IR_EX.Out31_26=0                                      IR_EX-Out(S456)
	S487= IR_EX.Out25_21=rS                                     IR_EX-Out(S456)
	S488= IR_EX.Out20_16=rT                                     IR_EX-Out(S456)
	S489= IR_EX.Out15_11=rD                                     IR_EX-Out(S456)
	S490= IR_EX.Out10_6=0                                       IR_EX-Out(S456)
	S491= IR_EX.Out5_0=37                                       IR_EX-Out(S456)
	S492= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S458)
	S493= IR_ID.Out31_26=0                                      IR-Out(S458)
	S494= IR_ID.Out25_21=rS                                     IR-Out(S458)
	S495= IR_ID.Out20_16=rT                                     IR-Out(S458)
	S496= IR_ID.Out15_11=rD                                     IR-Out(S458)
	S497= IR_ID.Out10_6=0                                       IR-Out(S458)
	S498= IR_ID.Out5_0=37                                       IR-Out(S458)
	S499= PC.CIA=addr                                           PC-Out(S468)
	S500= PC.CIA31_28=addr[31:28]                               PC-Out(S468)
	S501= PC.Out=addr+4                                         PC-Out(S469)
	S502= CP0.ASID=pid                                          CP0-Read-ASID(S475)
	S503= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F451)
	S504= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F452)
	S505= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F453)
	S506= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F454)
	S507= FU.OutID1=>A_EX.In                                    Premise(F455)
	S508= A_MEM.Out=>A_WB.In                                    Premise(F456)
	S509= FU.OutID2=>B_EX.In                                    Premise(F457)
	S510= B_MEM.Out=>B_WB.In                                    Premise(F458)
	S511= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F459)
	S512= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F460)
	S513= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F461)
	S514= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F462)
	S515= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F463)
	S516= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F464)
	S517= FU.Bub_ID=>CU_ID.Bub                                  Premise(F465)
	S518= FU.Halt_ID=>CU_ID.Halt                                Premise(F466)
	S519= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F467)
	S520= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F468)
	S521= FU.Bub_IF=>CU_IF.Bub                                  Premise(F469)
	S522= FU.Halt_IF=>CU_IF.Halt                                Premise(F470)
	S523= ICache.Hit=>CU_IF.ICacheHit                           Premise(F471)
	S524= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F472)
	S525= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F473)
	S526= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F474)
	S527= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F475)
	S528= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F476)
	S529= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F477)
	S530= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F478)
	S531= ICache.Hit=>FU.ICacheHit                              Premise(F479)
	S532= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F480)
	S533= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F481)
	S534= IR_ID.Out=>FU.IR_ID                                   Premise(F482)
	S535= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S492,S534)
	S536= IR_MEM.Out=>FU.IR_MEM                                 Premise(F483)
	S537= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F484)
	S538= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F485)
	S539= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F486)
	S540= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F487)
	S541= GPR.Rdata1=>FU.InID1                                  Premise(F488)
	S542= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F489)
	S543= FU.InID1_RReg=rS                                      Path(S494,S542)
	S544= GPR.Rdata2=>FU.InID2                                  Premise(F490)
	S545= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F491)
	S546= FU.InID2_RReg=rT                                      Path(S495,S545)
	S547= ALUOut_MEM.Out=>FU.InMEM                              Premise(F492)
	S548= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F493)
	S549= IR_ID.Out25_21=>GPR.RReg1                             Premise(F494)
	S550= GPR.RReg1=rS                                          Path(S494,S549)
	S551= GPR.Rdata1=a                                          GPR-Read(S550,S463)
	S552= FU.InID1=a                                            Path(S551,S541)
	S553= FU.OutID1=FU(a)                                       FU-Forward(S552)
	S554= A_EX.In=FU(a)                                         Path(S553,S507)
	S555= IR_ID.Out20_16=>GPR.RReg2                             Premise(F495)
	S556= GPR.RReg2=rT                                          Path(S495,S555)
	S557= GPR.Rdata2=b                                          GPR-Read(S556,S464)
	S558= FU.InID2=b                                            Path(S557,S544)
	S559= FU.OutID2=FU(b)                                       FU-Forward(S558)
	S560= B_EX.In=FU(b)                                         Path(S559,S509)
	S561= IMMU.Addr=>IAddrReg.In                                Premise(F496)
	S562= PC.Out=>ICache.IEA                                    Premise(F497)
	S563= ICache.IEA=addr+4                                     Path(S501,S562)
	S564= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S563)
	S565= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S564,S523)
	S566= FU.ICacheHit=ICacheHit(addr+4)                        Path(S564,S531)
	S567= ICache.Out=>ICacheReg.In                              Premise(F498)
	S568= PC.Out=>IMMU.IEA                                      Premise(F499)
	S569= IMMU.IEA=addr+4                                       Path(S501,S568)
	S570= CP0.ASID=>IMMU.PID                                    Premise(F500)
	S571= IMMU.PID=pid                                          Path(S502,S570)
	S572= IMMU.Addr={pid,addr+4}                                IMMU-Search(S571,S569)
	S573= IAddrReg.In={pid,addr+4}                              Path(S572,S561)
	S574= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S571,S569)
	S575= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S574,S524)
	S576= IR_MEM.Out=>IR_DMMU1.In                               Premise(F501)
	S577= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F502)
	S578= IR_ID.Out=>IR_EX.In                                   Premise(F503)
	S579= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S492,S578)
	S580= ICache.Out=>IR_ID.In                                  Premise(F504)
	S581= ICache.Out=>IR_IMMU.In                                Premise(F505)
	S582= IR_DMMU2.Out=>IR_WB.In                                Premise(F506)
	S583= IR_MEM.Out=>IR_WB.In                                  Premise(F507)
	S584= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F508)
	S585= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F509)
	S586= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F510)
	S587= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F511)
	S588= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F512)
	S589= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F513)
	S590= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F514)
	S591= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F515)
	S592= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F516)
	S593= CU_EX.IRFunc1=rT                                      Path(S488,S592)
	S594= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F517)
	S595= CU_EX.IRFunc2=rS                                      Path(S487,S594)
	S596= IR_EX.Out31_26=>CU_EX.Op                              Premise(F518)
	S597= CU_EX.Op=0                                            Path(S486,S596)
	S598= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F519)
	S599= CU_EX.IRFunc=37                                       Path(S491,S598)
	S600= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F520)
	S601= CU_ID.IRFunc1=rT                                      Path(S495,S600)
	S602= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F521)
	S603= CU_ID.IRFunc2=rS                                      Path(S494,S602)
	S604= IR_ID.Out31_26=>CU_ID.Op                              Premise(F522)
	S605= CU_ID.Op=0                                            Path(S493,S604)
	S606= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F523)
	S607= CU_ID.IRFunc=37                                       Path(S498,S606)
	S608= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F524)
	S609= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F525)
	S610= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F526)
	S611= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F527)
	S612= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F528)
	S613= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F529)
	S614= IR_WB.Out31_26=>CU_WB.Op                              Premise(F530)
	S615= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F531)
	S616= CtrlA_EX=0                                            Premise(F532)
	S617= [A_EX]=FU(a)                                          A_EX-Hold(S439,S616)
	S618= CtrlB_EX=0                                            Premise(F533)
	S619= [B_EX]=FU(b)                                          B_EX-Hold(S441,S618)
	S620= CtrlALUOut_MEM=0                                      Premise(F534)
	S621= CtrlALUOut_DMMU1=1                                    Premise(F535)
	S622= CtrlALUOut_DMMU2=0                                    Premise(F536)
	S623= CtrlALUOut_WB=1                                       Premise(F537)
	S624= CtrlA_MEM=0                                           Premise(F538)
	S625= CtrlA_WB=1                                            Premise(F539)
	S626= CtrlB_MEM=0                                           Premise(F540)
	S627= CtrlB_WB=1                                            Premise(F541)
	S628= CtrlICache=0                                          Premise(F542)
	S629= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S451,S628)
	S630= CtrlIMMU=0                                            Premise(F543)
	S631= CtrlIR_DMMU1=1                                        Premise(F544)
	S632= CtrlIR_DMMU2=0                                        Premise(F545)
	S633= CtrlIR_EX=0                                           Premise(F546)
	S634= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S456,S633)
	S635= CtrlIR_ID=0                                           Premise(F547)
	S636= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S458,S635)
	S637= CtrlIR_IMMU=0                                         Premise(F548)
	S638= CtrlIR_MEM=0                                          Premise(F549)
	S639= CtrlIR_WB=1                                           Premise(F550)
	S640= CtrlGPR=0                                             Premise(F551)
	S641= GPR[rS]=a                                             GPR-Hold(S463,S640)
	S642= GPR[rT]=b                                             GPR-Hold(S464,S640)
	S643= CtrlIAddrReg=0                                        Premise(F552)
	S644= CtrlPC=0                                              Premise(F553)
	S645= CtrlPCInc=0                                           Premise(F554)
	S646= PC[CIA]=addr                                          PC-Hold(S468,S645)
	S647= PC[Out]=addr+4                                        PC-Hold(S469,S644,S645)
	S648= CtrlIMem=0                                            Premise(F555)
	S649= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S471,S648)
	S650= CtrlICacheReg=0                                       Premise(F556)
	S651= CtrlASIDIn=0                                          Premise(F557)
	S652= CtrlCP0=0                                             Premise(F558)
	S653= CP0[ASID]=pid                                         CP0-Hold(S475,S652)
	S654= CtrlEPCIn=0                                           Premise(F559)
	S655= CtrlExCodeIn=0                                        Premise(F560)
	S656= CtrlIRMux=0                                           Premise(F561)

WB	S657= A_EX.Out=FU(a)                                        A_EX-Out(S617)
	S658= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S617)
	S659= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S617)
	S660= B_EX.Out=FU(b)                                        B_EX-Out(S619)
	S661= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S619)
	S662= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S619)
	S663= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S634)
	S664= IR_EX.Out31_26=0                                      IR_EX-Out(S634)
	S665= IR_EX.Out25_21=rS                                     IR_EX-Out(S634)
	S666= IR_EX.Out20_16=rT                                     IR_EX-Out(S634)
	S667= IR_EX.Out15_11=rD                                     IR_EX-Out(S634)
	S668= IR_EX.Out10_6=0                                       IR_EX-Out(S634)
	S669= IR_EX.Out5_0=37                                       IR_EX-Out(S634)
	S670= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S636)
	S671= IR_ID.Out31_26=0                                      IR-Out(S636)
	S672= IR_ID.Out25_21=rS                                     IR-Out(S636)
	S673= IR_ID.Out20_16=rT                                     IR-Out(S636)
	S674= IR_ID.Out15_11=rD                                     IR-Out(S636)
	S675= IR_ID.Out10_6=0                                       IR-Out(S636)
	S676= IR_ID.Out5_0=37                                       IR-Out(S636)
	S677= PC.CIA=addr                                           PC-Out(S646)
	S678= PC.CIA31_28=addr[31:28]                               PC-Out(S646)
	S679= PC.Out=addr+4                                         PC-Out(S647)
	S680= CP0.ASID=pid                                          CP0-Read-ASID(S653)
	S681= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F784)
	S682= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F785)
	S683= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F786)
	S684= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F787)
	S685= FU.OutID1=>A_EX.In                                    Premise(F788)
	S686= A_MEM.Out=>A_WB.In                                    Premise(F789)
	S687= FU.OutID2=>B_EX.In                                    Premise(F790)
	S688= B_MEM.Out=>B_WB.In                                    Premise(F791)
	S689= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F792)
	S690= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F793)
	S691= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F794)
	S692= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F795)
	S693= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F796)
	S694= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F797)
	S695= FU.Bub_ID=>CU_ID.Bub                                  Premise(F798)
	S696= FU.Halt_ID=>CU_ID.Halt                                Premise(F799)
	S697= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F800)
	S698= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F801)
	S699= FU.Bub_IF=>CU_IF.Bub                                  Premise(F802)
	S700= FU.Halt_IF=>CU_IF.Halt                                Premise(F803)
	S701= ICache.Hit=>CU_IF.ICacheHit                           Premise(F804)
	S702= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F805)
	S703= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F806)
	S704= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F807)
	S705= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F808)
	S706= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F809)
	S707= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F810)
	S708= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F811)
	S709= ICache.Hit=>FU.ICacheHit                              Premise(F812)
	S710= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F813)
	S711= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F814)
	S712= IR_ID.Out=>FU.IR_ID                                   Premise(F815)
	S713= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S670,S712)
	S714= IR_MEM.Out=>FU.IR_MEM                                 Premise(F816)
	S715= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F817)
	S716= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F818)
	S717= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F819)
	S718= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F820)
	S719= GPR.Rdata1=>FU.InID1                                  Premise(F821)
	S720= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F822)
	S721= FU.InID1_RReg=rS                                      Path(S672,S720)
	S722= GPR.Rdata2=>FU.InID2                                  Premise(F823)
	S723= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F824)
	S724= FU.InID2_RReg=rT                                      Path(S673,S723)
	S725= ALUOut_MEM.Out=>FU.InMEM                              Premise(F825)
	S726= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F826)
	S727= IR_ID.Out25_21=>GPR.RReg1                             Premise(F827)
	S728= GPR.RReg1=rS                                          Path(S672,S727)
	S729= GPR.Rdata1=a                                          GPR-Read(S728,S641)
	S730= FU.InID1=a                                            Path(S729,S719)
	S731= FU.OutID1=FU(a)                                       FU-Forward(S730)
	S732= A_EX.In=FU(a)                                         Path(S731,S685)
	S733= IR_ID.Out20_16=>GPR.RReg2                             Premise(F828)
	S734= GPR.RReg2=rT                                          Path(S673,S733)
	S735= GPR.Rdata2=b                                          GPR-Read(S734,S642)
	S736= FU.InID2=b                                            Path(S735,S722)
	S737= FU.OutID2=FU(b)                                       FU-Forward(S736)
	S738= B_EX.In=FU(b)                                         Path(S737,S687)
	S739= IMMU.Addr=>IAddrReg.In                                Premise(F829)
	S740= PC.Out=>ICache.IEA                                    Premise(F830)
	S741= ICache.IEA=addr+4                                     Path(S679,S740)
	S742= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S741)
	S743= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S742,S701)
	S744= FU.ICacheHit=ICacheHit(addr+4)                        Path(S742,S709)
	S745= ICache.Out=>ICacheReg.In                              Premise(F831)
	S746= PC.Out=>IMMU.IEA                                      Premise(F832)
	S747= IMMU.IEA=addr+4                                       Path(S679,S746)
	S748= CP0.ASID=>IMMU.PID                                    Premise(F833)
	S749= IMMU.PID=pid                                          Path(S680,S748)
	S750= IMMU.Addr={pid,addr+4}                                IMMU-Search(S749,S747)
	S751= IAddrReg.In={pid,addr+4}                              Path(S750,S739)
	S752= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S749,S747)
	S753= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S752,S702)
	S754= IR_MEM.Out=>IR_DMMU1.In                               Premise(F834)
	S755= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F835)
	S756= IR_ID.Out=>IR_EX.In                                   Premise(F836)
	S757= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S670,S756)
	S758= ICache.Out=>IR_ID.In                                  Premise(F837)
	S759= ICache.Out=>IR_IMMU.In                                Premise(F838)
	S760= IR_DMMU2.Out=>IR_WB.In                                Premise(F839)
	S761= IR_MEM.Out=>IR_WB.In                                  Premise(F840)
	S762= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F841)
	S763= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F842)
	S764= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F843)
	S765= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F844)
	S766= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F845)
	S767= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F846)
	S768= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F847)
	S769= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F848)
	S770= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F849)
	S771= CU_EX.IRFunc1=rT                                      Path(S666,S770)
	S772= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F850)
	S773= CU_EX.IRFunc2=rS                                      Path(S665,S772)
	S774= IR_EX.Out31_26=>CU_EX.Op                              Premise(F851)
	S775= CU_EX.Op=0                                            Path(S664,S774)
	S776= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F852)
	S777= CU_EX.IRFunc=37                                       Path(S669,S776)
	S778= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F853)
	S779= CU_ID.IRFunc1=rT                                      Path(S673,S778)
	S780= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F854)
	S781= CU_ID.IRFunc2=rS                                      Path(S672,S780)
	S782= IR_ID.Out31_26=>CU_ID.Op                              Premise(F855)
	S783= CU_ID.Op=0                                            Path(S671,S782)
	S784= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F856)
	S785= CU_ID.IRFunc=37                                       Path(S676,S784)
	S786= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F857)
	S787= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F858)
	S788= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F859)
	S789= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F860)
	S790= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F861)
	S791= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F862)
	S792= IR_WB.Out31_26=>CU_WB.Op                              Premise(F863)
	S793= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F864)
	S794= CtrlA_EX=0                                            Premise(F865)
	S795= [A_EX]=FU(a)                                          A_EX-Hold(S617,S794)
	S796= CtrlB_EX=0                                            Premise(F866)
	S797= [B_EX]=FU(b)                                          B_EX-Hold(S619,S796)
	S798= CtrlALUOut_MEM=0                                      Premise(F867)
	S799= CtrlALUOut_DMMU1=0                                    Premise(F868)
	S800= CtrlALUOut_DMMU2=0                                    Premise(F869)
	S801= CtrlALUOut_WB=0                                       Premise(F870)
	S802= CtrlA_MEM=0                                           Premise(F871)
	S803= CtrlA_WB=0                                            Premise(F872)
	S804= CtrlB_MEM=0                                           Premise(F873)
	S805= CtrlB_WB=0                                            Premise(F874)
	S806= CtrlICache=0                                          Premise(F875)
	S807= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S629,S806)
	S808= CtrlIMMU=0                                            Premise(F876)
	S809= CtrlIR_DMMU1=0                                        Premise(F877)
	S810= CtrlIR_DMMU2=0                                        Premise(F878)
	S811= CtrlIR_EX=0                                           Premise(F879)
	S812= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S634,S811)
	S813= CtrlIR_ID=0                                           Premise(F880)
	S814= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S636,S813)
	S815= CtrlIR_IMMU=0                                         Premise(F881)
	S816= CtrlIR_MEM=0                                          Premise(F882)
	S817= CtrlIR_WB=0                                           Premise(F883)
	S818= CtrlGPR=1                                             Premise(F884)
	S819= CtrlIAddrReg=0                                        Premise(F885)
	S820= CtrlPC=0                                              Premise(F886)
	S821= CtrlPCInc=0                                           Premise(F887)
	S822= PC[CIA]=addr                                          PC-Hold(S646,S821)
	S823= PC[Out]=addr+4                                        PC-Hold(S647,S820,S821)
	S824= CtrlIMem=0                                            Premise(F888)
	S825= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S649,S824)
	S826= CtrlICacheReg=0                                       Premise(F889)
	S827= CtrlASIDIn=0                                          Premise(F890)
	S828= CtrlCP0=0                                             Premise(F891)
	S829= CP0[ASID]=pid                                         CP0-Hold(S653,S828)
	S830= CtrlEPCIn=0                                           Premise(F892)
	S831= CtrlExCodeIn=0                                        Premise(F893)
	S832= CtrlIRMux=0                                           Premise(F894)

POST	S795= [A_EX]=FU(a)                                          A_EX-Hold(S617,S794)
	S797= [B_EX]=FU(b)                                          B_EX-Hold(S619,S796)
	S807= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S629,S806)
	S812= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S634,S811)
	S814= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S636,S813)
	S822= PC[CIA]=addr                                          PC-Hold(S646,S821)
	S823= PC[Out]=addr+4                                        PC-Hold(S647,S820,S821)
	S825= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S649,S824)
	S829= CP0[ASID]=pid                                         CP0-Hold(S653,S828)

