{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 15 17:06:06 2022 " "Info: Processing started: Wed Jun 15 17:06:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rom.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Rom " "Info: Found entity 1: Mem_Rom" {  } { { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/w_reg/2_w_reg8.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/w_reg/2_w_reg8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_reg8-arch1 " "Info: Found design unit 1: W_reg8-arch1" {  } { { "../W_Reg/2_W_reg8.vhdl" "" { Text "F:/Universidade/Sistemas/Trabalho Final/W_Reg/2_W_reg8.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 W_reg8 " "Info: Found entity 1: W_reg8" {  } { { "../W_Reg/2_W_reg8.vhdl" "" { Text "F:/Universidade/Sistemas/Trabalho Final/W_Reg/2_W_reg8.vhdl" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/ula/ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch " "Info: Found design unit 1: ULA-arch" {  } { { "../ULA/ULA.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/ULA/ULA.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/ULA/ULA.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/status_reg/status.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/status_reg/status.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Status-arch " "Info: Found design unit 1: Status-arch" {  } { { "../Status_Reg/Status.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Status_Reg/Status.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Status " "Info: Found entity 1: Status" {  } { { "../Status_Reg/Status.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Status_Reg/Status.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/ram_mem/ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/ram_mem/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Info: Found design unit 1: RAM-arch" {  } { { "../RAM_mem/RAM.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/RAM_mem/RAM.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "../RAM_mem/RAM.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/RAM_mem/RAM.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-arch1 " "Info: Found design unit 1: port_io-arch1" {  } { { "../Port_IO/port_io.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Port_IO/port_io.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "../Port_IO/port_io.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Port_IO/port_io.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/pc_reg/programcounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/pc_reg/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-arch " "Info: Found design unit 1: ProgramCounter-arch" {  } { { "../PC_Reg/ProgramCounter.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/PC_Reg/ProgramCounter.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info: Found entity 1: ProgramCounter" {  } { { "../PC_Reg/ProgramCounter.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/PC_Reg/ProgramCounter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/mux_proc/mux_proc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/mux_proc/mux_proc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Proc-arch " "Info: Found design unit 1: Mux_Proc-arch" {  } { { "../Mux_Proc/Mux_Proc.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Mux_Proc/Mux_Proc.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Proc " "Info: Found entity 1: Mux_Proc" {  } { { "../Mux_Proc/Mux_Proc.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Mux_Proc/Mux_Proc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/universidade/sistemas/trabalho final/fsr_reg/fsr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /universidade/sistemas/trabalho final/fsr_reg/fsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSR-arch " "Info: Found design unit 1: FSR-arch" {  } { { "../FSR_Reg/FSR.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/FSR_Reg/FSR.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSR " "Info: Found entity 1: FSR" {  } { { "../FSR_Reg/FSR.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/FSR_Reg/FSR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_Fim-arch1 " "Info: Found design unit 1: Processador_Fim-arch1" {  } { { "Processador.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Processador_Fim " "Info: Found entity 1: Processador_Fim" {  } { { "Processador.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Info: Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk W_reg8 inst9 " "Warning: Port \"clk\" of type W_reg8 and instance \"inst9\" is missing source signal" {  } { { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 296 1264 1384 424 "inst9" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Rom Mem_Rom:inst " "Info: Elaborating entity \"Mem_Rom\" for hierarchy \"Mem_Rom:inst\"" {  } { { "Processador.bdf" "inst" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem_Rom:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Mem_Rom:inst\|altsyncram:altsyncram_component\"" {  } { { "Mem_Rom.tdf" "altsyncram_component" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_Rom:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Mem_Rom:inst\|altsyncram:altsyncram_component\"" {  } { { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_Rom:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Mem_Rom:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Info: Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Info: Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Info: Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE teste1.mif " "Info: Parameter \"INIT_FILE\" = \"teste1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q671.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q671 " "Info: Found entity 1: altsyncram_q671" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q671 Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated " "Info: Elaborating entity \"altsyncram_q671\" for hierarchy \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:inst3 " "Info: Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:inst3\"" {  } { { "Processador.bdf" "inst3" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 872 648 856 1096 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSR FSR:inst1 " "Info: Elaborating entity \"FSR\" for hierarchy \"FSR:inst1\"" {  } { { "Processador.bdf" "inst1" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 712 1264 1448 872 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst10 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst10\"" {  } { { "Processador.bdf" "inst10" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 328 688 800 416 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst10 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst10\"" {  } { { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 328 688 800 416 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst10 " "Info: Instantiated megafunction \"BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 328 688 800 416 "inst10" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst10\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst10\|lpm_mux:\$00000 BUSMUX:inst10 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 328 688 800 416 "inst10" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst10\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Proc Mux_Proc:inst2 " "Info: Elaborating entity \"Mux_Proc\" for hierarchy \"Mux_Proc:inst2\"" {  } { { "Processador.bdf" "inst2" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 512 720 928 640 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst4 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst4\"" {  } { { "Processador.bdf" "inst4" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 1064 1264 1448 1224 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch port_io.vhd(26) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(26): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../Port_IO/port_io.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Port_IO/port_io.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst5 " "Info: Elaborating entity \"RAM\" for hierarchy \"RAM:inst5\"" {  } { { "Processador.bdf" "inst5" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 888 1264 1448 1048 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Status Status:inst7 " "Info: Elaborating entity \"Status\" for hierarchy \"Status:inst7\"" {  } { { "Processador.bdf" "inst7" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 440 1264 1448 696 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst8 " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst8\"" {  } { { "Processador.bdf" "inst8" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 344 904 1064 472 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "W_reg8 W_reg8:inst9 " "Info: Elaborating entity \"W_reg8\" for hierarchy \"W_reg8:inst9\"" {  } { { "Processador.bdf" "inst9" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 296 1264 1384 424 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:PortA " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:PortA\"" {  } { { "Processador.bdf" "PortA" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 1248 1272 1456 1408 "PortA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch port_io.vhd(26) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(26): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../Port_IO/port_io.vhd" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Port_IO/port_io.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 274 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"Mem_Rom:inst\|altsyncram:altsyncram_component\|altsyncram_q671:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_q671.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/db/altsyncram_q671.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "Mem_Rom.tdf" "" { Text "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Mem_Rom.tdf" 48 2 0 } } { "Processador.bdf" "" { Schematic "F:/Universidade/Sistemas/Trabalho Final/Final_Proc/Processador.bdf" { { 960 928 1144 1096 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Error: Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 0 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  19 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Error: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 15 17:06:11 2022 " "Error: Processing ended: Wed Jun 15 17:06:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Error: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
