{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 09 13:23:36 2008 " "Info: Processing started: Mon Jun 09 13:23:36 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off keypad_scanner -c keypad_scanner " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off keypad_scanner -c keypad_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_i " "Info: Assuming node \"clk_i\" is an undefined clock" {  } { { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 137 -1 0 } } { "d:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_i" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_i register tmr\[4\] register shift_register\[2\] 97.78 MHz 10.227 ns Internal " "Info: Clock \"clk_i\" has Internal fmax of 97.78 MHz between source register \"tmr\[4\]\" and destination register \"shift_register\[2\]\" (period= 10.227 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.518 ns + Longest register register " "Info: + Longest register to register delay is 9.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmr\[4\] 1 REG LC_X11_Y10_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y10_N6; Fanout = 4; REG Node = 'tmr\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmr[4] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.914 ns) 2.242 ns keyscan_row_clk~124 2 COMB LC_X10_Y10_N4 1 " "Info: 2: + IC(1.328 ns) + CELL(0.914 ns) = 2.242 ns; Loc. = LC_X10_Y10_N4; Fanout = 1; COMB Node = 'keyscan_row_clk~124'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { tmr[4] keyscan_row_clk~124 } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 3.510 ns keyscan_row_clk~125 3 COMB LC_X10_Y10_N9 1 " "Info: 3: + IC(0.757 ns) + CELL(0.511 ns) = 3.510 ns; Loc. = LC_X10_Y10_N9; Fanout = 1; COMB Node = 'keyscan_row_clk~125'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { keyscan_row_clk~124 keyscan_row_clk~125 } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.740 ns) 4.980 ns keyscan_row_clk 4 COMB LC_X10_Y10_N1 6 " "Info: 4: + IC(0.730 ns) + CELL(0.740 ns) = 4.980 ns; Loc. = LC_X10_Y10_N1; Fanout = 6; COMB Node = 'keyscan_row_clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { keyscan_row_clk~125 keyscan_row_clk } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 5.928 ns always3~0 5 COMB LC_X10_Y10_N5 12 " "Info: 5: + IC(0.748 ns) + CELL(0.200 ns) = 5.928 ns; Loc. = LC_X10_Y10_N5; Fanout = 12; COMB Node = 'always3~0'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { keyscan_row_clk always3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(1.243 ns) 9.518 ns shift_register\[2\] 6 REG LC_X9_Y9_N1 2 " "Info: 6: + IC(2.347 ns) + CELL(1.243 ns) = 9.518 ns; Loc. = LC_X9_Y9_N1; Fanout = 2; REG Node = 'shift_register\[2\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { always3~0 shift_register[2] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.608 ns ( 37.91 % ) " "Info: Total cell delay = 3.608 ns ( 37.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.910 ns ( 62.09 % ) " "Info: Total interconnect delay = 5.910 ns ( 62.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.518 ns" { tmr[4] keyscan_row_clk~124 keyscan_row_clk~125 keyscan_row_clk always3~0 shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.518 ns" { tmr[4] {} keyscan_row_clk~124 {} keyscan_row_clk~125 {} keyscan_row_clk {} always3~0 {} shift_register[2] {} } { 0.000ns 1.328ns 0.757ns 0.730ns 0.748ns 2.347ns } { 0.000ns 0.914ns 0.511ns 0.740ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_i\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_i 1 CLK PIN_18 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 47; CLK Node = 'clk_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns shift_register\[2\] 2 REG LC_X9_Y9_N1 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N1; Fanout = 2; REG Node = 'shift_register\[2\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} shift_register[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk_i\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_i 1 CLK PIN_18 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 47; CLK Node = 'clk_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tmr\[4\] 2 REG LC_X11_Y10_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y10_N6; Fanout = 4; REG Node = 'tmr\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_i tmr[4] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i tmr[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} tmr[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} shift_register[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i tmr[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} tmr[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.518 ns" { tmr[4] keyscan_row_clk~124 keyscan_row_clk~125 keyscan_row_clk always3~0 shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.518 ns" { tmr[4] {} keyscan_row_clk~124 {} keyscan_row_clk~125 {} keyscan_row_clk {} always3~0 {} shift_register[2] {} } { 0.000ns 1.328ns 0.757ns 0.730ns 0.748ns 2.347ns } { 0.000ns 0.914ns 0.511ns 0.740ns 0.200ns 1.243ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} shift_register[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i tmr[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} tmr[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "shift_register\[2\] clk_en_i clk_i 5.252 ns register " "Info: tsu for register \"shift_register\[2\]\" (data pin = \"clk_en_i\", clock pin = \"clk_i\") is 5.252 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.738 ns + Longest pin register " "Info: + Longest pin to register delay is 8.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_en_i 1 PIN PIN_120 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 4; PIN Node = 'clk_en_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_en_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.914 ns) 4.200 ns keyscan_row_clk 2 COMB LC_X10_Y10_N1 6 " "Info: 2: + IC(2.154 ns) + CELL(0.914 ns) = 4.200 ns; Loc. = LC_X10_Y10_N1; Fanout = 6; COMB Node = 'keyscan_row_clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { clk_en_i keyscan_row_clk } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.200 ns) 5.148 ns always3~0 3 COMB LC_X10_Y10_N5 12 " "Info: 3: + IC(0.748 ns) + CELL(0.200 ns) = 5.148 ns; Loc. = LC_X10_Y10_N5; Fanout = 12; COMB Node = 'always3~0'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { keyscan_row_clk always3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.347 ns) + CELL(1.243 ns) 8.738 ns shift_register\[2\] 4 REG LC_X9_Y9_N1 2 " "Info: 4: + IC(2.347 ns) + CELL(1.243 ns) = 8.738 ns; Loc. = LC_X9_Y9_N1; Fanout = 2; REG Node = 'shift_register\[2\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { always3~0 shift_register[2] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 39.93 % ) " "Info: Total cell delay = 3.489 ns ( 39.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.249 ns ( 60.07 % ) " "Info: Total interconnect delay = 5.249 ns ( 60.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { clk_en_i keyscan_row_clk always3~0 shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { clk_en_i {} clk_en_i~combout {} keyscan_row_clk {} always3~0 {} shift_register[2] {} } { 0.000ns 0.000ns 2.154ns 0.748ns 2.347ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 204 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_i\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_i 1 CLK PIN_18 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 47; CLK Node = 'clk_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns shift_register\[2\] 2 REG LC_X9_Y9_N1 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N1; Fanout = 2; REG Node = 'shift_register\[2\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} shift_register[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { clk_en_i keyscan_row_clk always3~0 shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { clk_en_i {} clk_en_i~combout {} keyscan_row_clk {} always3~0 {} shift_register[2] {} } { 0.000ns 0.000ns 2.154ns 0.748ns 2.347ns } { 0.000ns 1.132ns 0.914ns 0.200ns 1.243ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i shift_register[2] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} shift_register[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_i done_o tmr\[4\] 12.608 ns register " "Info: tco from clock \"clk_i\" to destination pin \"done_o\" through register \"tmr\[4\]\" is 12.608 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_i\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_i 1 CLK PIN_18 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 47; CLK Node = 'clk_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns tmr\[4\] 2 REG LC_X11_Y10_N6 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y10_N6; Fanout = 4; REG Node = 'tmr\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_i tmr[4] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i tmr[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} tmr[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.413 ns + Longest register pin " "Info: + Longest register to pin delay is 8.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tmr\[4\] 1 REG LC_X11_Y10_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y10_N6; Fanout = 4; REG Node = 'tmr\[4\]'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { tmr[4] } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.914 ns) 2.242 ns keyscan_row_clk~124 2 COMB LC_X10_Y10_N4 1 " "Info: 2: + IC(1.328 ns) + CELL(0.914 ns) = 2.242 ns; Loc. = LC_X10_Y10_N4; Fanout = 1; COMB Node = 'keyscan_row_clk~124'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { tmr[4] keyscan_row_clk~124 } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 3.510 ns keyscan_row_clk~125 3 COMB LC_X10_Y10_N9 1 " "Info: 3: + IC(0.757 ns) + CELL(0.511 ns) = 3.510 ns; Loc. = LC_X10_Y10_N9; Fanout = 1; COMB Node = 'keyscan_row_clk~125'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { keyscan_row_clk~124 keyscan_row_clk~125 } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.740 ns) 4.980 ns keyscan_row_clk 4 COMB LC_X10_Y10_N1 6 " "Info: 4: + IC(0.730 ns) + CELL(0.740 ns) = 4.980 ns; Loc. = LC_X10_Y10_N1; Fanout = 6; COMB Node = 'keyscan_row_clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { keyscan_row_clk~125 keyscan_row_clk } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 5.485 ns done_o~0 5 COMB LC_X10_Y10_N2 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 5.485 ns; Loc. = LC_X10_Y10_N2; Fanout = 1; COMB Node = 'done_o~0'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { keyscan_row_clk done_o~0 } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(2.322 ns) 8.413 ns done_o 6 PIN PIN_121 0 " "Info: 6: + IC(0.606 ns) + CELL(2.322 ns) = 8.413 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'done_o'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { done_o~0 done_o } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.687 ns ( 55.71 % ) " "Info: Total cell delay = 4.687 ns ( 55.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.726 ns ( 44.29 % ) " "Info: Total interconnect delay = 3.726 ns ( 44.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.413 ns" { tmr[4] keyscan_row_clk~124 keyscan_row_clk~125 keyscan_row_clk done_o~0 done_o } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.413 ns" { tmr[4] {} keyscan_row_clk~124 {} keyscan_row_clk~125 {} keyscan_row_clk {} done_o~0 {} done_o {} } { 0.000ns 1.328ns 0.757ns 0.730ns 0.305ns 0.606ns } { 0.000ns 0.914ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i tmr[4] } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} tmr[4] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.413 ns" { tmr[4] keyscan_row_clk~124 keyscan_row_clk~125 keyscan_row_clk done_o~0 done_o } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.413 ns" { tmr[4] {} keyscan_row_clk~124 {} keyscan_row_clk~125 {} keyscan_row_clk {} done_o~0 {} done_o {} } { 0.000ns 1.328ns 0.757ns 0.730ns 0.305ns 0.606ns } { 0.000ns 0.914ns 0.511ns 0.740ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk_en_i done_o 7.633 ns Longest " "Info: Longest tpd from source pin \"clk_en_i\" to destination pin \"done_o\" is 7.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk_en_i 1 PIN PIN_120 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 4; PIN Node = 'clk_en_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_en_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.914 ns) 4.200 ns keyscan_row_clk 2 COMB LC_X10_Y10_N1 6 " "Info: 2: + IC(2.154 ns) + CELL(0.914 ns) = 4.200 ns; Loc. = LC_X10_Y10_N1; Fanout = 6; COMB Node = 'keyscan_row_clk'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.068 ns" { clk_en_i keyscan_row_clk } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 154 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.705 ns done_o~0 3 COMB LC_X10_Y10_N2 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.705 ns; Loc. = LC_X10_Y10_N2; Fanout = 1; COMB Node = 'done_o~0'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { keyscan_row_clk done_o~0 } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(2.322 ns) 7.633 ns done_o 4 PIN PIN_121 0 " "Info: 4: + IC(0.606 ns) + CELL(2.322 ns) = 7.633 ns; Loc. = PIN_121; Fanout = 0; PIN Node = 'done_o'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.928 ns" { done_o~0 done_o } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 59.85 % ) " "Info: Total cell delay = 4.568 ns ( 59.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.065 ns ( 40.15 % ) " "Info: Total interconnect delay = 3.065 ns ( 40.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.633 ns" { clk_en_i keyscan_row_clk done_o~0 done_o } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.633 ns" { clk_en_i {} clk_en_i~combout {} keyscan_row_clk {} done_o~0 {} done_o {} } { 0.000ns 0.000ns 2.154ns 0.305ns 0.606ns } { 0.000ns 1.132ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "idle_state scan_i clk_i -1.114 ns register " "Info: th for register \"idle_state\" (data pin = \"scan_i\", clock pin = \"clk_i\") is -1.114 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_i destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk_i\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_i 1 CLK PIN_18 47 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 47; CLK Node = 'clk_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns idle_state 2 REG LC_X10_Y9_N3 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N3; Fanout = 3; REG Node = 'idle_state'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk_i idle_state } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i idle_state } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} idle_state {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 152 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.154 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns scan_i 1 PIN PIN_61 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 1; PIN Node = 'scan_i'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { scan_i } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.839 ns) + CELL(1.183 ns) 5.154 ns idle_state 2 REG LC_X10_Y9_N3 3 " "Info: 2: + IC(2.839 ns) + CELL(1.183 ns) = 5.154 ns; Loc. = LC_X10_Y9_N3; Fanout = 3; REG Node = 'idle_state'" {  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.022 ns" { scan_i idle_state } "NODE_NAME" } } { "keypad_scanner.v" "" { Text "F:/CPLD数据采集板/CY68013开发相关资料/CPLD例程/keypad_scanner/keypad_scanner.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.92 % ) " "Info: Total cell delay = 2.315 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.839 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.839 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.154 ns" { scan_i idle_state } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.154 ns" { scan_i {} scan_i~combout {} idle_state {} } { 0.000ns 0.000ns 2.839ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk_i idle_state } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk_i {} clk_i~combout {} idle_state {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.154 ns" { scan_i idle_state } "NODE_NAME" } } { "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.154 ns" { scan_i {} scan_i~combout {} idle_state {} } { 0.000ns 0.000ns 2.839ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 09 13:23:38 2008 " "Info: Processing ended: Mon Jun 09 13:23:38 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
