

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Fri Sep 22 04:20:33 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.971 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.97>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 5 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.67ns)   --->   "%icmp_ln1496 = icmp slt i16 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 10 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.24ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i16 %data_1_V_read_1, i16 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "%icmp_ln1496_1 = icmp slt i16 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.24ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i16 %data_3_V_read_1, i16 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln1496_2 = icmp slt i16 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.24ns)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_2, i16 %select_ln65_1, i16 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%icmp_ln1496_3 = icmp slt i16 %select_ln65_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.24ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i16 %data_4_V_read_1, i16 %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %data_0_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 18 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %x_max_V to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_2, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp, %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_2, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i16 %data_1_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.60ns)   --->   "%sub_ln1193_1 = sub i17 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_1, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_6, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_4, %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_4, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_6, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i16 %data_2_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.60ns)   --->   "%sub_ln1193_2 = sub i17 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_2, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 40 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 41 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_8, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 42 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_8, %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 43 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_8, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 44 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_10, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i16 %data_3_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.60ns)   --->   "%sub_ln1193_3 = sub i17 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_3, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_11, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_12, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i16 %data_4_V_read_1 to i17" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.60ns)   --->   "%sub_ln1193_4 = sub i17 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 16)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193_4, i32 15)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_13, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_14, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 64 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'select' 'select_ln388' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'select' 'y_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 68 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 69 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'select' 'y_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_2, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 72 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 73 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_5" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 74 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 75 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_3, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 76 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 79 'select' 'y_V_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1193_4, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 80 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 81 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_9" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'y_V_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 84 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i18]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.58>
ST_3 : Operation 99 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i18* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i18* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 101 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i18* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 102 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i18* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 103 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i18* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 104 [1/1] (0.58ns)   --->   "%add_ln703 = add i18 %exp_res_1_V, %exp_res_0_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'add' 'add_ln703' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.58ns)   --->   "%add_ln703_1 = add i18 %exp_res_4_V, %exp_res_2_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_2 = add i18 %exp_res_3_V, %add_ln703_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 107 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln703, %add_ln703_2" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 107 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%y_V_5 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %exp_sum_V, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 108 'partselect' 'y_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 109 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 110 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 111 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 112 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 113 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 114 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %exp_res_0_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 115 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i30 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 116 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 117 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i18 %exp_res_1_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 118 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i30 %sext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 119 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_1, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 120 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i18 %exp_res_2_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 121 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i30 %sext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 122 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_2, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 123 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i18 %exp_res_3_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 124 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i30 %sext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 125 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_3, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 126 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i18 %exp_res_4_V to i30" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 127 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i30 %sext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 128 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln1118_4, i32 14, i32 29)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 129 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 130 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 131 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 132 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 133 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 134 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 135 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1      (read         ) [ 00000]
data_3_V_read_1      (read         ) [ 00000]
data_2_V_read_1      (read         ) [ 00000]
data_1_V_read_1      (read         ) [ 00000]
data_0_V_read_1      (read         ) [ 00000]
icmp_ln1496          (icmp         ) [ 00000]
select_ln65          (select       ) [ 00000]
icmp_ln1496_1        (icmp         ) [ 00000]
select_ln65_1        (select       ) [ 00000]
icmp_ln1496_2        (icmp         ) [ 00000]
select_ln65_2        (select       ) [ 00000]
icmp_ln1496_3        (icmp         ) [ 00000]
x_max_V              (select       ) [ 00000]
sext_ln703           (sext         ) [ 00000]
sext_ln703_1         (sext         ) [ 00000]
sub_ln1193           (sub          ) [ 00000]
tmp                  (bitselect    ) [ 00000]
tmp_2                (bitselect    ) [ 00000]
xor_ln786            (xor          ) [ 00000]
and_ln786            (and          ) [ 00000]
xor_ln340_5          (xor          ) [ 00000]
xor_ln340            (xor          ) [ 00000]
or_ln340             (or           ) [ 00000]
sext_ln703_2         (sext         ) [ 00000]
sub_ln1193_1         (sub          ) [ 00000]
tmp_4                (bitselect    ) [ 00000]
tmp_6                (bitselect    ) [ 00000]
xor_ln786_1          (xor          ) [ 00000]
and_ln786_1          (and          ) [ 00000]
xor_ln340_6          (xor          ) [ 00000]
xor_ln340_1          (xor          ) [ 00000]
or_ln340_1           (or           ) [ 00000]
sext_ln703_3         (sext         ) [ 00000]
sub_ln1193_2         (sub          ) [ 00000]
tmp_8                (bitselect    ) [ 00000]
tmp_10               (bitselect    ) [ 00000]
xor_ln786_2          (xor          ) [ 00000]
and_ln786_2          (and          ) [ 00000]
xor_ln340_7          (xor          ) [ 00000]
xor_ln340_2          (xor          ) [ 00000]
or_ln340_2           (or           ) [ 00000]
sext_ln703_4         (sext         ) [ 00000]
sub_ln1193_3         (sub          ) [ 00000]
tmp_11               (bitselect    ) [ 00000]
tmp_12               (bitselect    ) [ 00000]
xor_ln786_3          (xor          ) [ 00000]
and_ln786_3          (and          ) [ 00000]
xor_ln340_8          (xor          ) [ 00000]
xor_ln340_3          (xor          ) [ 00000]
or_ln340_3           (or           ) [ 00000]
sext_ln703_5         (sext         ) [ 00000]
sub_ln1193_4         (sub          ) [ 00000]
tmp_13               (bitselect    ) [ 00000]
tmp_14               (bitselect    ) [ 00000]
xor_ln786_4          (xor          ) [ 00000]
and_ln786_4          (and          ) [ 00000]
xor_ln340_9          (xor          ) [ 00000]
xor_ln340_4          (xor          ) [ 00000]
or_ln340_4           (or           ) [ 00000]
tmp_1                (partselect   ) [ 00000]
select_ln340         (select       ) [ 00000]
select_ln388         (select       ) [ 00000]
y_V                  (select       ) [ 01100]
tmp_3                (partselect   ) [ 00000]
select_ln340_2       (select       ) [ 00000]
select_ln388_1       (select       ) [ 00000]
y_V_1                (select       ) [ 01100]
tmp_5                (partselect   ) [ 00000]
select_ln340_4       (select       ) [ 00000]
select_ln388_2       (select       ) [ 00000]
y_V_2                (select       ) [ 01100]
tmp_7                (partselect   ) [ 00000]
select_ln340_6       (select       ) [ 00000]
select_ln388_3       (select       ) [ 00000]
y_V_3                (select       ) [ 01100]
tmp_9                (partselect   ) [ 00000]
select_ln340_8       (select       ) [ 00000]
select_ln388_4       (select       ) [ 00000]
y_V_4                (select       ) [ 01100]
zext_ln255           (zext         ) [ 00000]
exp_table1_addr      (getelementptr) [ 01010]
zext_ln255_1         (zext         ) [ 00000]
exp_table1_addr_1    (getelementptr) [ 01010]
zext_ln255_2         (zext         ) [ 00000]
exp_table1_addr_2    (getelementptr) [ 01010]
zext_ln255_3         (zext         ) [ 00000]
exp_table1_addr_3    (getelementptr) [ 01010]
zext_ln255_4         (zext         ) [ 00000]
exp_table1_addr_4    (getelementptr) [ 01010]
exp_res_0_V          (load         ) [ 01001]
exp_res_1_V          (load         ) [ 01001]
exp_res_2_V          (load         ) [ 01001]
exp_res_3_V          (load         ) [ 01001]
exp_res_4_V          (load         ) [ 01001]
add_ln703            (add          ) [ 00000]
add_ln703_1          (add          ) [ 00000]
add_ln703_2          (add          ) [ 00000]
exp_sum_V            (add          ) [ 00000]
y_V_5                (partselect   ) [ 00000]
zext_ln265           (zext         ) [ 00000]
invert_table2_addr   (getelementptr) [ 01001]
specpipeline_ln217   (specpipeline ) [ 00000]
inv_exp_sum_V        (load         ) [ 00000]
sext_ln1116          (sext         ) [ 00000]
sext_ln1118          (sext         ) [ 00000]
mul_ln1118           (mul          ) [ 00000]
res_0_V_write_assign (partselect   ) [ 00000]
sext_ln1118_1        (sext         ) [ 00000]
mul_ln1118_1         (mul          ) [ 00000]
res_1_V_write_assign (partselect   ) [ 00000]
sext_ln1118_2        (sext         ) [ 00000]
mul_ln1118_2         (mul          ) [ 00000]
res_2_V_write_assign (partselect   ) [ 00000]
sext_ln1118_3        (sext         ) [ 00000]
mul_ln1118_3         (mul          ) [ 00000]
res_3_V_write_assign (partselect   ) [ 00000]
sext_ln1118_4        (sext         ) [ 00000]
mul_ln1118_4         (mul          ) [ 00000]
res_4_V_write_assign (partselect   ) [ 00000]
mrv                  (insertvalue  ) [ 00000]
mrv_1                (insertvalue  ) [ 00000]
mrv_2                (insertvalue  ) [ 00000]
mrv_3                (insertvalue  ) [ 00000]
mrv_4                (insertvalue  ) [ 00000]
ret_ln270            (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_table1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_table2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_4_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_3_V_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_2_V_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="data_1_V_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_0_V_read_1_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="exp_table1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="18" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="18" slack="0"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="8" bw="10" slack="0"/>
<pin id="121" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="122" dir="0" index="10" bw="0" slack="0"/>
<pin id="132" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="133" dir="0" index="13" bw="18" slack="2147483647"/>
<pin id="134" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="145" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="146" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="18" slack="0"/>
<pin id="111" dir="1" index="7" bw="18" slack="0"/>
<pin id="123" dir="1" index="11" bw="18" slack="0"/>
<pin id="135" dir="1" index="15" bw="18" slack="0"/>
<pin id="147" dir="1" index="19" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 exp_res_2_V/2 exp_res_3_V/2 exp_res_4_V/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="exp_table1_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="18" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="exp_table1_addr_2_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="18" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exp_table1_addr_3_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="18" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="10" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="exp_table1_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="18" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="invert_table2_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="18" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln1496_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="select_ln65_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln1496_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln65_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln1496_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln65_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="0" index="2" bw="16" slack="0"/>
<pin id="200" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln1496_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_max_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln703_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln703_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln1193_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="17" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="17" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln786_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln786_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="xor_ln340_5_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln340_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln340_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sext_ln703_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sub_ln1193_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="17" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="17" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln786_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln786_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln340_6_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln340_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln340_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln703_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="16" slack="0"/>
<pin id="336" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln1193_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="17" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_10_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="17" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln786_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="and_ln786_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln340_7_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="xor_ln340_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln340_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln703_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="0"/>
<pin id="392" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln1193_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="0" index="1" bw="16" slack="0"/>
<pin id="397" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="17" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_12_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln786_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln786_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xor_ln340_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="xor_ln340_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_ln340_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln703_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sub_ln1193_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_13_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="17" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_14_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="17" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="xor_ln786_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="and_ln786_4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="xor_ln340_9_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="xor_ln340_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln340_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="17" slack="0"/>
<pin id="505" dir="0" index="2" bw="4" slack="0"/>
<pin id="506" dir="0" index="3" bw="5" slack="0"/>
<pin id="507" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln340_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="10" slack="0"/>
<pin id="515" dir="0" index="2" bw="10" slack="0"/>
<pin id="516" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln388_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="10" slack="0"/>
<pin id="523" dir="0" index="2" bw="10" slack="0"/>
<pin id="524" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="y_V_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="0"/>
<pin id="530" dir="0" index="1" bw="10" slack="0"/>
<pin id="531" dir="0" index="2" bw="10" slack="0"/>
<pin id="532" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="0"/>
<pin id="538" dir="0" index="1" bw="17" slack="0"/>
<pin id="539" dir="0" index="2" bw="4" slack="0"/>
<pin id="540" dir="0" index="3" bw="5" slack="0"/>
<pin id="541" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="select_ln340_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="10" slack="0"/>
<pin id="549" dir="0" index="2" bw="10" slack="0"/>
<pin id="550" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="select_ln388_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="10" slack="0"/>
<pin id="557" dir="0" index="2" bw="10" slack="0"/>
<pin id="558" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="y_V_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="10" slack="0"/>
<pin id="565" dir="0" index="2" bw="10" slack="0"/>
<pin id="566" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="10" slack="0"/>
<pin id="572" dir="0" index="1" bw="17" slack="0"/>
<pin id="573" dir="0" index="2" bw="4" slack="0"/>
<pin id="574" dir="0" index="3" bw="5" slack="0"/>
<pin id="575" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln340_4_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="10" slack="0"/>
<pin id="583" dir="0" index="2" bw="10" slack="0"/>
<pin id="584" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="select_ln388_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="10" slack="0"/>
<pin id="591" dir="0" index="2" bw="10" slack="0"/>
<pin id="592" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="y_V_2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="10" slack="0"/>
<pin id="599" dir="0" index="2" bw="10" slack="0"/>
<pin id="600" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_7_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="17" slack="0"/>
<pin id="607" dir="0" index="2" bw="4" slack="0"/>
<pin id="608" dir="0" index="3" bw="5" slack="0"/>
<pin id="609" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln340_6_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="0"/>
<pin id="617" dir="0" index="2" bw="10" slack="0"/>
<pin id="618" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/1 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln388_3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="10" slack="0"/>
<pin id="625" dir="0" index="2" bw="10" slack="0"/>
<pin id="626" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="y_V_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="10" slack="0"/>
<pin id="633" dir="0" index="2" bw="10" slack="0"/>
<pin id="634" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_9_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="17" slack="0"/>
<pin id="641" dir="0" index="2" bw="4" slack="0"/>
<pin id="642" dir="0" index="3" bw="5" slack="0"/>
<pin id="643" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln340_8_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="0" index="2" bw="10" slack="0"/>
<pin id="652" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln388_4_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="0" index="2" bw="10" slack="0"/>
<pin id="660" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="y_V_4_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="10" slack="0"/>
<pin id="667" dir="0" index="2" bw="10" slack="0"/>
<pin id="668" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln255_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="10" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln255_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="1"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln255_2_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="1"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/2 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln255_3_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln255_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="10" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln703_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="0"/>
<pin id="694" dir="0" index="1" bw="18" slack="0"/>
<pin id="695" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln703_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="18" slack="0"/>
<pin id="700" dir="0" index="1" bw="18" slack="0"/>
<pin id="701" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln703_2_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="18" slack="0"/>
<pin id="706" dir="0" index="1" bw="18" slack="0"/>
<pin id="707" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/3 "/>
</bind>
</comp>

<comp id="710" class="1004" name="exp_sum_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="18" slack="0"/>
<pin id="712" dir="0" index="1" bw="18" slack="0"/>
<pin id="713" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_sum_V/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="y_V_5_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="0"/>
<pin id="718" dir="0" index="1" bw="18" slack="0"/>
<pin id="719" dir="0" index="2" bw="5" slack="0"/>
<pin id="720" dir="0" index="3" bw="6" slack="0"/>
<pin id="721" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V_5/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln265_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="sext_ln1116_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="18" slack="0"/>
<pin id="733" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="sext_ln1118_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="18" slack="1"/>
<pin id="737" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/4 "/>
</bind>
</comp>

<comp id="738" class="1004" name="res_0_V_write_assign_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="0"/>
<pin id="740" dir="0" index="1" bw="30" slack="0"/>
<pin id="741" dir="0" index="2" bw="5" slack="0"/>
<pin id="742" dir="0" index="3" bw="6" slack="0"/>
<pin id="743" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="sext_ln1118_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="18" slack="1"/>
<pin id="749" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="750" class="1004" name="res_1_V_write_assign_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="0"/>
<pin id="752" dir="0" index="1" bw="30" slack="0"/>
<pin id="753" dir="0" index="2" bw="5" slack="0"/>
<pin id="754" dir="0" index="3" bw="6" slack="0"/>
<pin id="755" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sext_ln1118_2_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="18" slack="1"/>
<pin id="761" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/4 "/>
</bind>
</comp>

<comp id="762" class="1004" name="res_2_V_write_assign_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="0" index="1" bw="30" slack="0"/>
<pin id="765" dir="0" index="2" bw="5" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="sext_ln1118_3_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="18" slack="1"/>
<pin id="773" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="res_3_V_write_assign_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="0" index="1" bw="30" slack="0"/>
<pin id="777" dir="0" index="2" bw="5" slack="0"/>
<pin id="778" dir="0" index="3" bw="6" slack="0"/>
<pin id="779" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln1118_4_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="18" slack="1"/>
<pin id="785" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/4 "/>
</bind>
</comp>

<comp id="786" class="1004" name="res_4_V_write_assign_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="30" slack="0"/>
<pin id="789" dir="0" index="2" bw="5" slack="0"/>
<pin id="790" dir="0" index="3" bw="6" slack="0"/>
<pin id="791" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="mrv_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="80" slack="0"/>
<pin id="797" dir="0" index="1" bw="16" slack="0"/>
<pin id="798" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="mrv_1_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="80" slack="0"/>
<pin id="803" dir="0" index="1" bw="16" slack="0"/>
<pin id="804" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="mrv_2_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="80" slack="0"/>
<pin id="809" dir="0" index="1" bw="16" slack="0"/>
<pin id="810" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="813" class="1004" name="mrv_3_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="80" slack="0"/>
<pin id="815" dir="0" index="1" bw="16" slack="0"/>
<pin id="816" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="819" class="1004" name="mrv_4_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="80" slack="0"/>
<pin id="821" dir="0" index="1" bw="16" slack="0"/>
<pin id="822" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="825" class="1007" name="mul_ln1118_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="18" slack="0"/>
<pin id="827" dir="0" index="1" bw="18" slack="0"/>
<pin id="828" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/4 "/>
</bind>
</comp>

<comp id="832" class="1007" name="mul_ln1118_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="18" slack="0"/>
<pin id="834" dir="0" index="1" bw="18" slack="0"/>
<pin id="835" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/4 "/>
</bind>
</comp>

<comp id="839" class="1007" name="mul_ln1118_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="18" slack="0"/>
<pin id="841" dir="0" index="1" bw="18" slack="0"/>
<pin id="842" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/4 "/>
</bind>
</comp>

<comp id="846" class="1007" name="mul_ln1118_3_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="18" slack="0"/>
<pin id="848" dir="0" index="1" bw="18" slack="0"/>
<pin id="849" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/4 "/>
</bind>
</comp>

<comp id="853" class="1007" name="mul_ln1118_4_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="18" slack="0"/>
<pin id="855" dir="0" index="1" bw="18" slack="0"/>
<pin id="856" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/4 "/>
</bind>
</comp>

<comp id="860" class="1005" name="y_V_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="865" class="1005" name="y_V_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="10" slack="1"/>
<pin id="867" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="y_V_2_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="1"/>
<pin id="872" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_2 "/>
</bind>
</comp>

<comp id="875" class="1005" name="y_V_3_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="10" slack="1"/>
<pin id="877" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_3 "/>
</bind>
</comp>

<comp id="880" class="1005" name="y_V_4_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="10" slack="1"/>
<pin id="882" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="885" class="1005" name="exp_table1_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="10" slack="1"/>
<pin id="887" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="exp_table1_addr_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="1"/>
<pin id="892" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="895" class="1005" name="exp_table1_addr_2_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="10" slack="1"/>
<pin id="897" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="900" class="1005" name="exp_table1_addr_3_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="1"/>
<pin id="902" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="905" class="1005" name="exp_table1_addr_4_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="1"/>
<pin id="907" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="910" class="1005" name="exp_res_0_V_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="18" slack="1"/>
<pin id="912" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="915" class="1005" name="exp_res_1_V_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="18" slack="1"/>
<pin id="917" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="920" class="1005" name="exp_res_2_V_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="18" slack="1"/>
<pin id="922" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="925" class="1005" name="exp_res_3_V_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="18" slack="1"/>
<pin id="927" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="930" class="1005" name="exp_res_4_V_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="18" slack="1"/>
<pin id="932" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="935" class="1005" name="invert_table2_addr_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="10" slack="1"/>
<pin id="937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="95" pin=2"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="113" pin="3"/><net_sink comp="95" pin=5"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="3"/><net_sink comp="95" pin=8"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="95" pin=10"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="82" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="76" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="76" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="82" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="70" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="64" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="64" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="70" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="168" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="182" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="182" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="168" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="58" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="58" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="196" pin="3"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="82" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="210" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="218" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="16" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="226" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="232" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="232" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="240" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="232" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="240" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="76" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="222" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="282" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="16" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="282" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="20" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="288" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="288" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="296" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="288" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="296" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="70" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="222" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="16" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="16" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="338" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="20" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="344" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="344" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="352" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="344" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="352" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="393"><net_src comp="64" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="222" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="18" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="16" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="394" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="20" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="400" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="400" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="408" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="400" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="408" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="58" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="222" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="16" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="450" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="18" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="16" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="450" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="20" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="22" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="456" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="456" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="464" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="456" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="22" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="464" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="24" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="226" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="26" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="20" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="517"><net_src comp="260" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="28" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="502" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="525"><net_src comp="254" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="30" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="527"><net_src comp="502" pin="4"/><net_sink comp="520" pin=2"/></net>

<net id="533"><net_src comp="272" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="512" pin="3"/><net_sink comp="528" pin=1"/></net>

<net id="535"><net_src comp="520" pin="3"/><net_sink comp="528" pin=2"/></net>

<net id="542"><net_src comp="24" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="282" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="26" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="20" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="316" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="28" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="536" pin="4"/><net_sink comp="546" pin=2"/></net>

<net id="559"><net_src comp="310" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="30" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="561"><net_src comp="536" pin="4"/><net_sink comp="554" pin=2"/></net>

<net id="567"><net_src comp="328" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="546" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="569"><net_src comp="554" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="576"><net_src comp="24" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="338" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="26" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="20" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="585"><net_src comp="372" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="28" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="570" pin="4"/><net_sink comp="580" pin=2"/></net>

<net id="593"><net_src comp="366" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="30" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="570" pin="4"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="384" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="580" pin="3"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="588" pin="3"/><net_sink comp="596" pin=2"/></net>

<net id="610"><net_src comp="24" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="394" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="26" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="613"><net_src comp="20" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="619"><net_src comp="428" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="28" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="621"><net_src comp="604" pin="4"/><net_sink comp="614" pin=2"/></net>

<net id="627"><net_src comp="422" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="30" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="604" pin="4"/><net_sink comp="622" pin=2"/></net>

<net id="635"><net_src comp="440" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="614" pin="3"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="622" pin="3"/><net_sink comp="630" pin=2"/></net>

<net id="644"><net_src comp="24" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="450" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="646"><net_src comp="26" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="647"><net_src comp="20" pin="0"/><net_sink comp="638" pin=3"/></net>

<net id="653"><net_src comp="484" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="28" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="638" pin="4"/><net_sink comp="648" pin=2"/></net>

<net id="661"><net_src comp="478" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="30" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="638" pin="4"/><net_sink comp="656" pin=2"/></net>

<net id="669"><net_src comp="496" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="648" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="656" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="672" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="683"><net_src comp="680" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="696"><net_src comp="95" pin="7"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="95" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="95" pin="19"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="95" pin="11"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="95" pin="15"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="692" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="34" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="36" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="38" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="734"><net_src comp="156" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="744"><net_src comp="50" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="52" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="746"><net_src comp="54" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="756"><net_src comp="50" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="52" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="758"><net_src comp="54" pin="0"/><net_sink comp="750" pin=3"/></net>

<net id="768"><net_src comp="50" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="52" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="770"><net_src comp="54" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="780"><net_src comp="50" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="52" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="54" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="792"><net_src comp="50" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="52" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="54" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="799"><net_src comp="56" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="738" pin="4"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="750" pin="4"/><net_sink comp="801" pin=1"/></net>

<net id="811"><net_src comp="801" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="762" pin="4"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="774" pin="4"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="786" pin="4"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="735" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="731" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="831"><net_src comp="825" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="836"><net_src comp="747" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="731" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="832" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="843"><net_src comp="759" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="731" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="845"><net_src comp="839" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="850"><net_src comp="771" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="731" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="846" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="857"><net_src comp="783" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="731" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="859"><net_src comp="853" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="863"><net_src comp="528" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="868"><net_src comp="562" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="873"><net_src comp="596" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="878"><net_src comp="630" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="883"><net_src comp="664" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="888"><net_src comp="88" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="893"><net_src comp="101" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="898"><net_src comp="113" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="95" pin=5"/></net>

<net id="903"><net_src comp="125" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="95" pin=8"/></net>

<net id="908"><net_src comp="137" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="95" pin=10"/></net>

<net id="913"><net_src comp="95" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="918"><net_src comp="95" pin="7"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="923"><net_src comp="95" pin="11"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="928"><net_src comp="95" pin="15"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="933"><net_src comp="95" pin="19"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="938"><net_src comp="149" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : exp_table1 | {2 3 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config13> : invert_table2 | {3 4 }
  - Chain level:
	State 1
		select_ln65 : 1
		select_ln65_1 : 1
		icmp_ln1496_2 : 2
		select_ln65_2 : 3
		icmp_ln1496_3 : 4
		x_max_V : 5
		sext_ln703_1 : 6
		sub_ln1193 : 7
		tmp : 8
		tmp_2 : 8
		xor_ln786 : 9
		and_ln786 : 9
		xor_ln340_5 : 9
		xor_ln340 : 9
		or_ln340 : 9
		sub_ln1193_1 : 7
		tmp_4 : 8
		tmp_6 : 8
		xor_ln786_1 : 9
		and_ln786_1 : 9
		xor_ln340_6 : 9
		xor_ln340_1 : 9
		or_ln340_1 : 9
		sub_ln1193_2 : 7
		tmp_8 : 8
		tmp_10 : 8
		xor_ln786_2 : 9
		and_ln786_2 : 9
		xor_ln340_7 : 9
		xor_ln340_2 : 9
		or_ln340_2 : 9
		sub_ln1193_3 : 7
		tmp_11 : 8
		tmp_12 : 8
		xor_ln786_3 : 9
		and_ln786_3 : 9
		xor_ln340_8 : 9
		xor_ln340_3 : 9
		or_ln340_3 : 9
		sub_ln1193_4 : 7
		tmp_13 : 8
		tmp_14 : 8
		xor_ln786_4 : 9
		and_ln786_4 : 9
		xor_ln340_9 : 9
		xor_ln340_4 : 9
		or_ln340_4 : 9
		tmp_1 : 8
		select_ln340 : 9
		select_ln388 : 9
		y_V : 10
		tmp_3 : 8
		select_ln340_2 : 9
		select_ln388_1 : 9
		y_V_1 : 10
		tmp_5 : 8
		select_ln340_4 : 9
		select_ln388_2 : 9
		y_V_2 : 10
		tmp_7 : 8
		select_ln340_6 : 9
		select_ln388_3 : 9
		y_V_3 : 10
		tmp_9 : 8
		select_ln340_8 : 9
		select_ln388_4 : 9
		y_V_4 : 10
	State 2
		exp_table1_addr : 1
		exp_res_0_V : 2
		exp_table1_addr_1 : 1
		exp_res_1_V : 2
		exp_table1_addr_2 : 1
		exp_res_2_V : 2
		exp_table1_addr_3 : 1
		exp_res_3_V : 2
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
	State 3
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 2
		exp_sum_V : 3
		y_V_5 : 4
		zext_ln265 : 5
		invert_table2_addr : 6
		inv_exp_sum_V : 7
	State 4
		sext_ln1116 : 1
		mul_ln1118 : 2
		res_0_V_write_assign : 3
		mul_ln1118_1 : 2
		res_1_V_write_assign : 3
		mul_ln1118_2 : 2
		res_2_V_write_assign : 3
		mul_ln1118_3 : 2
		res_3_V_write_assign : 3
		mul_ln1118_4 : 2
		res_4_V_write_assign : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln270 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln65_fu_168     |    0    |    0    |    16   |
|          |     select_ln65_1_fu_182    |    0    |    0    |    16   |
|          |     select_ln65_2_fu_196    |    0    |    0    |    16   |
|          |        x_max_V_fu_210       |    0    |    0    |    16   |
|          |     select_ln340_fu_512     |    0    |    0    |    10   |
|          |     select_ln388_fu_520     |    0    |    0    |    10   |
|          |          y_V_fu_528         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_546    |    0    |    0    |    10   |
|          |    select_ln388_1_fu_554    |    0    |    0    |    10   |
|  select  |         y_V_1_fu_562        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_580    |    0    |    0    |    10   |
|          |    select_ln388_2_fu_588    |    0    |    0    |    10   |
|          |         y_V_2_fu_596        |    0    |    0    |    10   |
|          |    select_ln340_6_fu_614    |    0    |    0    |    10   |
|          |    select_ln388_3_fu_622    |    0    |    0    |    10   |
|          |         y_V_3_fu_630        |    0    |    0    |    10   |
|          |    select_ln340_8_fu_648    |    0    |    0    |    10   |
|          |    select_ln388_4_fu_656    |    0    |    0    |    10   |
|          |         y_V_4_fu_664        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_226      |    0    |    0    |    16   |
|          |     sub_ln1193_1_fu_282     |    0    |    0    |    16   |
|    sub   |     sub_ln1193_2_fu_338     |    0    |    0    |    16   |
|          |     sub_ln1193_3_fu_394     |    0    |    0    |    16   |
|          |     sub_ln1193_4_fu_450     |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln703_fu_692      |    0    |    0    |    18   |
|    add   |      add_ln703_1_fu_698     |    0    |    0    |    18   |
|          |      add_ln703_2_fu_704     |    0    |    0    |    18   |
|          |       exp_sum_V_fu_710      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln1496_fu_162     |    0    |    0    |    13   |
|   icmp   |     icmp_ln1496_1_fu_176    |    0    |    0    |    13   |
|          |     icmp_ln1496_2_fu_190    |    0    |    0    |    13   |
|          |     icmp_ln1496_3_fu_204    |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_248      |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_260     |    0    |    0    |    2    |
|          |       xor_ln340_fu_266      |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_304     |    0    |    0    |    2    |
|          |      xor_ln340_6_fu_316     |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_322     |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_360     |    0    |    0    |    2    |
|    xor   |      xor_ln340_7_fu_372     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_378     |    0    |    0    |    2    |
|          |      xor_ln786_3_fu_416     |    0    |    0    |    2    |
|          |      xor_ln340_8_fu_428     |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_434     |    0    |    0    |    2    |
|          |      xor_ln786_4_fu_472     |    0    |    0    |    2    |
|          |      xor_ln340_9_fu_484     |    0    |    0    |    2    |
|          |      xor_ln340_4_fu_490     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln786_fu_254      |    0    |    0    |    2    |
|          |      and_ln786_1_fu_310     |    0    |    0    |    2    |
|    and   |      and_ln786_2_fu_366     |    0    |    0    |    2    |
|          |      and_ln786_3_fu_422     |    0    |    0    |    2    |
|          |      and_ln786_4_fu_478     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln340_fu_272       |    0    |    0    |    2    |
|          |      or_ln340_1_fu_328      |    0    |    0    |    2    |
|    or    |      or_ln340_2_fu_384      |    0    |    0    |    2    |
|          |      or_ln340_3_fu_440      |    0    |    0    |    2    |
|          |      or_ln340_4_fu_496      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_825      |    1    |    0    |    0    |
|          |     mul_ln1118_1_fu_832     |    1    |    0    |    0    |
|    mul   |     mul_ln1118_2_fu_839     |    1    |    0    |    0    |
|          |     mul_ln1118_3_fu_846     |    1    |    0    |    0    |
|          |     mul_ln1118_4_fu_853     |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_58 |    0    |    0    |    0    |
|          |  data_3_V_read_1_read_fu_64 |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_70 |    0    |    0    |    0    |
|          |  data_1_V_read_1_read_fu_76 |    0    |    0    |    0    |
|          |  data_0_V_read_1_read_fu_82 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_218      |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_222     |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_278     |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_334     |    0    |    0    |    0    |
|          |     sext_ln703_4_fu_390     |    0    |    0    |    0    |
|   sext   |     sext_ln703_5_fu_446     |    0    |    0    |    0    |
|          |      sext_ln1116_fu_731     |    0    |    0    |    0    |
|          |      sext_ln1118_fu_735     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_747    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_759    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_771    |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_783    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_232         |    0    |    0    |    0    |
|          |         tmp_2_fu_240        |    0    |    0    |    0    |
|          |         tmp_4_fu_288        |    0    |    0    |    0    |
|          |         tmp_6_fu_296        |    0    |    0    |    0    |
| bitselect|         tmp_8_fu_344        |    0    |    0    |    0    |
|          |        tmp_10_fu_352        |    0    |    0    |    0    |
|          |        tmp_11_fu_400        |    0    |    0    |    0    |
|          |        tmp_12_fu_408        |    0    |    0    |    0    |
|          |        tmp_13_fu_456        |    0    |    0    |    0    |
|          |        tmp_14_fu_464        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_502        |    0    |    0    |    0    |
|          |         tmp_3_fu_536        |    0    |    0    |    0    |
|          |         tmp_5_fu_570        |    0    |    0    |    0    |
|          |         tmp_7_fu_604        |    0    |    0    |    0    |
|          |         tmp_9_fu_638        |    0    |    0    |    0    |
|partselect|         y_V_5_fu_716        |    0    |    0    |    0    |
|          | res_0_V_write_assign_fu_738 |    0    |    0    |    0    |
|          | res_1_V_write_assign_fu_750 |    0    |    0    |    0    |
|          | res_2_V_write_assign_fu_762 |    0    |    0    |    0    |
|          | res_3_V_write_assign_fu_774 |    0    |    0    |    0    |
|          | res_4_V_write_assign_fu_786 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_672      |    0    |    0    |    0    |
|          |     zext_ln255_1_fu_676     |    0    |    0    |    0    |
|   zext   |     zext_ln255_2_fu_680     |    0    |    0    |    0    |
|          |     zext_ln255_3_fu_684     |    0    |    0    |    0    |
|          |     zext_ln255_4_fu_688     |    0    |    0    |    0    |
|          |      zext_ln265_fu_726      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_795         |    0    |    0    |    0    |
|          |         mrv_1_fu_801        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_807        |    0    |    0    |    0    |
|          |         mrv_3_fu_813        |    0    |    0    |    0    |
|          |         mrv_4_fu_819        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   468   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    exp_res_0_V_reg_910   |   18   |
|    exp_res_1_V_reg_915   |   18   |
|    exp_res_2_V_reg_920   |   18   |
|    exp_res_3_V_reg_925   |   18   |
|    exp_res_4_V_reg_930   |   18   |
| exp_table1_addr_1_reg_890|   10   |
| exp_table1_addr_2_reg_895|   10   |
| exp_table1_addr_3_reg_900|   10   |
| exp_table1_addr_4_reg_905|   10   |
|  exp_table1_addr_reg_885 |   10   |
|invert_table2_addr_reg_935|   10   |
|       y_V_1_reg_865      |   10   |
|       y_V_2_reg_870      |   10   |
|       y_V_3_reg_875      |   10   |
|       y_V_4_reg_880      |   10   |
|        y_V_reg_860       |   10   |
+--------------------------+--------+
|           Total          |   200  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_95 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_95 |  p5  |   2  |  18  |   36   ||    9    |
|  grp_access_fu_95 |  p8  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_95 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   468  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   200  |   522  |
+-----------+--------+--------+--------+--------+
