#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 08:10:17 2020
# Process ID: 17192
# Current directory: C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4012 C:\Users\andbe\Documents\GitHub\wp2-simulacion-captura-grupo-03\src\project_1.xpr
# Log file: C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/vivado.log
# Journal file: C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 727.160 ; gain = 120.758
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:22]
INFO: [VRFC 10-2458] undeclared symbol CAM_PCLK, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:131]
INFO: [VRFC 10-2458] undeclared symbol CAM_HREF, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:132]
INFO: [VRFC 10-2458] undeclared symbol CAM_VSYNC, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:133]
INFO: [VRFC 10-2458] undeclared symbol CAM_D0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:134]
INFO: [VRFC 10-2458] undeclared symbol CAM_D1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:135]
INFO: [VRFC 10-2458] undeclared symbol CAM_D2, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:136]
INFO: [VRFC 10-2458] undeclared symbol CAM_D3, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:137]
INFO: [VRFC 10-2458] undeclared symbol CAM_D4, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:138]
INFO: [VRFC 10-2458] undeclared symbol CAM_D5, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:139]
INFO: [VRFC 10-2458] undeclared symbol CAM_D6, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:140]
INFO: [VRFC 10-2458] undeclared symbol CAM_D7, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:141]
ERROR: [VRFC 10-4982] syntax error near '/' [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:170]
ERROR: [VRFC 10-2939] 'VGA_Driver160x120' is an unknown type [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:170]
ERROR: [VRFC 10-2865] module 'test_cam' ignored due to previous errors [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:22]
INFO: [VRFC 10-2458] undeclared symbol CAM_PCLK, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:131]
INFO: [VRFC 10-2458] undeclared symbol CAM_HREF, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:132]
INFO: [VRFC 10-2458] undeclared symbol CAM_VSYNC, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:133]
INFO: [VRFC 10-2458] undeclared symbol CAM_D0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:134]
INFO: [VRFC 10-2458] undeclared symbol CAM_D1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:135]
INFO: [VRFC 10-2458] undeclared symbol CAM_D2, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:136]
INFO: [VRFC 10-2458] undeclared symbol CAM_D3, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:137]
INFO: [VRFC 10-2458] undeclared symbol CAM_D4, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:138]
INFO: [VRFC 10-2458] undeclared symbol CAM_D5, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:139]
INFO: [VRFC 10-2458] undeclared symbol CAM_D6, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:140]
INFO: [VRFC 10-2458] undeclared symbol CAM_D7, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1ef1be09391949da96a2adab2481a55a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1ef1be09391949da96a2adab2481a55a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <captura_de_datos_downsampler> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:170]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 805.922 ; gain = 16.805
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:22]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'VGA_R' is not allowed [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:70]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'VGA_G' is not allowed [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:71]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'VGA_B' is not allowed [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:72]
INFO: [VRFC 10-2458] undeclared symbol CAM_PCLK, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:130]
INFO: [VRFC 10-2458] undeclared symbol CAM_HREF, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:131]
INFO: [VRFC 10-2458] undeclared symbol CAM_VSYNC, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:132]
INFO: [VRFC 10-2458] undeclared symbol CAM_D0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:133]
INFO: [VRFC 10-2458] undeclared symbol CAM_D1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:134]
INFO: [VRFC 10-2458] undeclared symbol CAM_D2, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:135]
INFO: [VRFC 10-2458] undeclared symbol CAM_D3, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:136]
INFO: [VRFC 10-2458] undeclared symbol CAM_D4, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:137]
INFO: [VRFC 10-2458] undeclared symbol CAM_D5, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:138]
INFO: [VRFC 10-2458] undeclared symbol CAM_D6, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:139]
INFO: [VRFC 10-2458] undeclared symbol CAM_D7, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:140]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'VGA_R' is not permitted [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:101]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'VGA_G' is not permitted [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:102]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'VGA_B' is not permitted [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:103]
ERROR: [VRFC 10-2865] module 'test_cam' ignored due to previous errors [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:22]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 805.922 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_cam_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_cam_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/buffer_ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buffer_ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk24_25_nexys4
INFO: [VRFC 10-2458] undeclared symbol clkin1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:83]
INFO: [VRFC 10-2458] undeclared symbol clkout0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:133]
INFO: [VRFC 10-2458] undeclared symbol clkout1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/PLL/clk24_25_nexys4.v:135]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam
WARNING: [VRFC 10-2500] empty parameter declaration is only allowed in SystemVerilog mode [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:22]
INFO: [VRFC 10-2458] undeclared symbol CAM_PCLK, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:129]
INFO: [VRFC 10-2458] undeclared symbol CAM_HREF, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:130]
INFO: [VRFC 10-2458] undeclared symbol CAM_VSYNC, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:131]
INFO: [VRFC 10-2458] undeclared symbol CAM_D0, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:132]
INFO: [VRFC 10-2458] undeclared symbol CAM_D1, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:133]
INFO: [VRFC 10-2458] undeclared symbol CAM_D2, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:134]
INFO: [VRFC 10-2458] undeclared symbol CAM_D3, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:135]
INFO: [VRFC 10-2458] undeclared symbol CAM_D4, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:136]
INFO: [VRFC 10-2458] undeclared symbol CAM_D5, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:137]
INFO: [VRFC 10-2458] undeclared symbol CAM_D6, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:138]
INFO: [VRFC 10-2458] undeclared symbol CAM_D7, assumed default net type wire [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cam_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim'
"xelab -wto 1ef1be09391949da96a2adab2481a55a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1ef1be09391949da96a2adab2481a55a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ComMsgMgrException: > not found while processing module instance <%s>: Invalid c_string in format.

ERROR: [VRFC 10-2063] Module <captura_de_datos_downsampler> not found while processing module instance <'Undefined'>
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:168]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/andbe/Documents/GitHub/wp2-simulacion-captura-grupo-03/src/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 805.922 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 08:36:01 2020...
