Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb 25 20:27:47 2026
| Host         : PTO0709 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab3_timing_summary_routed.rpt -pb lab3_timing_summary_routed.pb -rpx lab3_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.754        0.000                      0                  229        0.180        0.000                      0                  229        3.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sysClk     {0.000 5.000}        10.000          100.000         
  clk      {0.000 50.000}       100.000         10.000          
  clkLoop  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk                                                                                                                                                          3.000        0.000                       0                     1  
  clk              92.754        0.000                      0                  206        0.180        0.000                      0                  206       49.500        0.000                       0                   115  
  clkLoop                                                                                                                                                       8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     96.199        0.000                      0                   23        1.024        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)        clkLoop                     
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { osc }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       92.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.754ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        7.161ns  (logic 3.486ns (48.680%)  route 3.675ns (51.320%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 105.837 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.464    13.225    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.349 r  displayInterface/count[1]_i_1/O
                         net (fo=1, routed)           0.000    13.349    displayInterface/count[1]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.518   105.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
                         clock pessimism              0.351   106.188    
                         clock uncertainty           -0.116   106.072    
    SLICE_X62Y8          FDRE (Setup_fdre_C_D)        0.031   106.103    displayInterface/count_reg[1]
  -------------------------------------------------------------------
                         required time                        106.103    
                         arrival time                         -13.349    
  -------------------------------------------------------------------
                         slack                                 92.754    

Slack (MET) :             92.966ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 3.486ns (50.184%)  route 3.460ns (49.816%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 105.837 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.249    13.011    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    13.135 r  displayInterface/count[2]_i_1/O
                         net (fo=1, routed)           0.000    13.135    displayInterface/count[2]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.518   105.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[2]/C
                         clock pessimism              0.351   106.188    
                         clock uncertainty           -0.116   106.072    
    SLICE_X62Y8          FDRE (Setup_fdre_C_D)        0.029   106.101    displayInterface/count_reg[2]
  -------------------------------------------------------------------
                         required time                        106.101    
                         arrival time                         -13.135    
  -------------------------------------------------------------------
                         slack                                 92.966    

Slack (MET) :             92.986ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.972ns  (logic 3.512ns (50.370%)  route 3.460ns (49.630%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 105.837 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.249    13.011    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.150    13.161 r  displayInterface/count[3]_i_1/O
                         net (fo=1, routed)           0.000    13.161    displayInterface/count[3]_i_1_n_0
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.518   105.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[3]/C
                         clock pessimism              0.351   106.188    
                         clock uncertainty           -0.116   106.072    
    SLICE_X62Y8          FDRE (Setup_fdre_C_D)        0.075   106.147    displayInterface/count_reg[3]
  -------------------------------------------------------------------
                         required time                        106.147    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                 92.986    

Slack (MET) :             93.036ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 3.486ns (50.868%)  route 3.367ns (49.132%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 105.836 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.156    12.917    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.124    13.041 r  displayInterface/count[8]_i_1/O
                         net (fo=1, routed)           0.000    13.041    displayInterface/count[8]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  displayInterface/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.517   105.836    displayInterface/CLK
    SLICE_X62Y10         FDRE                                         r  displayInterface/count_reg[8]/C
                         clock pessimism              0.326   106.162    
                         clock uncertainty           -0.116   106.046    
    SLICE_X62Y10         FDRE (Setup_fdre_C_D)        0.031   106.077    displayInterface/count_reg[8]
  -------------------------------------------------------------------
                         required time                        106.077    
                         arrival time                         -13.041    
  -------------------------------------------------------------------
                         slack                                 93.036    

Slack (MET) :             93.052ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 3.514ns (51.068%)  route 3.367ns (48.932%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 105.836 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.156    12.917    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y10         LUT3 (Prop_lut3_I1_O)        0.152    13.069 r  displayInterface/count[9]_i_1/O
                         net (fo=1, routed)           0.000    13.069    displayInterface/count[9]_i_1_n_0
    SLICE_X62Y10         FDRE                                         r  displayInterface/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.517   105.836    displayInterface/CLK
    SLICE_X62Y10         FDRE                                         r  displayInterface/count_reg[9]/C
                         clock pessimism              0.326   106.162    
                         clock uncertainty           -0.116   106.046    
    SLICE_X62Y10         FDRE (Setup_fdre_C_D)        0.075   106.121    displayInterface/count_reg[9]
  -------------------------------------------------------------------
                         required time                        106.121    
                         arrival time                         -13.069    
  -------------------------------------------------------------------
                         slack                                 93.052    

Slack (MET) :             93.089ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 3.486ns (51.285%)  route 3.311ns (48.715%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 105.836 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.100    12.862    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    12.986 r  displayInterface/count[4]_i_1/O
                         net (fo=1, routed)           0.000    12.986    displayInterface/count[4]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.517   105.836    displayInterface/CLK
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[4]/C
                         clock pessimism              0.326   106.162    
                         clock uncertainty           -0.116   106.046    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)        0.029   106.075    displayInterface/count_reg[4]
  -------------------------------------------------------------------
                         required time                        106.075    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                 93.089    

Slack (MET) :             93.103ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.786ns  (logic 3.486ns (51.370%)  route 3.300ns (48.630%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 105.836 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.089    12.850    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    12.974 r  displayInterface/count[6]_i_1/O
                         net (fo=1, routed)           0.000    12.974    displayInterface/count[6]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.517   105.836    displayInterface/CLK
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[6]/C
                         clock pessimism              0.326   106.162    
                         clock uncertainty           -0.116   106.046    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)        0.031   106.077    displayInterface/count_reg[6]
  -------------------------------------------------------------------
                         required time                        106.077    
                         arrival time                         -12.974    
  -------------------------------------------------------------------
                         slack                                 93.103    

Slack (MET) :             93.109ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 3.512ns (51.471%)  route 3.311ns (48.529%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 105.836 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.100    12.862    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150    13.012 r  displayInterface/count[5]_i_1/O
                         net (fo=1, routed)           0.000    13.012    displayInterface/count[5]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.517   105.836    displayInterface/CLK
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[5]/C
                         clock pessimism              0.326   106.162    
                         clock uncertainty           -0.116   106.046    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)        0.075   106.121    displayInterface/count_reg[5]
  -------------------------------------------------------------------
                         required time                        106.121    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                 93.109    

Slack (MET) :             93.121ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 3.512ns (51.555%)  route 3.300ns (48.445%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.836ns = ( 105.836 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.973 f  displayInterface/count0_carry__1/O[2]
                         net (fo=2, routed)           0.823    10.796    displayInterface/count0_carry__1_n_5
    SLICE_X63Y10         LUT1 (Prop_lut1_I0_O)        0.302    11.098 r  displayInterface/count0__31_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.098    displayInterface/count0__31_carry__1_i_3_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.648 r  displayInterface/count0__31_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.648    displayInterface/count0__31_carry__1_n_0
    SLICE_X63Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.762 r  displayInterface/count0__31_carry__2/CO[3]
                         net (fo=15, routed)          1.089    12.850    displayInterface/count0__31_carry__2_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.150    13.000 r  displayInterface/count[7]_i_1/O
                         net (fo=1, routed)           0.000    13.000    displayInterface/count[7]_i_1_n_0
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.517   105.836    displayInterface/CLK
    SLICE_X62Y9          FDRE                                         r  displayInterface/count_reg[7]/C
                         clock pessimism              0.326   106.162    
                         clock uncertainty           -0.116   106.046    
    SLICE_X62Y9          FDRE (Setup_fdre_C_D)        0.075   106.121    displayInterface/count_reg[7]
  -------------------------------------------------------------------
                         required time                        106.121    
                         arrival time                         -13.000    
  -------------------------------------------------------------------
                         slack                                 93.121    

Slack (MET) :             93.123ns  (required time - arrival time)
  Source:                 displayInterface/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            displayInterface/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 3.716ns (54.945%)  route 3.047ns (45.055%))
  Logic Levels:           9  (CARRY4=6 LUT1=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.835ns = ( 105.835 - 100.000 ) 
    Source Clock Delay      (SCD):    6.188ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/count_reg[1]/Q
                         net (fo=2, routed)           0.682     7.327    displayInterface/count_reg_n_0_[1]
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.964 r  displayInterface/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.964    displayInterface/count1_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.183 f  displayInterface/count1_carry__0/O[0]
                         net (fo=2, routed)           0.706     8.889    displayInterface/count1[5]
    SLICE_X61Y9          LUT1 (Prop_lut1_I0_O)        0.295     9.184 r  displayInterface/count0_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     9.184    displayInterface/count0_carry__0_i_3__1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  displayInterface/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    displayInterface/count0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.956 f  displayInterface/count0_carry__1/O[0]
                         net (fo=2, routed)           0.840    10.795    displayInterface/count0_carry__1_n_7
    SLICE_X63Y9          LUT1 (Prop_lut1_I0_O)        0.299    11.094 r  displayInterface/count0__31_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.094    displayInterface/count0__31_carry__0_i_1_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.495 r  displayInterface/count0__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.495    displayInterface/count0__31_carry__0_n_0
    SLICE_X63Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.829 r  displayInterface/count0__31_carry__1/O[1]
                         net (fo=1, routed)           0.819    12.648    displayInterface/count0__31_carry__1_n_6
    SLICE_X62Y11         LUT3 (Prop_lut3_I0_O)        0.303    12.951 r  displayInterface/count[10]_i_1/O
                         net (fo=1, routed)           0.000    12.951    displayInterface/count[10]_i_1_n_0
    SLICE_X62Y11         FDRE                                         r  displayInterface/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.516   105.835    displayInterface/CLK
    SLICE_X62Y11         FDRE                                         r  displayInterface/count_reg[10]/C
                         clock pessimism              0.326   106.161    
                         clock uncertainty           -0.116   106.045    
    SLICE_X62Y11         FDRE (Setup_fdre_C_D)        0.029   106.074    displayInterface/count_reg[10]
  -------------------------------------------------------------------
                         required time                        106.074    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 93.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 coinSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            coinSynchronizer/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.873%)  route 0.126ns (47.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.591     1.834    coinSynchronizer/CLK
    SLICE_X58Y12         FDRE                                         r  coinSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.141     1.975 r  coinSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.126     2.101    coinSynchronizer/aux_reg_n_0_[0]
    SLICE_X58Y10         FDRE                                         r  coinSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.862     2.384    coinSynchronizer/CLK
    SLICE_X58Y10         FDRE                                         r  coinSynchronizer/aux_reg[1]/C
                         clock pessimism             -0.533     1.851    
    SLICE_X58Y10         FDRE (Hold_fdre_C_D)         0.070     1.921    coinSynchronizer/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 goSynchronizer/aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            goSynchronizer/aux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.563     1.806    goSynchronizer/CLK
    SLICE_X51Y12         FDRE                                         r  goSynchronizer/aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     1.947 r  goSynchronizer/aux_reg[0]/Q
                         net (fo=1, routed)           0.158     2.105    goSynchronizer/aux_reg_n_0_[0]
    SLICE_X51Y12         FDRE                                         r  goSynchronizer/aux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.833     2.355    goSynchronizer/CLK
    SLICE_X51Y12         FDRE                                         r  goSynchronizer/aux_reg[1]/C
                         clock pessimism             -0.549     1.806    
    SLICE_X51Y12         FDRE (Hold_fdre_C_D)         0.061     1.867    goSynchronizer/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 coinDebouncer/timer.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            coinDebouncer/timer.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.810    coinDebouncer/CLK
    SLICE_X57Y9          FDRE                                         r  coinDebouncer/timer.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     1.951 r  coinDebouncer/timer.count_reg[9]/Q
                         net (fo=3, routed)           0.078     2.029    coinDebouncer/timer.count_reg_n_0_[9]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.153 r  coinDebouncer/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.153    coinDebouncer/count0[10]
    SLICE_X57Y9          FDRE                                         r  coinDebouncer/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.358    coinDebouncer/CLK
    SLICE_X57Y9          FDRE                                         r  coinDebouncer/timer.count_reg[10]/C
                         clock pessimism             -0.548     1.810    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.105     1.915    coinDebouncer/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 goDebouncer/timer.count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            goDebouncer/timer.count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.807    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  goDebouncer/timer.count_reg[9]/Q
                         net (fo=3, routed)           0.078     2.026    goDebouncer/timer.count_reg_n_0_[9]
    SLICE_X51Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.150 r  goDebouncer/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.150    goDebouncer/count0_carry__1_n_6
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[10]/C
                         clock pessimism             -0.550     1.807    
    SLICE_X51Y10         FDRE (Hold_fdre_C_D)         0.105     1.912    goDebouncer/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 goDebouncer/timer.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            goDebouncer/timer.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.565     1.808    goDebouncer/CLK
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     1.949 r  goDebouncer/timer.count_reg[5]/Q
                         net (fo=3, routed)           0.078     2.027    goDebouncer/timer.count_reg_n_0_[5]
    SLICE_X51Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.151 r  goDebouncer/count0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.151    goDebouncer/count0_carry__0_n_6
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.358    goDebouncer/CLK
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[6]/C
                         clock pessimism             -0.550     1.808    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.105     1.913    goDebouncer/timer.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 coinDebouncer/timer.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            coinDebouncer/timer.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.810    coinDebouncer/CLK
    SLICE_X57Y8          FDRE                                         r  coinDebouncer/timer.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     1.951 r  coinDebouncer/timer.count_reg[5]/Q
                         net (fo=3, routed)           0.079     2.030    coinDebouncer/timer.count_reg_n_0_[5]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.154 r  coinDebouncer/count0_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.154    coinDebouncer/count0[6]
    SLICE_X57Y8          FDRE                                         r  coinDebouncer/timer.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.358    coinDebouncer/CLK
    SLICE_X57Y8          FDRE                                         r  coinDebouncer/timer.count_reg[6]/C
                         clock pessimism             -0.548     1.810    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.105     1.915    coinDebouncer/timer.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 coinDebouncer/timer.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            coinDebouncer/timer.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.567     1.810    coinDebouncer/CLK
    SLICE_X57Y9          FDRE                                         r  coinDebouncer/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     1.951 r  coinDebouncer/timer.count_reg[11]/Q
                         net (fo=3, routed)           0.078     2.029    coinDebouncer/timer.count_reg_n_0_[11]
    SLICE_X57Y9          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.156 r  coinDebouncer/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.156    coinDebouncer/count0[12]
    SLICE_X57Y9          FDRE                                         r  coinDebouncer/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.358    coinDebouncer/CLK
    SLICE_X57Y9          FDRE                                         r  coinDebouncer/timer.count_reg[12]/C
                         clock pessimism             -0.548     1.810    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.105     1.915    coinDebouncer/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 goDebouncer/timer.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            goDebouncer/timer.count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.268ns (77.433%)  route 0.078ns (22.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.564     1.807    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y10         FDRE (Prop_fdre_C_Q)         0.141     1.948 r  goDebouncer/timer.count_reg[11]/Q
                         net (fo=3, routed)           0.078     2.026    goDebouncer/timer.count_reg_n_0_[11]
    SLICE_X51Y10         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.153 r  goDebouncer/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.153    goDebouncer/count0_carry__1_n_4
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[12]/C
                         clock pessimism             -0.550     1.807    
    SLICE_X51Y10         FDRE (Hold_fdre_C_D)         0.105     1.912    goDebouncer/timer.count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reelRegisters[2].reel_reg[2][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[2].reel_reg[2][3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.978 r  reelRegisters[2].reel_reg[2][0]/Q
                         net (fo=7, routed)           0.170     2.148    reelRegisters[2].reel_reg[2][0]
    SLICE_X59Y4          LUT4 (Prop_lut4_I2_O)        0.043     2.191 r  reelRegisters[2].reel[2][3]_i_2/O
                         net (fo=1, routed)           0.000     2.191    reelRegisters[2].reel[2][3]_i_2_n_0
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][3]/C
                         clock pessimism             -0.549     1.837    
    SLICE_X59Y4          FDCE (Hold_fdce_C_D)         0.107     1.944    reelRegisters[2].reel_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_onehot_fsm.state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_fsm.state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.277%)  route 0.170ns (47.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.595     1.838    clk_BUFG
    SLICE_X58Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.141     1.979 r  FSM_onehot_fsm.state_reg[4]/Q
                         net (fo=2, routed)           0.170     2.149    goEdgeDetector/Q[4]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.045     2.194 r  goEdgeDetector/FSM_onehot_fsm.state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.194    goEdgeDetector_n_4
    SLICE_X58Y3          FDPE                                         r  FSM_onehot_fsm.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X58Y3          FDPE                                         r  FSM_onehot_fsm.state_reg[0]/C
                         clock pessimism             -0.533     1.853    
    SLICE_X58Y3          FDPE (Hold_fdpe_C_D)         0.091     1.944    FSM_onehot_fsm.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clkGenerator/clockManager/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   clk_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         100.000     99.000     SLICE_X58Y3     FSM_onehot_fsm.state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X62Y2     FSM_onehot_fsm.state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X59Y1     FSM_onehot_fsm.state_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X59Y1     FSM_onehot_fsm.state_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X58Y1     FSM_onehot_fsm.state_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X59Y2     credit_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X59Y2     credit_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X58Y4     credit_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X58Y3     FSM_onehot_fsm.state_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X58Y3     FSM_onehot_fsm.state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X62Y2     FSM_onehot_fsm.state_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X62Y2     FSM_onehot_fsm.state_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X58Y1     FSM_onehot_fsm.state_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X58Y1     FSM_onehot_fsm.state_reg[4]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X58Y3     FSM_onehot_fsm.state_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         50.000      49.500     SLICE_X58Y3     FSM_onehot_fsm.state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X62Y2     FSM_onehot_fsm.state_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X62Y2     FSM_onehot_fsm.state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X59Y1     FSM_onehot_fsm.state_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X58Y1     FSM_onehot_fsm.state_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X58Y1     FSM_onehot_fsm.state_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkLoop
  To Clock:  clkLoop

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkLoop
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkGenerator/clockManager/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clkGenerator/clockManager/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       96.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.199ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_fsm.state_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.675ns (21.911%)  route 2.406ns (78.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns = ( 105.839 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.574     9.200    rstSync
    SLICE_X62Y2          FDCE                                         f  FSM_onehot_fsm.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.520   105.839    clk_BUFG
    SLICE_X62Y2          FDCE                                         r  FSM_onehot_fsm.state_reg[1]/C
                         clock pessimism              0.312   106.151    
                         clock uncertainty           -0.116   106.035    
    SLICE_X62Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.399    FSM_onehot_fsm.state_reg[1]
  -------------------------------------------------------------------
                         required time                        105.399    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                 96.199    

Slack (MET) :             96.338ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_fsm.state_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.675ns (22.954%)  route 2.266ns (77.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.434     9.060    rstSync
    SLICE_X58Y1          FDCE                                         f  FSM_onehot_fsm.state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X58Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[4]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X58Y1          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    FSM_onehot_fsm.state_reg[4]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 96.338    

Slack (MET) :             96.342ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_fsm.state_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.675ns (22.988%)  route 2.261ns (77.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.430     9.056    rstSync
    SLICE_X59Y1          FDCE                                         f  FSM_onehot_fsm.state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X59Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[2]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X59Y1          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    FSM_onehot_fsm.state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 96.342    

Slack (MET) :             96.342ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_fsm.state_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.675ns (22.988%)  route 2.261ns (77.012%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.430     9.056    rstSync
    SLICE_X59Y1          FDCE                                         f  FSM_onehot_fsm.state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X59Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[3]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X59Y1          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    FSM_onehot_fsm.state_reg[3]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 96.342    

Slack (MET) :             96.480ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            credit_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.675ns (24.121%)  route 2.123ns (75.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.292     8.918    rstSync
    SLICE_X59Y2          FDCE                                         f  credit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X59Y2          FDCE                                         r  credit_reg[0]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X59Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    credit_reg[0]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 96.480    

Slack (MET) :             96.480ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            credit_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.675ns (24.121%)  route 2.123ns (75.879%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.292     8.918    rstSync
    SLICE_X59Y2          FDCE                                         f  credit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X59Y2          FDCE                                         r  credit_reg[1]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X59Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    credit_reg[1]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                 96.480    

Slack (MET) :             96.491ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[0].reel_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.675ns (24.215%)  route 2.113ns (75.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.281     8.907    rstSync
    SLICE_X61Y2          FDCE                                         f  reelRegisters[0].reel_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][0]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X61Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    reelRegisters[0].reel_reg[0][0]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 96.491    

Slack (MET) :             96.491ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[0].reel_reg[0][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.675ns (24.215%)  route 2.113ns (75.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.281     8.907    rstSync
    SLICE_X61Y2          FDCE                                         f  reelRegisters[0].reel_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][1]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X61Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    reelRegisters[0].reel_reg[0][1]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 96.491    

Slack (MET) :             96.491ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[0].reel_reg[0][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.675ns (24.215%)  route 2.113ns (75.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.281     8.907    rstSync
    SLICE_X61Y2          FDCE                                         f  reelRegisters[0].reel_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][2]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X61Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    reelRegisters[0].reel_reg[0][2]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 96.491    

Slack (MET) :             96.491ns  (required time - arrival time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[0].reel_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        2.788ns  (logic 0.675ns (24.215%)  route 2.113ns (75.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns = ( 105.838 - 100.000 ) 
    Source Clock Delay      (SCD):    6.119ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.568     6.119    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.518     6.637 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.831     7.469    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.157     7.626 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.281     8.907    rstSync
    SLICE_X61Y2          FDCE                                         f  reelRegisters[0].reel_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    W5                                                0.000   100.000 r  osc (IN)
                         net (fo=0)                   0.000   100.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181   102.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083   102.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576   104.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   104.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519   105.838    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][3]/C
                         clock pessimism              0.312   106.150    
                         clock uncertainty           -0.116   106.034    
    SLICE_X61Y2          FDCE (Recov_fdce_C_CLR)     -0.636   105.398    reelRegisters[0].reel_reg[0][3]
  -------------------------------------------------------------------
                         required time                        105.398    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 96.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[2].reel_reg[2][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.210ns (22.777%)  route 0.712ns (77.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.453     2.731    rstSync
    SLICE_X59Y4          FDCE                                         f  reelRegisters[2].reel_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][0]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X59Y4          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    reelRegisters[2].reel_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[2].reel_reg[2][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.210ns (22.777%)  route 0.712ns (77.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.453     2.731    rstSync
    SLICE_X59Y4          FDCE                                         f  reelRegisters[2].reel_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][1]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X59Y4          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    reelRegisters[2].reel_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[2].reel_reg[2][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.210ns (22.777%)  route 0.712ns (77.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.453     2.731    rstSync
    SLICE_X59Y4          FDCE                                         f  reelRegisters[2].reel_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][2]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X59Y4          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    reelRegisters[2].reel_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[2].reel_reg[2][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.210ns (22.777%)  route 0.712ns (77.223%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.453     2.731    rstSync
    SLICE_X59Y4          FDCE                                         f  reelRegisters[2].reel_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][3]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X59Y4          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    reelRegisters[2].reel_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.731    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            credit_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.210ns (22.670%)  route 0.716ns (77.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.457     2.735    rstSync
    SLICE_X58Y4          FDCE                                         f  credit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X58Y4          FDCE                                         r  credit_reg[2]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X58Y4          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    credit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            credit_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.210ns (22.670%)  route 0.716ns (77.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.457     2.735    rstSync
    SLICE_X58Y4          FDCE                                         f  credit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X58Y4          FDCE                                         r  credit_reg[3]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X58Y4          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    credit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decCredit_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.210ns (21.190%)  route 0.781ns (78.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.522     2.800    rstSync
    SLICE_X58Y3          FDCE                                         f  decCredit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X58Y3          FDCE                                         r  decCredit_reg/C
                         clock pessimism             -0.513     1.873    
    SLICE_X58Y3          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    decCredit_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.093ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            incCredit_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.210ns (21.190%)  route 0.781ns (78.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.522     2.800    rstSync
    SLICE_X58Y3          FDCE                                         f  incCredit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X58Y3          FDCE                                         r  incCredit_reg/C
                         clock pessimism             -0.513     1.873    
    SLICE_X58Y3          FDCE (Remov_fdce_C_CLR)     -0.166     1.707    incCredit_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_fsm.state_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.210ns (21.190%)  route 0.781ns (78.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.386ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.522     2.800    rstSync
    SLICE_X58Y3          FDPE                                         f  FSM_onehot_fsm.state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.864     2.386    clk_BUFG
    SLICE_X58Y3          FDPE                                         r  FSM_onehot_fsm.state_reg[0]/C
                         clock pessimism             -0.513     1.873    
    SLICE_X58Y3          FDPE (Remov_fdpe_C_PRE)     -0.169     1.704    FSM_onehot_fsm.state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 resetSyncronizer/rstSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reelRegisters[1].reel_reg[1][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.210ns (20.319%)  route 0.824ns (79.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.566     1.809    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y11         FDRE (Prop_fdre_C_Q)         0.164     1.973 f  resetSyncronizer/rstSynchronizer/aux_reg[1]/Q
                         net (fo=3, routed)           0.259     2.232    resetSyncronizer/rstSynchronizer/Q[0]
    SLICE_X56Y10         LUT2 (Prop_lut2_I1_O)        0.046     2.278 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          0.564     2.843    rstSync
    SLICE_X60Y2          FDCE                                         f  reelRegisters[1].reel_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.865     2.387    clk_BUFG
    SLICE_X60Y2          FDCE                                         r  reelRegisters[1].reel_reg[1][0]/C
                         clock pessimism             -0.513     1.874    
    SLICE_X60Y2          FDCE (Remov_fdce_C_CLR)     -0.141     1.733    reelRegisters[1].reel_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  1.110    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reelRegisters[0].reel_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.109ns  (logic 4.598ns (50.478%)  route 4.511ns (49.522%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.638     6.189    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     6.608 r  reelRegisters[0].reel_reg[0][2]/Q
                         net (fo=6, routed)           1.258     7.867    displayInterface/segs_n_OBUF[5]_inst_i_1_1[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.296     8.163 f  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.837     8.999    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.152     9.151 r  displayInterface/segs_n_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.416    11.567    segs_n_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731    15.299 r  segs_n_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.299    segs_n[5]
    W6                                                                r  segs_n[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 4.608ns (51.715%)  route 4.302ns (48.285%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419     6.607 r  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           1.047     7.654    displayInterface/index[1]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.297     7.951 f  displayInterface/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.984     8.935    displayInterface/segs_n_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I0_O)        0.154     9.089 r  displayInterface/segs_n_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.272    11.361    segs_n_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    15.099 r  segs_n_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.099    segs_n[4]
    U8                                                                r  segs_n[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.351ns (49.307%)  route 4.473ns (50.693%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419     6.607 r  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           1.047     7.654    displayInterface/index[1]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.297     7.951 r  displayInterface/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.989     8.940    displayInterface/segs_n_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     9.064 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.437    11.501    segs_n_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.012 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.012    segs_n[6]
    W7                                                                r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[0].reel_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.744ns  (logic 4.606ns (52.684%)  route 4.137ns (47.316%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.638     6.189    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     6.608 f  reelRegisters[0].reel_reg[0][2]/Q
                         net (fo=6, routed)           1.258     7.867    displayInterface/segs_n_OBUF[5]_inst_i_1_1[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.296     8.163 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.839     9.001    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.152     9.153 r  displayInterface/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.040    11.193    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    14.933 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.933    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 4.376ns (50.467%)  route 4.295ns (49.533%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.419     6.607 r  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           1.047     7.654    displayInterface/index[1]
    SLICE_X59Y3          LUT6 (Prop_lut6_I3_O)        0.297     7.951 r  displayInterface/segs_n_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.984     8.935    displayInterface/segs_n_OBUF[6]_inst_i_3_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.059 r  displayInterface/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.264    11.323    segs_n_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.858 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.858    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[0].reel_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.343ns (50.817%)  route 4.204ns (49.183%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.638     6.189    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     6.608 f  reelRegisters[0].reel_reg[0][2]/Q
                         net (fo=6, routed)           1.258     7.867    displayInterface/segs_n_OBUF[5]_inst_i_1_1[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.296     8.163 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.837     8.999    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.124     9.123 r  displayInterface/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.109    11.232    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.736 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.736    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[0].reel_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 4.359ns (51.029%)  route 4.183ns (48.971%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.638     6.189    clk_BUFG
    SLICE_X61Y2          FDCE                                         r  reelRegisters[0].reel_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y2          FDCE (Prop_fdce_C_Q)         0.419     6.608 f  reelRegisters[0].reel_reg[0][2]/Q
                         net (fo=6, routed)           1.258     7.867    displayInterface/segs_n_OBUF[5]_inst_i_1_1[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I0_O)        0.296     8.163 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.839     9.001    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.124     9.125 r  displayInterface/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.086    11.211    segs_n_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.731 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.731    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.472ns  (logic 4.342ns (58.115%)  route 3.130ns (41.885%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 f  displayInterface/index_reg[0]/Q
                         net (fo=10, routed)          0.825     7.469    displayInterface/index[0]
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.152     7.621 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.305     9.926    segs_n_OBUF[7]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.660 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.660    an_n[3]
    W4                                                                r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.329ns (58.051%)  route 3.128ns (41.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/index_reg[0]/Q
                         net (fo=10, routed)          0.833     7.477    displayInterface/index[0]
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.623 r  displayInterface/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.296     9.919    an_n_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727    13.646 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.646    an_n[2]
    V4                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 4.083ns (55.259%)  route 3.306ns (44.741%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.711    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.799 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.655     4.455    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.551 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.637     6.188    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.456     6.644 r  displayInterface/index_reg[0]/Q
                         net (fo=10, routed)          0.833     7.477    displayInterface/index[0]
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.124     7.601 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.473    10.074    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.577 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.577    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.169ns  (logic 1.500ns (69.158%)  route 0.669ns (30.842%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.128     1.965 f  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           0.230     2.195    displayInterface/index[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I1_O)        0.100     2.295 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.439     2.734    segs_n_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         1.272     4.006 r  segs_n_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.006    segs_n[7]
    V7                                                                r  segs_n[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.426ns (62.699%)  route 0.849ns (37.301%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.128     1.965 r  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           0.230     2.195    displayInterface/index[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I0_O)        0.098     2.293 r  displayInterface/an_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.912    an_n_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.112 r  an_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.112    an_n[1]
    U4                                                                r  an_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 credit_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.437ns (61.410%)  route 0.903ns (38.590%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    clk_BUFG
    SLICE_X58Y4          FDCE                                         r  credit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4          FDCE (Prop_fdce_C_Q)         0.141     1.978 f  credit_reg[3]/Q
                         net (fo=4, routed)           0.171     2.149    displayInterface/segs_n_OBUF[5]_inst_i_1_0[3]
    SLICE_X59Y3          LUT6 (Prop_lut6_I1_O)        0.045     2.194 r  displayInterface/segs_n_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.206     2.400    displayInterface/segs_n_OBUF[6]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I2_O)        0.045     2.445 r  displayInterface/segs_n_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.971    segs_n_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.176 r  segs_n_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.176    segs_n[1]
    V5                                                                r  segs_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.430ns (60.660%)  route 0.927ns (39.340%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.128     1.965 r  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           0.231     2.196    displayInterface/index[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I1_O)        0.098     2.294 r  displayInterface/an_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.991    an_n_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.195 r  an_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.195    an_n[0]
    U2                                                                r  an_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[2].reel_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.452ns (61.325%)  route 0.916ns (38.675%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.978 f  reelRegisters[2].reel_reg[2][2]/Q
                         net (fo=6, routed)           0.094     2.072    displayInterface/segs_n_OBUF[5]_inst_i_1_2[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.308     2.425    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     2.470 r  displayInterface/segs_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.984    segs_n_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.205 r  segs_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.205    segs_n[2]
    U5                                                                r  segs_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.517ns (64.010%)  route 0.853ns (35.989%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.128     1.965 f  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           0.231     2.196    displayInterface/index[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I1_O)        0.099     2.295 r  displayInterface/an_n_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.622     2.917    an_n_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     4.207 r  an_n_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.207    an_n[2]
    V4                                                                r  an_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayInterface/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            an_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.371ns  (logic 1.512ns (63.797%)  route 0.858ns (36.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    displayInterface/CLK
    SLICE_X62Y8          FDRE                                         r  displayInterface/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.128     1.965 f  displayInterface/index_reg[1]/Q
                         net (fo=9, routed)           0.230     2.195    displayInterface/index[1]
    SLICE_X64Y8          LUT2 (Prop_lut2_I1_O)        0.100     2.295 r  displayInterface/an_n_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.628     2.923    segs_n_OBUF[7]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.208 r  an_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.208    an_n[3]
    W4                                                                r  an_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[2].reel_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.467ns (61.727%)  route 0.910ns (38.273%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.978 f  reelRegisters[2].reel_reg[2][2]/Q
                         net (fo=6, routed)           0.094     2.072    displayInterface/segs_n_OBUF[5]_inst_i_1_2[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.247     2.364    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I1_O)        0.045     2.409 r  displayInterface/segs_n_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.978    segs_n_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.214 r  segs_n_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.214    segs_n[3]
    V8                                                                r  segs_n[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[2].reel_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.530ns (63.261%)  route 0.889ns (36.739%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.978 f  reelRegisters[2].reel_reg[2][2]/Q
                         net (fo=6, routed)           0.094     2.072    displayInterface/segs_n_OBUF[5]_inst_i_1_2[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.308     2.425    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.045     2.470 r  displayInterface/segs_n_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.487     2.957    segs_n_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.299     4.256 r  segs_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.256    segs_n[0]
    U7                                                                r  segs_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reelRegisters[2].reel_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            segs_n[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.443ns (59.253%)  route 0.992ns (40.747%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.501     1.218    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.244 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.594     1.837    clk_BUFG
    SLICE_X59Y4          FDCE                                         r  reelRegisters[2].reel_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.141     1.978 f  reelRegisters[2].reel_reg[2][2]/Q
                         net (fo=6, routed)           0.094     2.072    displayInterface/segs_n_OBUF[5]_inst_i_1_2[2]
    SLICE_X58Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.117 r  displayInterface/segs_n_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.246     2.363    displayInterface/segs_n_OBUF[6]_inst_i_5_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.045     2.408 r  displayInterface/segs_n_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.652     3.060    segs_n_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.272 r  segs_n_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.272    segs_n[6]
    W7                                                                r  segs_n[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkLoop
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkGenerator/clockManager/CLKFBOUT
                            (clock source 'clkLoop'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGenerator/clockManager/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkLoop fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  osc (IN)
                         net (fo=0)                   0.000     5.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  osc_IBUF_inst/O
                         net (fo=1, routed)           1.253     7.711    clkGenerator/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.799 f  clkGenerator/clockManager/CLKFBOUT
                         net (fo=1, routed)           0.014     7.813    clkGenerator/clkLoop
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  clkGenerator/clockManager/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkGenerator/clockManager/CLKFBOUT
                            (clock source 'clkLoop'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkGenerator/clockManager/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkLoop rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clkGenerator/osc_IBUF
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.717 r  clkGenerator/clockManager/CLKFBOUT
                         net (fo=1, routed)           0.005     0.722    clkGenerator/clkLoop
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  clkGenerator/clockManager/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            FSM_onehot_fsm.state_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.166ns  (logic 1.573ns (25.506%)  route 4.594ns (74.494%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.574     6.166    rstSync
    SLICE_X62Y2          FDCE                                         f  FSM_onehot_fsm.state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.520     5.839    clk_BUFG
    SLICE_X62Y2          FDCE                                         r  FSM_onehot_fsm.state_reg[1]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            FSM_onehot_fsm.state_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.573ns (26.098%)  route 4.454ns (73.902%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.434     6.026    rstSync
    SLICE_X58Y1          FDCE                                         f  FSM_onehot_fsm.state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519     5.838    clk_BUFG
    SLICE_X58Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[4]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            FSM_onehot_fsm.state_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.573ns (26.117%)  route 4.449ns (73.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.430     6.022    rstSync
    SLICE_X59Y1          FDCE                                         f  FSM_onehot_fsm.state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519     5.838    clk_BUFG
    SLICE_X59Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[2]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            FSM_onehot_fsm.state_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.573ns (26.117%)  route 4.449ns (73.883%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.430     6.022    rstSync
    SLICE_X59Y1          FDCE                                         f  FSM_onehot_fsm.state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519     5.838    clk_BUFG
    SLICE_X59Y1          FDCE                                         r  FSM_onehot_fsm.state_reg[3]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.573ns (26.726%)  route 4.312ns (73.274%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 r  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.293     5.885    goDebouncer/AR[0]
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.449     5.768    goDebouncer/CLK
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[15]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.573ns (26.726%)  route 4.312ns (73.274%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 r  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.293     5.885    goDebouncer/AR[0]
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.449     5.768    goDebouncer/CLK
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[16]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.573ns (26.726%)  route 4.312ns (73.274%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 r  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.293     5.885    goDebouncer/AR[0]
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.449     5.768    goDebouncer/CLK
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[17]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.573ns (26.726%)  route 4.312ns (73.274%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 r  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.293     5.885    goDebouncer/AR[0]
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.449     5.768    goDebouncer/CLK
    SLICE_X50Y11         FDRE                                         r  goDebouncer/timer.count_reg[18]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            credit_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.573ns (26.729%)  route 4.311ns (73.271%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.292     5.884    rstSync
    SLICE_X59Y2          FDCE                                         f  credit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519     5.838    clk_BUFG
    SLICE_X59Y2          FDCE                                         r  credit_reg[0]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            credit_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.573ns (26.729%)  route 4.311ns (73.271%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.222ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  aRst_IBUF_inst/O
                         net (fo=4, routed)           3.019     4.473    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y10         LUT2 (Prop_lut2_I0_O)        0.119     4.592 f  resetSyncronizer/rstSynchronizer/FSM_sequential_fsm.state[1]_i_1/O
                         net (fo=49, routed)          1.292     5.884    rstSync
    SLICE_X59Y2          FDCE                                         f  credit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  osc_IBUF_inst/O
                         net (fo=1, routed)           1.181     2.569    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.652 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           1.576     4.228    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.319 r  clk_BUFG_inst/O
                         net (fo=113, routed)         1.519     5.838    clk_BUFG
    SLICE_X59Y2          FDCE                                         r  credit_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 go
                            (input port)
  Destination:            goSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.210ns (16.447%)  route 1.064ns (83.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  go (IN)
                         net (fo=0)                   0.000     0.000    go
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  go_IBUF_inst/O
                         net (fo=1, routed)           1.064     1.274    goSynchronizer/D[0]
    SLICE_X51Y12         FDRE                                         r  goSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.833     2.355    goSynchronizer/CLK
    SLICE_X51Y12         FDRE                                         r  goSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            resetSyncronizer/rstSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.487ns  (logic 0.222ns (14.924%)  route 1.265ns (85.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.265     1.487    resetSyncronizer/rstSynchronizer/aRst_IBUF
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    resetSyncronizer/rstSynchronizer/CLK
    SLICE_X56Y11         FDRE                                         r  resetSyncronizer/rstSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 coin
                            (input port)
  Destination:            coinSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.219ns (14.364%)  route 1.308ns (85.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  coin (IN)
                         net (fo=0)                   0.000     0.000    coin
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  coin_IBUF_inst/O
                         net (fo=1, routed)           1.308     1.527    coinSynchronizer/D[0]
    SLICE_X58Y12         FDRE                                         r  coinSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.860     2.382    coinSynchronizer/CLK
    SLICE_X58Y12         FDRE                                         r  coinSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.267ns (16.107%)  route 1.390ns (83.893%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.177     1.657    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y11         FDRE                                         r  goDebouncer/timer.count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y11         FDRE                                         r  goDebouncer/timer.count_reg[14]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.267ns (15.298%)  route 1.478ns (84.702%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.265     1.745    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[10]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.267ns (15.298%)  route 1.478ns (84.702%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.265     1.745    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[11]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.267ns (15.298%)  route 1.478ns (84.702%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.265     1.745    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[12]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.745ns  (logic 0.267ns (15.298%)  route 1.478ns (84.702%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.265     1.745    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.835     2.357    goDebouncer/CLK
    SLICE_X51Y10         FDRE                                         r  goDebouncer/timer.count_reg[9]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.267ns (14.839%)  route 1.532ns (85.161%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.319     1.798    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.358    goDebouncer/CLK
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[5]/C

Slack:                    inf
  Source:                 aRst
                            (input port)
  Destination:            goDebouncer/timer.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.267ns (14.839%)  route 1.532ns (85.161%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  aRst (IN)
                         net (fo=0)                   0.000     0.000    aRst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  aRst_IBUF_inst/O
                         net (fo=4, routed)           1.213     1.435    goDebouncer/aRst_IBUF
    SLICE_X52Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.480 r  goDebouncer/timer.count[14]_i_1__0/O
                         net (fo=8, routed)           0.319     1.798    goDebouncer/timer.count[14]_i_1__0_n_0
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  osc (IN)
                         net (fo=0)                   0.000     0.000    osc
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  osc_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.895    clkGenerator/osc_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.948 r  clkGenerator/clockManager/CLKOUT0
                         net (fo=1, routed)           0.546     1.494    clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.523 r  clk_BUFG_inst/O
                         net (fo=113, routed)         0.836     2.358    goDebouncer/CLK
    SLICE_X51Y9          FDRE                                         r  goDebouncer/timer.count_reg[6]/C





