<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h' l='257' type='bool llvm::CombinerHelper::matchCombineShlOfExtend(llvm::MachineInstr &amp; MI, llvm::RegisterImmPair &amp; MatchData)'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1823' ll='1858' type='bool llvm::CombinerHelper::matchCombineShlOfExtend(llvm::MachineInstr &amp; MI, llvm::RegisterImmPair &amp; MatchData)'/>
<doc f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='1822'>// shl ([sza]ext x), y =&gt; zext (shl x, y), if shift does not overflow source</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h' l='255'>// Transform a G_SHL with an extended source into a narrower shift if
  // possible.</doc>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPreLegalizeGICombiner.inc' l='1035' u='c' c='_ZNK12_GLOBAL__N_136AArch64GenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPostLegalizeGICombiner.inc' l='1072' u='c' c='_ZNK12_GLOBAL__N_136AMDGPUGenPostLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenPreLegalizeGICombiner.inc' l='1027' u='c' c='_ZNK12_GLOBAL__N_135AMDGPUGenPreLegalizerCombinerHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
