

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Welcome to CSUEB FPGA’s documentation! &mdash; CSUEB FPGA 1.0 documentation</title>
  

  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  

  

  
    <link rel="top" title="CSUEB FPGA 1.0 documentation" href="#"/>
        <link rel="next" title="FPGA Project Description" href="intro.html"/> 

  
  <script src="_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="#" class="icon icon-home"> CSUEB FPGA
          

          
          </a>

          
            
            
              <div class="version">
                1.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul>
<li class="toctree-l1"><a class="reference internal" href="intro.html">FPGA Project Description</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="readwrite.html">Managing SRAM on FPGA</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="tile.html">Tile</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="programming.html">Programming</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="#">CSUEB FPGA</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="#">Docs</a> &raquo;</li>
      
    <li>Welcome to CSUEB FPGA&#8217;s documentation!</li>
      <li class="wy-breadcrumbs-aside">
        
          
            <a href="_sources/index.txt" rel="nofollow"> View page source</a>
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="welcome-to-csueb-fpga-s-documentation">
<h1>Welcome to CSUEB FPGA&#8217;s documentation!<a class="headerlink" href="#welcome-to-csueb-fpga-s-documentation" title="Permalink to this headline">¶</a></h1>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="intro.html">FPGA Project Description</a></li>
</ul>
</div>
<div class="section" id="sram">
<h2>SRAM<a class="headerlink" href="#sram" title="Permalink to this headline">¶</a></h2>
<p>To control several components that are important for the FPGA, we will need SRAM cells.  The sizing of each transistor on the SRAM is very important so it can hold the information and show it when doing common operations. There is a section on the book “CMOS VLSI Design a Circuits and Systems Perspective” which describes the proper sizing of a SRAM cell; it worked well for our simulations. 16 bits will program the SRAM cells on the FPGA each time.</p>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="readwrite.html">Managing SRAM on FPGA</a><ul>
<li class="toctree-l2"><a class="reference internal" href="sramcell.html">SRAM cell schematic</a></li>
<li class="toctree-l2"><a class="reference internal" href="senseamp.html">Sense Amplifier schematic</a></li>
<li class="toctree-l2"><a class="reference internal" href="writedrive.html">Write Driver</a></li>
<li class="toctree-l2"><a class="reference internal" href="pullupbit.html">Pull up System</a></li>
<li class="toctree-l2"><a class="reference internal" href="decodersystem.html">Decoder System</a></li>
<li class="toctree-l2"><a class="reference internal" href="writeoperation.html">Write Operation</a></li>
<li class="toctree-l2"><a class="reference internal" href="readoperation.html">Read Operation</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div class="section" id="tile-structure">
<h2>Tile Structure<a class="headerlink" href="#tile-structure" title="Permalink to this headline">¶</a></h2>
<p>The basic logic structure of the FPGA called &#8220;Control Logic Block&#8221; (Referenced here as Tile) can be programmed to be any logic gate or combination of logic gates with N inputs, which can be synchronous or asynchronous and after, many Tiles can be connected to form bigger circuits.</p>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="tile.html">Tile</a><ul>
<li class="toctree-l2"><a class="reference internal" href="lut.html">LUT structure</a><ul>
<li class="toctree-l3"><a class="reference internal" href="muxstruct.html">LUT Mux</a></li>
<li class="toctree-l3"><a class="reference internal" href="levelshift.html">Level Shifter</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="ble.html">Block Logic Element</a><ul>
<li class="toctree-l3"><a class="reference internal" href="flipflop.html">Flip Flop</a></li>
<li class="toctree-l3"><a class="reference internal" href="blemux.html">BLE Mux</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="lutinput.html">LUT Input Mux</a></li>
<li class="toctree-l2"><a class="reference internal" href="clockmux.html">Clock Mux</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div class="section" id="interconnection-structure">
<h2>Interconnection Structure<a class="headerlink" href="#interconnection-structure" title="Permalink to this headline">¶</a></h2>
<p>After creating the Basic Logic Elements, it is needed to connect them together to create larger circuits.</p>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="interconnect.html">Interconnect</a><ul>
<li class="toctree-l2"><a class="reference internal" href="connectionblock.html">Connection Block</a></li>
<li class="toctree-l2"><a class="reference internal" href="switchblock.html">Switch Block</a></li>
<li class="toctree-l2"><a class="reference internal" href="block.html">Block</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div class="section" id="programming-the-fpga">
<h2>Programming the FPGA<a class="headerlink" href="#programming-the-fpga" title="Permalink to this headline">¶</a></h2>
<p>After all the basic structure is completed, it is needed to elaborate a way to program the FPGA so it can be transformed in any desired circuit.</p>
<div class="toctree-wrapper compound">
<ul>
<li class="toctree-l1"><a class="reference internal" href="programming.html">Programming</a><ul>
<li class="toctree-l2"><a class="reference internal" href="16accumulator.html">16-bit Accumulator</a></li>
<li class="toctree-l2"><a class="reference internal" href="fpgadecoder.html">FPGA Decoder</a></li>
</ul>
</li>
</ul>
</div>
</div>
</div>
<div class="section" id="indices-and-tables">
<h1>Indices and tables<a class="headerlink" href="#indices-and-tables" title="Permalink to this headline">¶</a></h1>
<ul class="simple">
<li><a class="reference internal" href="genindex.html"><span class="std std-ref">Index</span></a></li>
<li><a class="reference internal" href="py-modindex.html"><span class="std std-ref">Module Index</span></a></li>
<li><a class="reference internal" href="search.html"><span class="std std-ref">Search Page</span></a></li>
</ul>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="intro.html" class="btn btn-neutral float-right" title="FPGA Project Description" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2016, Yang Azevedo Tavares.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/snide/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'./',
            VERSION:'1.0',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="_static/jquery.js"></script>
      <script type="text/javascript" src="_static/underscore.js"></script>
      <script type="text/javascript" src="_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>