Checking out Encounter license ...
Virtuoso_Digital_Implem 10.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.12-s181_1 (64bit) 07/28/2011 22:52 (Linux 2.6)
@(#)CDS: NanoRoute v10.12-s010 NR110720-1815/10_10_USR2-UB (database version 2.30, 124.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v10.12-s013_1 (64bit) 07/27/2011 04:14:35 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.12-s001 (64bit) 07/28/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.12-s010_1 (64bit) Jul 18 2011 22:58:43 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.12-s007
--- Starting "Encounter v10.12-s181_1" on Thu Dec 14 14:24:50 2017 (mem=59.2M) ---
--- Running on linux-3.ece.iastate.edu (x86_64 w/Linux 3.10.0-693.11.1.el7.x86_64) ---
This version was compiled on Thu Jul 28 22:52:33 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
<CMD> loadRTLConfig Default.conf
Loaded in RTL config file Default.conf.
Finished RTL import.
<CMD> win
<CMD> compileDesign
Prepare to launch compileDesign.
      synEffort = medium
      mapEffort = high
      incrEffort = high
      opCond = 
      wlmName = 
      wlmLibrary = 
      wlmMode = 
      rcVar = 
      rcAttr = 
      preloadInclude = 
      postloadInclude = 
      prewriteInclude = 
      endInclude = 
      report = all
      outDir = ./r2g_output
      setupOnly = 0
      removeTempFiles = 0

Launching rc -f ./r2g_input/r2g.tcl -logfile /dev/null ...

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (64-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './r2g_input/r2g.tcl' (Thu Dec 14 14:25:52 -0600 2017)...
Start at: 12/14/2017 14:25:52
Sourcing '/usr/local/cadence/EDI101/tools.lnx86/lib/etc/load_etc.tcl' (Thu Dec 14 14:25:52 -0600 2017)...
Sourcing '/usr/local/cadence/EDI101/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Thu Dec 14 14:25:52 -0600 2017)...
Warning : Potential variable name conflict. [TUI-666]
        : A variable that controls the tool's behavior was set. The 'iopt_stats' variable has the same name as an internal variable.
        : Some Tcl variables are used internally to enable features that are not officially supported. If this variable was set as a part of a script that was not intended to change the tool's behavior (perhaps as a temporary variable to store a command result), choose another variable name. Otherwise, this variable name could produce unintended results. If you are setting this variable to change the tool's behavior, this warning can be ignored.
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'hdl_max_loop_limit' = 1024
  Setting attribute of root '/': 'hdl_reg_naming_style' = %s_reg%s
  Setting attribute of root '/': 'gen_module_prefix' = G2C_DP_
  Setting attribute of root '/': 'optimize_constant_0_flops' = false
  Setting attribute of root '/': 'optimize_constant_1_flops' = false
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c
  Setting attribute of root '/': 'synthesis_off_command' = translate_off
  Setting attribute of root '/': 'synthesis_on_command' = translate_on
  Setting attribute of root '/': 'input_case_cover_pragma' = full_case
  Setting attribute of root '/': 'input_case_decode_pragma' = parallel_case
  Setting attribute of root '/': 'input_synchro_reset_pragma' = sync_set_reset
  Setting attribute of root '/': 'input_synchro_reset_blk_pragma' = sync_set_reset_local
  Setting attribute of root '/': 'input_asynchro_reset_pragma' = async_set_reset
  Setting attribute of root '/': 'input_asynchro_reset_blk_pragma' = async_set_reset_local
  Setting attribute of root '/': 'script_begin' = dc_script_begin
  Setting attribute of root '/': 'script_end' = dc_script_end
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of root '/': 'shrink_factor' = 1.0
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
            Reading file '/home/saha/EE465FinalProject/lab6/run_dir/../encounter/libdir/lib/tcbn65gpluswc.lib'
    Loading library ../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:65:20: Construct 'define_cell_area' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:67:20: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:70:17: Construct 'input_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:106:18: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:428:29: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:429:29: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:435:29: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../encounter/libdir/lib/tcbn65gpluswc.lib:436:29: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD1', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 56834, column 29.
        : Currently, state tables are only supported for scan cells for the clocked LSSD scan style and for clock-gating cells whose Liberty attribute 'clock_gating_integrated_cell' is set to 'generic'.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD2', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57098, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD3', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57362, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD4', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57626, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD6', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57890, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD8', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58154, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD12', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58418, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD16', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58682, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD20', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58948, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD24', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59214, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD1', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59478, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD2', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59742, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD3', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60006, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD4', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60270, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD6', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60534, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD8', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60798, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD12', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61062, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD16', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61326, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD20', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61592, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD24', in file '../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61858, column 28.
        Cell 'ANTENNA' has no outputs.
        Cell 'ANTENNA' has no outputs.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
  Setting attribute of root '/': 'library' = ../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D4'.
  Library has 432 usable logic and 280 usable sequential lib-cells.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

  Setting attribute of root '/': 'lef_library' = /home/saha/EE465FinalProject/lab6/run_dir/../encounter/libdir/lef/tcbn65gplus_8lmT2.lef

EC INFO: Total cpu-time and memory after SETUP: 5 sec., 103.72 MBytes.

  Setting attribute of root '/': 'hdl_language' = v2001
            Reading Verilog file './../../rc/syn/run_dir/design_mapped.v'

EC INFO: Total cpu-time and memory after LOAD: 6 sec., 128.94 MBytes.

  Elaborating top-level block 'lrm' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'mult_unsigned' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'RC_CG_MOD' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'RC_CG_MOD_1' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'RC_CG_MOD_2' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'RC_CG_MOD_3' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'add_unsigned_2404' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'add_unsigned_2406' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'add_unsigned_2406_181' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'add_unsigned_2404_180' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'csa_tree_R1_sub_12_18_group_198' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'csa_tree_R2_sub_12_18_group_196' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'csa_tree_sub_171_15_group_194' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'csa_tree_sub_172_16_group_190' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'csa_tree_sub_175_16_group_192' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'divide_unsigned' from file './../../rc/syn/run_dir/design_mapped.v'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'QUOTIENT' in module 'divide_unsigned' in file './../../rc/syn/run_dir/design_mapped.v' on line 11416, column 25.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
    Elaborating block 'divide_unsigned_169' from file './../../rc/syn/run_dir/design_mapped.v'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'QUOTIENT' in module 'divide_unsigned_169' in file './../../rc/syn/run_dir/design_mapped.v' on line 14739, column 25.
    Elaborating block 'increment_unsigned_3_4' from file './../../rc/syn/run_dir/design_mapped.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'CI' is not used in module 'increment_unsigned_3_4' in file './../../rc/syn/run_dir/design_mapped.v' on line 18044.
        : The value of the input port is not used within the design.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'Z' in module 'increment_unsigned_3_4' in file './../../rc/syn/run_dir/design_mapped.v' on line 18045, column 18.
    Elaborating block 'mult_unsigned_1023' from file './../../rc/syn/run_dir/design_mapped.v'.
    Elaborating block 'mult_unsigned_2400' from file './../../rc/syn/run_dir/design_mapped.v'.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'in_2' of instance 'csa_tree_sub_172_16_groupi' of module 'csa_tree_sub_172_16_group_190' in file './../../rc/syn/run_dir/design_mapped.v' on line 20265, column 59.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven input port during elaboration.
  Done elaborating 'lrm'.
  Setting attribute of root '/': 'remove_assigns' = true

EC INFO: Total cpu-time and memory after ELAB: 11 sec., 155.76 MBytes.

Warning : In PLE mode. This attribute will be ignored. [LBR-93]
        : Cannot set the 'wireload_mode' attribute.
        : If you want, set attribute 'interconnect_mode' to 'wireload' first.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful     17 , failed      0 (runtime  0.00)
 "get_lib_cells"           - successful     81 , failed      0 (runtime  0.00)
 "get_pins"                - successful    168 , failed      0 (runtime  0.00)
 "get_ports"               - successful     18 , failed      0 (runtime  0.00)
 "group_path"              - successful      1 , failed      0 (runtime  0.00)
 "set_clock_gating_check"  - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"       - successful    160 , failed      0 (runtime  0.00)
 "set_dont_use"            - successful     81 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful     17 , failed      0 (runtime  0.00)
 "set_units"               - successful      2 , failed      0 (runtime  0.00)
 "set_wire_load_mode"      - successful      1 , failed      0 (runtime  0.00)
 "set_wire_load_selection_group" - successful      1 , failed      0 (runtime  0.00)
Total runtime 0

EC INFO: Total cpu-time and memory after CONSTRAINT: 11 sec., 155.76 MBytes.


EC INFO: Total numbers of exceptions: 6


EC INFO: Total cpu-time and memory after POST-SDC: 12 sec., 155.76 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.

EC INFO: Reporting Initial QoR below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 14 2017  02:26:03 pm
  Module:                 lrm
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
CLK   3150.0 


        Cost          Critical           Violating 
       Group         Path Slack   TNS      Paths   
---------------------------------------------------
default                No paths       0            
CLK                    No paths       0            
cg_enable_group_CLK    No paths       0            
I2C                      1802.8       0          0 
C2O                    No paths       0            
C2C                      -360.4   -5948         26 
I2O                    No paths       0            
---------------------------------------------------
Total                             -5948         26 

Instance Count
--------------
Leaf Instance Count            12682 
Sequential Instance Count        405 
Combinational Instance Count   12277 
Hierarchical Instance Count       19 

Area & Power
------------
Total Area                         62036.095
Cell Area                          44666.640
Leakage Power                      356988.059 nW
Dynamic Power                      2806077.823 nW
Total Power                        3163065.882 nW
Number of Clock Gating Logic       4


Max Fanout                         154 (n_31)
Min Fanout                         0 (UNCONNECTED_HIER_Z)
Average Fanout                     2.7
Terms to net ratio                 3.7
Terms to instance ratio            4.3
Runtime                            16 seconds
Hostname                           linux-3.ece.iastate.edu

EC INFO: Reporting Initial Summary below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 14 2017  02:26:05 pm
  Module:                 lrm
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

	Timing
	------

 Slack    Endpoint  Cost Group 
------------------------------------
 -360ps Yp_reg[6]/D C2C        


	Area
	----

Instance  Cells  Cell Area  Net Area  
--------------------------------------
lrm       12682      44667     17369  

	Design Rule Check
	-----------------

Max_transition design rule (violation total = 297120)
Worst violator:
Pin                     Slew (ps)           Max     Violation
-------------------------------------------------------------
retime_s2_25_reg/Q            821           709           112

Max_capacitance design rule (violation total = 335.6)
Worst violator:
Pin               Load (ff)           Max     Violation
-------------------------------------------------------
den_reg[8]/Q           96.9          84.2          12.7


Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

    Unmapping 'lrm' ...
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[9]/pins_in/EN'.
  Done unmapping 'lrm'
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2GEN: 20 sec., 156.28 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

      Removing temporary intermediate hierarchies under lrm
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[9]/pins_in/EN'.
Mapping lrm to gates.
      Mapping 'lrm'...
        Preparing the circuit
          Pruning unused logic
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/den_reg[9]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[0]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[10]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[11]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[12]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[13]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[14]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[15]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[16]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[17]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[18]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[19]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[1]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[20]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[21]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[22]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[23]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[24]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[25]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[26]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[27]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[28]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[29]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[2]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[30]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[31]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[3]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[4]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[5]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[6]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[7]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[8]/pins_in/EN'.
Info    : Unable to unmap a sequential cell with exceptions/attributes on the input pins. [MAP-6]
        : The generic sequential can not inherit the clock latency from '/designs/lrm/instances_seq/num_reg[9]/pins_in/EN'.
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) lrm...
          Done structuring (delay-based) lrm
          Structuring (delay-based) logic partition in lrm...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) increment_unsigned_3_4...
            Starting partial collapsing (xors only) increment_unsigned_3_4
            Finished partial collapsing.
            Starting partial collapsing  increment_unsigned_3_4
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) increment_unsigned_3_4
        Mapping component increment_unsigned_3_4...
          Structuring (delay-based) logic partition in lrm...
            Starting partial collapsing  cb_part_9
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) csa_tree_sub_171_15_group_194...
            Starting partial collapsing (xors only) csa_tree_sub_171_15_group_194
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_sub_171_15_group_194
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_sub_171_15_group_194
        Mapping component csa_tree_sub_171_15_group_194...
          Structuring (delay-based) csa_tree_sub_172_16_group_190...
            Starting partial collapsing (xors only) csa_tree_sub_172_16_group_190
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_sub_172_16_group_190
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_sub_172_16_group_190
        Mapping component csa_tree_sub_172_16_group_190...
          Structuring (delay-based) logic partition in lrm...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) logic partition in lrm...
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) logic partition in lrm...
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) csa_tree_sub_175_16_group_192...
            Starting partial collapsing (xors only) csa_tree_sub_175_16_group_192
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_sub_175_16_group_192
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_sub_175_16_group_192
        Mapping component csa_tree_sub_175_16_group_192...
          Structuring (delay-based) divide_unsigned...
            Starting partial collapsing (xors only) divide_unsigned
            Finished partial collapsing.
            Starting partial collapsing  divide_unsigned
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) divide_unsigned
        Mapping component divide_unsigned...
          Structuring (delay-based) mult_unsigned_1023...
            Starting partial collapsing (xors only) mult_unsigned_1023
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned_1023
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) mult_unsigned_1023
        Mapping component mult_unsigned_1023...
          Structuring (delay-based) logic partition in lrm...
            Starting partial collapsing  cb_part_12
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) divide_unsigned_169...
            Starting partial collapsing (xors only) divide_unsigned_169
            Finished partial collapsing.
            Starting partial collapsing  divide_unsigned_169
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) divide_unsigned_169
        Mapping component divide_unsigned_169...
          Structuring (delay-based) csa_tree_R1_sub_12_18_group_198...
            Starting partial collapsing (xors only) csa_tree_R1_sub_12_18_group_198
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_R1_sub_12_18_group_198
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_R1_sub_12_18_group_198
        Mapping component csa_tree_R1_sub_12_18_group_198...
          Structuring (delay-based) logic partition in lrm...
          Done structuring (delay-based) logic partition in lrm
        Mapping logic partition in lrm...
          Structuring (delay-based) csa_tree_R2_sub_12_18_group_196...
            Starting partial collapsing (xors only) csa_tree_R2_sub_12_18_group_196
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_R2_sub_12_18_group_196
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_R2_sub_12_18_group_196
        Mapping component csa_tree_R2_sub_12_18_group_196...
          Structuring (delay-based) cb_part_14...
            Starting partial collapsing (xors only) cb_part_14
            Finished partial collapsing.
            Starting partial collapsing  cb_part_14
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) cb_part_14
        Mapping component cb_part_14...
          Structuring (delay-based) mult_unsigned_2400...
            Starting partial collapsing (xors only) mult_unsigned_2400
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned_2400
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) mult_unsigned_2400
        Mapping component mult_unsigned_2400...
          Structuring (delay-based) cb_part_15...
            Starting partial collapsing (xors only) cb_part_15
            Finished partial collapsing.
            Starting partial collapsing  cb_part_15
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) cb_part_15
        Mapping component cb_part_15...
          Structuring (delay-based) add_unsigned_2406...
            Starting partial collapsing (xors only) add_unsigned_2406
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_2406
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) add_unsigned_2406
        Mapping component add_unsigned_2406...
          Structuring (delay-based) add_unsigned_2406_181...
            Starting partial collapsing (xors only) add_unsigned_2406_181
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_2406_181
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) add_unsigned_2406_181
        Mapping component add_unsigned_2406_181...
          Structuring (delay-based) mult_unsigned...
            Starting partial collapsing (xors only) mult_unsigned
            Finished partial collapsing.
            Starting partial collapsing  mult_unsigned
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) mult_unsigned
        Mapping component mult_unsigned...
          Structuring (delay-based) add_unsigned_2404_180...
            Starting partial collapsing (xors only) add_unsigned_2404_180
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_2404_180
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) add_unsigned_2404_180
        Mapping component add_unsigned_2404_180...
          Structuring (delay-based) add_unsigned_2404...
            Starting partial collapsing (xors only) add_unsigned_2404
            Finished partial collapsing.
            Starting partial collapsing  add_unsigned_2404
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) add_unsigned_2404
        Mapping component add_unsigned_2404...
          Structuring (delay-based) cb_seq...
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    93 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
         Pin                         Type          Fanout Load Arrival   
                                                          (fF)   (ps)    
-------------------------------------------------------------------------
(clock CLK)              <<<    launch                               0 R 
cb_parti6987
  retime_s2_17_reg/clk                                                   
  retime_s2_17_reg/q     (u)    unmapped_d_flop         3 15.0           
cb_parti6987/inc_add_218_33_2_A 
inc_add_218_33_2/A[0] 
  g293/in_0                                                              
  g293/z                 (u)    unmapped_nand2          3 15.0           
  g496/in_0                                                              
  g496/z                 (u)    unmapped_complex2       3 15.0           
  g492/in_1                                                              
  g492/z                 (u)    unmapped_complex2       3 15.0           
  g485/in_0                                                              
  g485/z                 (u)    unmapped_complex2       3 15.0           
  g481/in_1                                                              
  g481/z                 (u)    unmapped_complex2       3 15.0           
  g353/in_0                                                              
  g353/z                 (u)    unmapped_complex2       3 15.0           
  g474/in_0                                                              
  g474/z                 (u)    unmapped_complex2       3 15.0           
  g473/in_0                                                              
  g473/z                 (u)    unmapped_complex2       3 15.0           
  g466/in_1                                                              
  g466/z                 (u)    unmapped_complex2       3 15.0           
  g350/in_0                                                              
  g350/z                 (u)    unmapped_complex2       3 15.0           
  g347/in_0                                                              
  g347/z                 (u)    unmapped_complex2       3 15.0           
  g344/in_0                                                              
  g344/z                 (u)    unmapped_complex2       3 15.0           
  g341/in_0                                                              
  g341/z                 (u)    unmapped_complex2       3 15.0           
  g338/in_0                                                              
  g338/z                 (u)    unmapped_complex2       3 15.0           
  g335/in_0                                                              
  g335/z                 (u)    unmapped_complex2       3 15.0           
  g332/in_0                                                              
  g332/z                 (u)    unmapped_complex2       3 15.0           
  g329/in_0                                                              
  g329/z                 (u)    unmapped_complex2       3 15.0           
  g326/in_0                                                              
  g326/z                 (u)    unmapped_complex2       3 15.0           
  g323/in_0                                                              
  g323/z                 (u)    unmapped_complex2       3 15.0           
  g320/in_0                                                              
  g320/z                 (u)    unmapped_complex2       3 15.0           
  g317/in_0                                                              
  g317/z                 (u)    unmapped_complex2       3 15.0           
  g314/in_0                                                              
  g314/z                 (u)    unmapped_complex2       3 15.0           
  g311/in_0                                                              
  g311/z                 (u)    unmapped_complex2       3 15.0           
  g308/in_0                                                              
  g308/z                 (u)    unmapped_complex2       3 15.0           
  g305/in_0                                                              
  g305/z                 (u)    unmapped_complex2       3 15.0           
  g302/in_0                                                              
  g302/z                 (u)    unmapped_complex2       3 15.0           
  g299/in_0                                                              
  g299/z                 (u)    unmapped_complex2       3 15.0           
  g296/in_0                                                              
  g296/z                 (u)    unmapped_complex2       3 15.0           
  g34/in_0                                                               
  g34/z                  (u)    unmapped_complex2       3 15.0           
  g397/in_0                                                              
  g397/z                 (u)    unmapped_complex2       2 10.0           
  g401/in_0                                                              
  g401/z                 (u)    unmapped_or2            1  5.0           
  g402/in_1                                                              
  g402/z                 (u)    unmapped_nand2          1  5.0           
inc_add_218_33_2/Z[31] 
cb_parti6989/inc_add_218_33_2_Z[30] 
  g7083/in_0                                                             
  g7083/z                (u)    unmapped_and2          15 75.0           
cb_parti6989/csa_tree_sub_171_15_groupi_in_0[30] 
cb_parti6991/cb_parti_csa_tree_sub_171_15_groupi_in_0[30] 
  g9719/in_1                                                             
  g9719/z                (u)    unmapped_nand2          1  5.0           
  g9622/in_1                                                             
  g9622/z                (u)    unmapped_nand2          1  5.0           
  g9524/in_0                                                             
  g9524/z                (u)    unmapped_or2            1  5.0           
  g8689/in_0                                                             
  g8689/z                (u)    unmapped_or2            2 10.0           
  g9520/in_1                                                             
  g9520/z                (u)    unmapped_complex2       1  5.0           
  g9902/in_0                                                             
  g9902/z                       unmapped_complex2       1  1.6           
cb_parti6991/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E       <<< (P)  CKLNQD1                                  
  RC_CGIC_INST/CP               setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                     capture                           3150 R 
-------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_parti6987/retime_s2_17_reg/clk
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1123ps.
 
Cost Group 'I2C' target slack:    94 ps
Target path end-point (Pin: Yp_reg[7]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
           Pin                        Type          Fanout Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock CLK)                 <<<  launch                               0 R 
(design_mapped.sdc_line_30)      ext delay                                
Xi[3]                       (u)  in port                 7 35.0           
mul_210_10/B[3] 
  g2317/in_1                                                              
  g2317/z                   (u)  unmapped_complex2       2 10.0           
  g2297/in_0                                                              
  g2297/z                   (u)  unmapped_complex2       5 25.0           
  g2280/in_0                                                              
  g2280/z                   (u)  unmapped_nand2          3 15.0           
  g2256/in_0                                                              
  g2256/z                   (u)  unmapped_complex2       1  5.0           
  g2257/in_1                                                              
  g2257/z                   (u)  unmapped_nand2          2 10.0           
  g2244/in_1                                                              
  g2244/z                   (u)  unmapped_complex2       1  5.0           
  g2245/in_1                                                              
  g2245/z                   (u)  unmapped_nand2          4 20.0           
  g1942/in_0                                                              
  g1942/z                   (u)  unmapped_or2            1  5.0           
  g2186/in_0                                                              
  g2186/z                   (u)  unmapped_complex2       1  5.0           
  g2177/in_0                                                              
  g2177/z                   (u)  unmapped_nand2          3 15.0           
  g2163/in_1                                                              
  g2163/z                   (u)  unmapped_nand2          1  5.0           
  g2145/in_1                                                              
  g2145/z                   (u)  unmapped_nand2          3 15.0           
  g2138/in_1                                                              
  g2138/z                   (u)  unmapped_nand2          1  5.0           
  g2137/in_1                                                              
  g2137/z                   (u)  unmapped_nand2          3 15.0           
  g2133/in_1                                                              
  g2133/z                   (u)  unmapped_nand2          1  5.0           
  g2129/in_1                                                              
  g2129/z                   (u)  unmapped_nand2          2 10.0           
  g2127/in_1                                                              
  g2127/z                   (u)  unmapped_complex2       1  5.0           
  g2128/in_1                                                              
  g2128/z                   (u)  unmapped_nand2          2 10.0           
  g2124/in_0                                                              
  g2124/z                   (u)  unmapped_or2            1  5.0           
  g2125/in_1                                                              
  g2125/z                   (u)  unmapped_nand2          2 10.0           
mul_210_10/Z[7] 
cb_parti6991/mul_210_10_Z[7] 
  g9387/in_1                                                              
  g9387/z                   (u)  unmapped_complex2       1  5.0           
  g9388/in_1                                                              
  g9388/z                   (u)  unmapped_nand2          2 10.0           
  g9911/in_1                                                              
  g9911/z                   (u)  unmapped_complex2       1  5.0           
  g9355/in_1                                                              
  g9355/z                   (u)  unmapped_nand2          1  5.0           
  g9351/in_0                                                              
  g9351/z                   (u)  unmapped_complex2       1  5.0           
  g9350/in_1                                                              
  g9350/z                   (u)  unmapped_nand2          1  5.0           
  g9912/in_0                                                              
  g9912/z                   (u)  unmapped_complex2       1  5.0           
  Yp_reg[7]/d               <<<  unmapped_d_flop                          
  Yp_reg[7]/clk                  setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                      capture                           3150 R 
--------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : Xi[3]
End-point    : cb_parti6991/Yp_reg[7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2298ps.
 
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) add_unsigned_2404...
          Done restructuring (delay-based) add_unsigned_2404
        Optimizing component add_unsigned_2404...
          Restructuring (delay-based) add_unsigned_2404_180...
          Done restructuring (delay-based) add_unsigned_2404_180
        Optimizing component add_unsigned_2404_180...
          Restructuring (delay-based) mult_unsigned...
          Done restructuring (delay-based) mult_unsigned
        Optimizing component mult_unsigned...
          Restructuring (delay-based) add_unsigned_2406...
          Done restructuring (delay-based) add_unsigned_2406
        Optimizing component add_unsigned_2406...
          Restructuring (delay-based) add_unsigned_2406_181...
          Done restructuring (delay-based) add_unsigned_2406_181
        Optimizing component add_unsigned_2406_181...
          Restructuring (delay-based) cb_part_15...
          Done restructuring (delay-based) cb_part_15
        Optimizing component cb_part_15...
          Restructuring (delay-based) mult_unsigned_2400...
          Done restructuring (delay-based) mult_unsigned_2400
        Optimizing component mult_unsigned_2400...
          Restructuring (delay-based) csa_tree_R2_sub_12_18_group_196...
          Done restructuring (delay-based) csa_tree_R2_sub_12_18_group_196
        Optimizing component csa_tree_R2_sub_12_18_group_196...
          Restructuring (delay-based) cb_part_14...
          Done restructuring (delay-based) cb_part_14
        Optimizing component cb_part_14...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...
          Restructuring (delay-based) divide_unsigned_169...
          Done restructuring (delay-based) divide_unsigned_169
        Optimizing component divide_unsigned_169...
          Restructuring (delay-based) csa_tree_R1_sub_12_18_group_198...
          Done restructuring (delay-based) csa_tree_R1_sub_12_18_group_198
        Optimizing component csa_tree_R1_sub_12_18_group_198...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...
          Restructuring (delay-based) csa_tree_sub_175_16_group_192...
          Done restructuring (delay-based) csa_tree_sub_175_16_group_192
        Optimizing component csa_tree_sub_175_16_group_192...
          Restructuring (delay-based) divide_unsigned...
          Done restructuring (delay-based) divide_unsigned
        Optimizing component divide_unsigned...
          Restructuring (delay-based) mult_unsigned_1023...
          Done restructuring (delay-based) mult_unsigned_1023
        Optimizing component mult_unsigned_1023...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...
          Restructuring (delay-based) csa_tree_sub_171_15_group_194...
          Done restructuring (delay-based) csa_tree_sub_171_15_group_194
        Optimizing component csa_tree_sub_171_15_group_194...
          Restructuring (delay-based) csa_tree_sub_172_16_group_190...
          Done restructuring (delay-based) csa_tree_sub_172_16_group_190
        Optimizing component csa_tree_sub_172_16_group_190...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...
          Restructuring (delay-based) increment_unsigned_3_4...
          Done restructuring (delay-based) increment_unsigned_3_4
        Optimizing component increment_unsigned_3_4...
          Restructuring (delay-based) logic partition in lrm...
          Done restructuring (delay-based) logic partition in lrm
        Optimizing logic partition in lrm...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                      launch                                  0 R 
(design_mapped.sdc_line_32)      ext delay                      +1       1 R 
Xi[1]                            in port         9 14.7    0    +0       1 R 
mul_210_10/B[1] 
  g3082/I                                                       +0       1   
  g3082/ZN                       INVD1           1  1.5   13    +9      10 F 
  g3047/A2                                                      +0      10   
  g3047/ZN                       NR2XD0          2  3.2   86   +50      60 R 
  g3042/A1                                                      +0      60   
  g3042/ZN                       CKND2D1         2  3.1   49   +49     109 F 
  g3033/A1                                                      +0     109   
  g3033/ZN                       INR2D1          1  1.8   27   +57     166 F 
mul_210_10/Z[1] 
cb_parti6991/mul_210_10_Z[1] 
  g12604/A                                                      +0     166   
  g12604/CO                      FA1D0           1  2.8   53  +176     342 F 
  g12599/B                                                      +0     342   
  g12599/CO                      FA1D0           1  1.8   44  +135     477 F 
  g12593/A                                                      +0     477   
  g12593/CO                      FA1D0           1  1.8   43  +172     650 F 
  g12584/A                                                      +0     650   
  g12584/CO                      FA1D0           1  2.8   53  +180     830 F 
  g12578/B                                                      +0     830   
  g12578/CO                      FA1D0           1  1.8   43  +136     965 F 
  g12576/A                                                      +0     965   
  g12576/CO                      FA1D0           1  2.3   48  +176    1142 F 
  g12574/A2                                                     +0    1142   
  g12574/Z                       XOR3D1          1  1.8   38  +177    1319 F 
  g12571/A2                                                     +0    1319   
  g12571/ZN                      AOI22D1         1  1.8   74   +56    1374 R 
  g12570/B                                                      +0    1374   
  g12570/ZN                      IOA21D1         1  1.7   38   +38    1413 F 
  Yp_reg[7]/D               <<<  DFQD1                          +0    1413   
  Yp_reg[7]/CP                   setup                     0   +18    1430 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                      capture                              3150 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1720ps 
Start-point  : Xi[1]
End-point    : cb_parti6991/Yp_reg[7]/D

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
        Pin                 Type     Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)                launch                                 0 R 
cb_seqi
  retime_s3_14_reg/CP                               0             0 R 
  retime_s3_14_reg/Q       DFQD1          2  4.0   44  +117     117 R 
cb_seqi/inc_add_218_33_2_A[0] 
inc_add_218_33_2/A[1] 
  g719/A1                                                +0     117   
  g719/ZN                  CKND2D1        2  3.9   51   +44     161 F 
  g716/A1                                                +0     161   
  g716/ZN                  NR2XD1         1  3.9   49   +40     200 R 
  g714/B                                                 +0     200   
  g714/CO                  HA1D2          2  3.8   32   +66     266 R 
  g713/A1                                                +0     266   
  g713/ZN                  CKND2D1        2  3.9   51   +41     307 F 
  g710/B1                                                +0     307   
  g710/ZN                  INR2XD1        2  3.8   50   +41     348 R 
  g708/A1                                                +0     348   
  g708/ZN                  CKND2D1        2  3.9   52   +45     392 F 
  g705/B1                                                +0     392   
  g705/ZN                  INR2XD1        2  3.8   50   +41     433 R 
  g703/A1                                                +0     433   
  g703/ZN                  CKND2D1        2  3.9   52   +45     478 F 
  g700/B1                                                +0     478   
  g700/ZN                  INR2XD1        2  3.8   50   +41     519 R 
  g698/A1                                                +0     519   
  g698/ZN                  CKND2D1        2  3.9   52   +45     564 F 
  g695/B1                                                +0     564   
  g695/ZN                  INR2XD1        2  3.8   50   +41     604 R 
  g693/A1                                                +0     604   
  g693/ZN                  CKND2D1        2  3.9   52   +45     649 F 
  g690/B1                                                +0     649   
  g690/ZN                  INR2XD1        2  3.8   50   +41     690 R 
  g688/A1                                                +0     690   
  g688/ZN                  CKND2D1        2  3.9   52   +45     734 F 
  g685/B1                                                +0     734   
  g685/ZN                  INR2XD1        2  3.8   50   +41     775 R 
  g683/A1                                                +0     775   
  g683/ZN                  CKND2D1        2  3.9   52   +45     820 F 
  g680/B1                                                +0     820   
  g680/ZN                  INR2XD1        2  3.9   50   +41     861 R 
  g678/I                                                 +0     861   
  g678/ZN                  INVD1          1  2.3   22   +25     886 F 
  g677/B1                                                +0     886   
  g677/ZN                  INR2XD1        1  4.0   50   +35     921 R 
  g675/B                                                 +0     921   
  g675/CO                  HA1D1          1  4.0   46   +68     990 R 
  g674/B                                                 +0     990   
  g674/CO                  HA1D1          1  4.0   46   +68    1057 R 
  g673/B                                                 +0    1057   
  g673/CO                  HA1D1          1  4.0   46   +68    1125 R 
  g672/B                                                 +0    1125   
  g672/CO                  HA1D1          1  4.0   46   +68    1192 R 
  g671/B                                                 +0    1192   
  g671/CO                  HA1D1          1  4.0   46   +68    1260 R 
  g670/B                                                 +0    1260   
  g670/CO                  HA1D1          1  4.0   46   +68    1327 R 
  g669/B                                                 +0    1327   
  g669/CO                  HA1D1          1  4.0   46   +68    1395 R 
  g668/B                                                 +0    1395   
  g668/CO                  HA1D1          1  4.0   46   +68    1462 R 
  g667/B                                                 +0    1462   
  g667/CO                  HA1D1          1  4.0   46   +68    1530 R 
  g666/B                                                 +0    1530   
  g666/CO                  HA1D1          1  4.0   46   +68    1597 R 
  g665/B                                                 +0    1597   
  g665/CO                  HA1D1          1  3.6   43   +66    1663 R 
  g664/B                                                 +0    1663   
  g664/CO                  HA1D0          1  2.2   54   +80    1743 R 
  g663/A1                                                +0    1743   
  g663/Z                   CKXOR2D1       1  1.8   38   +91    1834 F 
inc_add_218_33_2/Z[31] 
cb_parti6989/inc_add_218_33_2_Z[30] 
  g7182/A1                                               +0    1834   
  g7182/Z                  AN2D2         11 17.2   60   +70    1904 F 
cb_parti6989/csa_tree_sub_171_15_groupi_in_0[30] 
cb_parti6991/cb_parti_csa_tree_sub_171_15_groupi_in_0[30] 
  g12636/A4                                              +0    1904   
  g12636/Z                 OR4D1         18 24.3  161  +193    2097 F 
  g12635/I                                               +0    2097   
  g12635/ZN                INVD1          2  3.4   66   +58    2155 R 
  g12634/A1                                              +0    2155   
  g12634/Z                 AN3XD1         8 10.9  104  +117    2272 R 
  g12610/B2                                              +0    2272   
  g12610/Z                 AO22D0         1  1.7   53  +106    2378 R 
  Yp_reg[0]/D         <<<  DFQD1                         +0    2378   
  Yp_reg[0]/CP             setup                    0   +37    2414 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                capture                             3150 R 
----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     736ps 
Start-point  : cb_seqi/retime_s3_14_reg/CP
End-point    : cb_parti6991/Yp_reg[0]/D

 
 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map      64158       0  N/A
 
Global incremental target info
==============================
Cost Group 'C2C' target slack:    62 ps
Target path end-point (Pin: Yp_reg[0]/D (DFQD1/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
        Pin                 Type     Fanout Load Arrival   
                                            (fF)   (ps)    
-----------------------------------------------------------
(clock CLK)           <<<  launch                      0 R 
cb_seqi
  retime_s3_14_reg/CP                                      
  retime_s3_14_reg/Q       DFQD1          2  4.0           
cb_seqi/inc_add_218_33_2_A[0] 
inc_add_218_33_2/A[1] 
  g719/A1                                                  
  g719/ZN                  CKND2D1        2  3.9           
  g716/A1                                                  
  g716/ZN                  NR2XD1         1  3.9           
  g714/B                                                   
  g714/CO                  HA1D2          2  3.8           
  g713/A1                                                  
  g713/ZN                  CKND2D1        2  3.9           
  g710/B1                                                  
  g710/ZN                  INR2XD1        2  3.8           
  g708/A1                                                  
  g708/ZN                  CKND2D1        2  3.9           
  g705/B1                                                  
  g705/ZN                  INR2XD1        2  3.8           
  g703/A1                                                  
  g703/ZN                  CKND2D1        2  3.9           
  g700/B1                                                  
  g700/ZN                  INR2XD1        2  3.8           
  g698/A1                                                  
  g698/ZN                  CKND2D1        2  3.9           
  g695/B1                                                  
  g695/ZN                  INR2XD1        2  3.8           
  g693/A1                                                  
  g693/ZN                  CKND2D1        2  3.9           
  g690/B1                                                  
  g690/ZN                  INR2XD1        2  3.8           
  g688/A1                                                  
  g688/ZN                  CKND2D1        2  3.9           
  g685/B1                                                  
  g685/ZN                  INR2XD1        2  3.8           
  g683/A1                                                  
  g683/ZN                  CKND2D1        2  3.9           
  g680/B1                                                  
  g680/ZN                  INR2XD1        2  3.9           
  g678/I                                                   
  g678/ZN                  INVD1          1  2.3           
  g677/B1                                                  
  g677/ZN                  INR2XD1        1  4.0           
  g675/B                                                   
  g675/CO                  HA1D1          1  4.0           
  g674/B                                                   
  g674/CO                  HA1D1          1  4.0           
  g673/B                                                   
  g673/CO                  HA1D1          1  4.0           
  g672/B                                                   
  g672/CO                  HA1D1          1  4.0           
  g671/B                                                   
  g671/CO                  HA1D1          1  4.0           
  g670/B                                                   
  g670/CO                  HA1D1          1  4.0           
  g669/B                                                   
  g669/CO                  HA1D1          1  4.0           
  g668/B                                                   
  g668/CO                  HA1D1          1  4.0           
  g667/B                                                   
  g667/CO                  HA1D1          1  4.0           
  g666/B                                                   
  g666/CO                  HA1D1          1  4.0           
  g665/B                                                   
  g665/CO                  HA1D1          1  3.6           
  g664/B                                                   
  g664/CO                  HA1D0          1  2.2           
  g663/A1                                                  
  g663/Z                   CKXOR2D1       1  1.8           
inc_add_218_33_2/Z[31] 
cb_parti6989/inc_add_218_33_2_Z[30] 
  g7182/A1                                                 
  g7182/Z                  AN2D2         11 17.2           
cb_parti6989/csa_tree_sub_171_15_groupi_in_0[30] 
cb_parti6991/cb_parti_csa_tree_sub_171_15_groupi_in_0[30] 
  g12636/A4                                                
  g12636/Z                 OR4D1         18 24.3           
  g12635/I                                                 
  g12635/ZN                INVD1          2  3.4           
  g12634/A1                                                
  g12634/Z                 AN3XD1         8 10.9           
  g12610/B2                                                
  g12610/Z                 AO22D0         1  1.7           
  Yp_reg[0]/D         <<<  DFQD1                           
  Yp_reg[0]/CP             setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                capture                  3150 R 
-----------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_seqi/retime_s3_14_reg/CP
End-point    : cb_parti6991/Yp_reg[0]/D

The global mapper estimates a slack for this path of 515ps.
 
Cost Group 'I2C' target slack:    63 ps
Target path end-point (Pin: Yp_reg[7]/D (DFQD1/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
           Pin                    Type      Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock CLK)                 <<<  launch                       0 R 
(design_mapped.sdc_line_32)      ext delay                        
Xi[1]                            in port         9 14.7           
mul_210_10/B[1] 
  g3082/I                                                         
  g3082/ZN                       INVD1           1  1.5           
  g3047/A2                                                        
  g3047/ZN                       NR2XD0          2  3.2           
  g3042/A1                                                        
  g3042/ZN                       CKND2D1         2  3.1           
  g3033/A1                                                        
  g3033/ZN                       INR2D1          1  1.8           
mul_210_10/Z[1] 
cb_parti6991/mul_210_10_Z[1] 
  g12604/A                                                        
  g12604/CO                      FA1D0           1  2.8           
  g12599/B                                                        
  g12599/CO                      FA1D0           1  1.8           
  g12593/A                                                        
  g12593/CO                      FA1D0           1  1.8           
  g12584/A                                                        
  g12584/CO                      FA1D0           1  2.8           
  g12578/B                                                        
  g12578/CO                      FA1D0           1  1.8           
  g12576/A                                                        
  g12576/CO                      FA1D0           1  2.3           
  g12574/A2                                                       
  g12574/Z                       XOR3D1          1  1.8           
  g12571/A2                                                       
  g12571/ZN                      AOI22D1         1  1.8           
  g12570/B                                                        
  g12570/ZN                      IOA21D1         1  1.7           
  Yp_reg[7]/D               <<<  DFQD1                            
  Yp_reg[7]/CP                   setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                      capture                   3150 R 
------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : Xi[1]
End-point    : cb_parti6991/Yp_reg[7]/D

The global mapper estimates a slack for this path of 1840ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
           Pin                    Type      Fanout Load Slew Delay Arrival   
                                                   (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------
(clock CLK)                      launch                                  0 R 
(design_mapped.sdc_line_32)      ext delay                      +1       1 R 
Xi[1]                            in port         9 14.4    0    +0       1 R 
mul_210_10/B[1] 
  g3084/A1                                                      +0       1   
  g3084/ZN                       INR2D1          2  3.2   90   +69      70 R 
  g3042/A1                                                      +0      70   
  g3042/ZN                       CKND2D1         2  3.1   50   +50     120 F 
  g3033/A1                                                      +0     120   
  g3033/ZN                       INR2D1          1  1.8   27   +58     177 F 
mul_210_10/Z[1] 
cb_parti6991/mul_210_10_Z[1] 
  g12604/A                                                      +0     177   
  g12604/CO                      FA1D0           1  2.8   53  +176     353 F 
  g12599/B                                                      +0     353   
  g12599/CO                      FA1D0           1  1.8   44  +135     488 F 
  g12593/A                                                      +0     488   
  g12593/CO                      FA1D0           1  1.8   43  +172     661 F 
  g12584/A                                                      +0     661   
  g12584/CO                      FA1D0           1  2.8   53  +180     841 F 
  g12578/B                                                      +0     841   
  g12578/CO                      FA1D0           1  1.8   43  +136     976 F 
  g12576/A                                                      +0     976   
  g12576/CO                      FA1D0           1  2.3   48  +176    1153 F 
  g12574/A2                                                     +0    1153   
  g12574/Z                       XOR3D1          1  1.8   38  +177    1330 F 
  g12571/A2                                                     +0    1330   
  g12571/ZN                      AOI22D1         1  1.8   74   +56    1386 R 
  g12570/B                                                      +0    1386   
  g12570/ZN                      IOA21D1         1  1.7   38   +38    1424 F 
  Yp_reg[7]/D               <<<  DFQD1                          +0    1424   
  Yp_reg[7]/CP                   setup                     0   +18    1441 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                      capture                              3150 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    1709ps 
Start-point  : Xi[1]
End-point    : cb_parti6991/Yp_reg[7]/D

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
        Pin                 Type     Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)                launch                                 0 R 
cb_seqi
  retime_s3_14_reg/CP                               0             0 R 
  retime_s3_14_reg/Q       DFQD1          2  4.0   44  +117     117 R 
cb_seqi/inc_add_218_33_2_A[0] 
inc_add_218_33_2/A[1] 
  g719/A1                                                +0     117   
  g719/ZN                  CKND2D1        2  3.7   49   +42     160 F 
  g729/B1                                                +0     160   
  g729/ZN                  INR2D1         1  3.8   88   +63     223 R 
  g714/B                                                 +0     223   
  g714/CO                  HA1D2          2  3.7   32   +74     297 R 
  g713/A1                                                +0     297   
  g713/ZN                  CKND2D1        2  3.7   49   +39     337 F 
  g710/B1                                                +0     337   
  g710/ZN                  INR2D1         2  3.7   87   +62     399 R 
  g708/A1                                                +0     399   
  g708/ZN                  CKND2D1        2  3.7   54   +53     452 F 
  g705/B1                                                +0     452   
  g705/ZN                  INR2D1         2  3.7   87   +64     516 R 
  g703/A1                                                +0     516   
  g703/ZN                  CKND2D1        2  3.7   54   +53     569 F 
  g700/B1                                                +0     569   
  g700/ZN                  INR2D1         2  3.7   87   +64     632 R 
  g698/A1                                                +0     632   
  g698/ZN                  CKND2D1        2  3.7   54   +53     686 F 
  g695/B1                                                +0     686   
  g695/ZN                  INR2D1         2  3.7   87   +64     749 R 
  g693/A1                                                +0     749   
  g693/ZN                  CKND2D1        2  3.7   54   +53     802 F 
  g690/B1                                                +0     802   
  g690/ZN                  INR2D1         2  3.7   87   +64     866 R 
  g688/A1                                                +0     866   
  g688/ZN                  CKND2D1        2  3.7   54   +53     919 F 
  g685/B1                                                +0     919   
  g685/ZN                  INR2D1         2  3.7   87   +64     983 R 
  g683/A1                                                +0     983   
  g683/ZN                  CKND2D1        2  3.7   54   +53    1036 F 
  g680/B1                                                +0    1036   
  g680/ZN                  INR2D1         2  3.8   89   +65    1100 R 
  g2/A2                                                  +0    1100   
  g2/Z                     AN2XD1         1  3.5   41   +71    1171 R 
  g675/B                                                 +0    1171   
  g675/CO                  HA1D0          1  3.5   74   +92    1263 R 
  g674/B                                                 +0    1263   
  g674/CO                  HA1D0          1  3.5   74   +99    1362 R 
  g673/B                                                 +0    1362   
  g673/CO                  HA1D0          1  3.9   80  +102    1464 R 
  g672/B                                                 +0    1464   
  g672/CO                  HA1D1          1  3.9   45   +74    1539 R 
  g671/B                                                 +0    1539   
  g671/CO                  HA1D1          1  3.9   45   +67    1606 R 
  g670/B                                                 +0    1606   
  g670/CO                  HA1D1          1  3.5   42   +65    1670 R 
  g669/B                                                 +0    1670   
  g669/CO                  HA1D0          1  3.9   80   +95    1766 R 
  g668/B                                                 +0    1766   
  g668/CO                  HA1D1          1  3.9   45   +74    1840 R 
  g667/B                                                 +0    1840   
  g667/CO                  HA1D1          1  3.9   45   +67    1907 R 
  g666/B                                                 +0    1907   
  g666/CO                  HA1D1          1  3.9   45   +67    1974 R 
  g665/B                                                 +0    1974   
  g665/CO                  HA1D1          1  3.5   42   +65    2039 R 
  g664/B                                                 +0    2039   
  g664/CO                  HA1D0          1  2.1   52   +79    2118 R 
  g663/A1                                                +0    2118   
  g663/Z                   CKXOR2D1       1  1.8   38   +90    2209 F 
inc_add_218_33_2/Z[31] 
cb_parti6989/inc_add_218_33_2_Z[30] 
  g7182/A1                                               +0    2209   
  g7182/Z                  AN2XD1        11 17.2   97   +86    2294 F 
cb_parti6989/csa_tree_sub_171_15_groupi_in_0[30] 
cb_parti6991/cb_parti_csa_tree_sub_171_15_groupi_in_0[30] 
  g12636/A4                                              +0    2294   
  g12636/Z                 OR4D1         18 24.3  162  +200    2495 F 
  g12635/I                                               +0    2495   
  g12635/ZN                INVD1          2  3.4   66   +58    2553 R 
  g12634/A1                                              +0    2553   
  g12634/Z                 AN3XD1         8 10.8  107  +117    2670 R 
  g12573/B1                                              +0    2670   
  g12573/Z                 AO22D0         1  1.7   53  +110    2780 R 
  Yp_reg[6]/D         <<<  DFQD1                         +0    2780   
  Yp_reg[6]/CP             setup                    0   +37    2817 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                capture                             3150 R 
----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     333ps 
Start-point  : cb_seqi/retime_s3_14_reg/CP
End-point    : cb_parti6991/Yp_reg[6]/D

 
 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc      63561       0  N/A
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'lrm' in file 'fv/lrm/rtl_to_g1.do' ...
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'incremental_opto', value: '0' (default: '1')
        : Some Tcl variables are used internally to enable features that are not officially supported.

  Done mapping lrm
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2MAP: 719 sec., 616.23 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

  Incrementally optimizing lrm
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt       63561       0         0        0
 const_prop      63559       0         0        0
 simp_cc_in      63549       0         0        0
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      63549       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'crr_max_tries', value: '300' (default: '87')

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_200         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_300         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_400         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_111         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_210         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_110         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_101         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_201         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_211         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc        63549       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0

 incr_drc        63558       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         2  (        1 /        1 )  16
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

 init_area       63558       0         0        0
 rem_buf         63539       0         0        0
 rem_inv         63434       0         0        0
 merge_bi        63418       0         0        0
 seq_res_ar      63397       0         0        0
 io_phase        63397       0         0        0
 gate_comp       63240       0         0        0
 gcomp_mog       62686       0         0        0
 glob_area       62668       0         0        0
 area_down       62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
      undup         0  (        0 /        0 )  44
    rem_buf         5  (        5 /        5 )  53
    rem_inv        35  (       34 /       34 )  358
   merge_bi         3  (        3 /        3 )  22
 rem_inv_qb         0  (        0 /        0 )  2
 seq_res_area         7  (        1 /        1 )  2352
   io_phase        99  (        2 /        2 )  208
  gate_comp       401  (       99 /       99 )  2707
  gcomp_mog       299  (      276 /      276 )  2208
  glob_area       120  (       21 /      120 )  169
  area_down        31  (       21 /       21 )  718
    rem_buf         0  (        0 /        0 )  0
    rem_inv         1  (        0 /        0 )  4
   merge_bi         0  (        0 /        0 )  4
 rem_inv_qb         0  (        0 /        0 )  1

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_200         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_300         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_400         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_111         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_210         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_110         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_101         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_201         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
    crr_211         0  (        0 /        0 )  0
   crr_glob         0  (        0 /        0 )  0
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc        62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

 init_area       62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
      undup         0  (        0 /        0 )  44
    rem_buf         0  (        0 /        0 )  0
    rem_inv         1  (        0 /        0 )  1
   merge_bi         0  (        0 /        0 )  4
 rem_inv_qb         0  (        0 /        0 )  1
   io_phase        87  (        0 /        0 )  183
  gate_comp       296  (        0 /        0 )  2081
  gcomp_mog        23  (        0 /        0 )  1149
  glob_area        50  (        0 /       50 )  78
  area_down         8  (        0 /        0 )  130

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
   move_for         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
     rem_bi         0  (        0 /        0 )  0
    offload         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
  merge_bit         0  (        0 /        0 )  0
 merge_idrvr         0  (        0 /        0 )  0
 merge_iload         0  (        0 /        0 )  0
 merge_idload         0  (        0 /        0 )  0
 merge_drvr         0  (        0 /        0 )  0
 merge_load         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
   mb_split         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0
  gate_deco         0  (        0 /        0 )  0
  gcomp_tim         0  (        0 /        0 )  0

 init_drc        62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
  crit_swap         0  (        0 /        0 )  0
  mux2_swap         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  load_swap         0  (        0 /        0 )  0
       fopt         0  (        0 /        0 )  0
   setup_dn         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
  load_isol         0  (        0 /        0 )  0
      phase         0  (        0 /        0 )  0
   in_phase         0  (        0 /        0 )  0
     decomp         0  (        0 /        0 )  0
   p_decomp         0  (        0 /        0 )  0
   levelize         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
 mux_retime         0  (        0 /        0 )  0
        exp         0  (        0 /        0 )  0

 init_drc        62653       0         0        0

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


  Done mapping lrm
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after INCR: 743 sec., 616.23 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.

EC INFO: Total cpu-time and memory after ASSIGN: 744 sec., 616.23 MBytes.

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.

EC INFO: Total cpu-time and memory after WRITE: 751 sec., 616.23 MBytes.

  Setting attribute of root '/': 'interconnect_mode' = wireload
  Setting attribute of design 'lrm': 'force_wireload' = none
  Setting attribute of root '/': 'wireload_mode' = top
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'lrm'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 14 2017  02:38:23 pm
  Module:                 lrm
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

          Pin               Type     Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock CLK)                launch                                 0 R 
retime_s3_14_reg/CP                                 0             0 R 
retime_s3_14_reg/Q         DFQD1          2  2.8   35  +112     112 R 
inc_add_218_33_2/A[1] 
inc_add_218_33_2/g719/A1                                 +0     112   
inc_add_218_33_2/g719/ZN   CKND2D1        2  2.8   40   +35     146 F 
inc_add_218_33_2/g729/B1                                 +0     146   
inc_add_218_33_2/g729/ZN   INR2D1         1  3.1   76   +55     201 R 
inc_add_218_33_2/g714/B                                  +0     201   
inc_add_218_33_2/g714/CO   HA1D0          2  2.8   63   +93     294 R 
inc_add_218_33_2/g713/A1                                 +0     294   
inc_add_218_33_2/g713/ZN   CKND2D1        2  2.8   43   +42     336 F 
inc_add_218_33_2/g710/B1                                 +0     336   
inc_add_218_33_2/g710/ZN   INR2D1         2  2.8   71   +52     389 R 
inc_add_218_33_2/g708/A1                                 +0     389   
inc_add_218_33_2/g708/ZN   CKND2D1        2  2.8   44   +44     432 F 
inc_add_218_33_2/g705/B1                                 +0     432   
inc_add_218_33_2/g705/ZN   INR2D1         2  2.8   71   +53     485 R 
inc_add_218_33_2/g703/A1                                 +0     485   
inc_add_218_33_2/g703/ZN   CKND2D1        2  2.8   44   +44     529 F 
inc_add_218_33_2/g700/B1                                 +0     529   
inc_add_218_33_2/g700/ZN   INR2D1         2  2.8   71   +53     582 R 
inc_add_218_33_2/g698/A1                                 +0     582   
inc_add_218_33_2/g698/ZN   CKND2D1        2  2.8   44   +44     626 F 
inc_add_218_33_2/g695/B1                                 +0     626   
inc_add_218_33_2/g695/ZN   INR2D1         2  2.8   71   +53     678 R 
inc_add_218_33_2/g693/A1                                 +0     678   
inc_add_218_33_2/g693/ZN   CKND2D1        2  2.8   44   +44     722 F 
inc_add_218_33_2/g690/B1                                 +0     722   
inc_add_218_33_2/g690/ZN   INR2D1         2  2.8   71   +53     775 R 
inc_add_218_33_2/g688/A1                                 +0     775   
inc_add_218_33_2/g688/ZN   CKND2D1        2  2.8   44   +44     819 F 
inc_add_218_33_2/g685/B1                                 +0     819   
inc_add_218_33_2/g685/ZN   INR2D1         2  2.8   71   +53     872 R 
inc_add_218_33_2/g683/A1                                 +0     872   
inc_add_218_33_2/g683/ZN   CKND2D1        2  2.8   44   +44     915 F 
inc_add_218_33_2/g680/B1                                 +0     915   
inc_add_218_33_2/g680/ZN   INR2D1         2  2.9   73   +54     969 R 
inc_add_218_33_2/g2/A2                                   +0     969   
inc_add_218_33_2/g2/Z      AN2XD1         1  3.1   38   +66    1035 R 
inc_add_218_33_2/g675/B                                  +0    1035   
inc_add_218_33_2/g675/CO   HA1D0          1  3.1   68   +88    1123 R 
inc_add_218_33_2/g674/B                                  +0    1123   
inc_add_218_33_2/g674/CO   HA1D0          1  3.1   68   +94    1217 R 
inc_add_218_33_2/g673/B                                  +0    1217   
inc_add_218_33_2/g673/CO   HA1D0          1  3.1   68   +94    1311 R 
inc_add_218_33_2/g672/B                                  +0    1311   
inc_add_218_33_2/g672/CO   HA1D0          1  3.1   68   +94    1405 R 
inc_add_218_33_2/g671/B                                  +0    1405   
inc_add_218_33_2/g671/CO   HA1D0          1  3.1   68   +94    1499 R 
inc_add_218_33_2/g670/B                                  +0    1499   
inc_add_218_33_2/g670/CO   HA1D0          1  3.1   68   +94    1593 R 
inc_add_218_33_2/g669/B                                  +0    1593   
inc_add_218_33_2/g669/CO   HA1D0          1  3.1   68   +94    1687 R 
inc_add_218_33_2/g668/B                                  +0    1687   
inc_add_218_33_2/g668/CO   HA1D0          1  3.1   68   +94    1781 R 
inc_add_218_33_2/g667/B                                  +0    1781   
inc_add_218_33_2/g667/CO   HA1D0          1  3.1   68   +94    1875 R 
inc_add_218_33_2/g666/B                                  +0    1875   
inc_add_218_33_2/g666/CO   HA1D0          1  3.1   68   +94    1969 R 
inc_add_218_33_2/g665/B                                  +0    1969   
inc_add_218_33_2/g665/CO   HA1D0          1  3.1   68   +94    2063 R 
inc_add_218_33_2/g664/B                                  +0    2063   
inc_add_218_33_2/g664/CO   HA1D0          1  1.7   46   +81    2144 R 
inc_add_218_33_2/g663/A1                                 +0    2144   
inc_add_218_33_2/g663/Z    CKXOR2D1       1  1.2   35   +85    2229 F 
inc_add_218_33_2/Z[31] 
g7182/A1                                                 +0    2229   
g7182/Z                    AN2XD1        11 11.8   69   +70    2299 F 
g12636/A4                                                +0    2299   
g12636/Z                   OR4D1         18 16.8  123  +169    2468 F 
g12635/I                                                 +0    2468   
g12635/ZN                  INVD1          2  2.3   50   +44    2512 R 
g12634/A1                                                +0    2512   
g12634/Z                   AN3XD1         8  7.0   82   +96    2608 R 
g12573/B1                                                +0    2608   
g12573/Z                   AO22D0         1  1.1   44   +98    2706 R 
Yp_reg[6]/D                DFQD1                         +0    2706   
Yp_reg[6]/CP               setup                    0   +35    2740 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                capture                             3150 R 
----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     410ps 
Start-point  : retime_s3_14_reg/CP
End-point    : Yp_reg[6]/D


EC INFO: Total cpu-time and memory after FINAL: 753 sec., 616.23 MBytes.


EC INFO: End at: 12/14/2017 14:38:23

EC INFO: Elapsed-time: 751 seconds

Normal exit.
Finished compileDesign (elapsed-time: 754 seconds, or 0:12:34).

Loading Lef file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Thu Dec 14 14:38:23 2017
viaInitial ends at Thu Dec 14 14:38:23 2017
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './r2g_output/r2g.v'

*** Memory Usage v#8 (Current mem = 464.887M, initial mem = 59.199M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=464.9M) ***
Top level cell is lrm.
Reading max timing library './../encounter/libdir/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 811 cells in library 'tcbn65gpluswc' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.03min, mem=32.5M, fe_cpu=0.17min, fe_mem=497.4M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lrm ...
*** Netlist is unique.
** info: there are 866 modules.
** info: there are 13482 stdCell insts.

*** Memory Usage v#8 (Current mem = 510.754M, initial mem = 59.199M) ***
CTE reading timing constraint file './r2g_output/r2g.sdc' ...
lrm
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 9, 10 of File ./r2g_output/r2g.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=523.8M) ***
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#18 (mem=526.1M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.4 mem=545.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.8 mem=564.3M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=13482 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=15237 #term=53583 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=45
stdCell: 13482 single + 0 double + 0 multi
Total standard cell length = 25.4174 (mm), area = 0.0458 (mm^2)
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 127087 (45751 um^2) / alloc_area 181476 (65331 um^2).
Pin Density = 0.422.
            = total # of pins 53583 / total Instance area 127087.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.307e-09 (7.67e-10 5.40e-10)
              Est.  stn bbox = 1.307e-09 (7.67e-10 5.40e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 598.8M
Iteration  2: Total net bbox = 1.307e-09 (7.67e-10 5.40e-10)
              Est.  stn bbox = 1.307e-09 (7.67e-10 5.40e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 598.8M
Iteration  3: Total net bbox = 6.830e+03 (3.43e+03 3.40e+03)
              Est.  stn bbox = 6.830e+03 (3.43e+03 3.40e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 600.0M
Iteration  4: Total net bbox = 1.329e+05 (6.43e+04 6.86e+04)
              Est.  stn bbox = 1.329e+05 (6.43e+04 6.86e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 600.0M
Iteration  5: Total net bbox = 1.880e+05 (8.27e+04 1.05e+05)
              Est.  stn bbox = 1.880e+05 (8.27e+04 1.05e+05)
              cpu = 0:00:04.0 real = 0:00:04.0 mem = 600.0M
Iteration  6: Total net bbox = 1.997e+05 (9.71e+04 1.03e+05)
              Est.  stn bbox = 1.997e+05 (9.71e+04 1.03e+05)
              cpu = 0:00:04.1 real = 0:00:04.0 mem = 599.9M
Iteration  7: Total net bbox = 2.052e+05 (1.02e+05 1.03e+05)
              Est.  stn bbox = 2.882e+05 (1.43e+05 1.45e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 597.5M
Iteration  8: Total net bbox = 2.052e+05 (1.02e+05 1.03e+05)
              Est.  stn bbox = 2.882e+05 (1.43e+05 1.45e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 597.5M
Iteration  9: Total net bbox = 2.039e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.886e+05 (1.44e+05 1.45e+05)
              cpu = 0:00:03.3 real = 0:00:03.0 mem = 599.5M
Iteration 10: Total net bbox = 2.039e+05 (1.02e+05 1.02e+05)
              Est.  stn bbox = 2.886e+05 (1.44e+05 1.45e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 599.5M
Iteration 11: Total net bbox = 2.181e+05 (1.10e+05 1.08e+05)
              Est.  stn bbox = 3.027e+05 (1.53e+05 1.50e+05)
              cpu = 0:00:06.5 real = 0:00:07.0 mem = 601.5M
Iteration 12: Total net bbox = 2.181e+05 (1.10e+05 1.08e+05)
              Est.  stn bbox = 3.027e+05 (1.53e+05 1.50e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 601.5M
Iteration 13: Total net bbox = 2.273e+05 (1.19e+05 1.08e+05)
              Est.  stn bbox = 3.126e+05 (1.62e+05 1.51e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 601.5M
*** cost = 2.273e+05 (1.19e+05 1.08e+05) (cpu for global=0:00:27.7) real=0:00:28.0***
Info: 4 clock gating cells identified, 4 (on average) moved
Core Placement runtime cpu: 0:00:20.8 real: 0:00:22.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 3513 insts, mean move: 0.61 um, max move: 4.60 um
	max move on inst (csa_tree_sub_172_16_groupi/g81132): (199.20, 140.40) --> (196.40, 138.60)
Placement tweakage begins.
wire length = 2.283e+05 = 1.199e+05 H + 1.085e+05 V
wire length = 2.118e+05 = 1.038e+05 H + 1.080e+05 V
Placement tweakage ends.
move report: tweak moves 4332 insts, mean move: 2.99 um, max move: 20.40 um
	max move on inst (csa_tree_sub_171_15_groupi/g98240): (175.60, 239.40) --> (155.20, 239.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 6456 insts, mean move: 2.15 um, max move: 20.20 um
	max move on inst (csa_tree_sub_171_15_groupi/g98240): (175.40, 239.40) --> (155.20, 239.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        20.20 um
  inst (csa_tree_sub_171_15_groupi/g98240) with max move: (175.4, 239.4) -> (155.2, 239.4)
  mean    (X+Y) =         2.15 um
Total instances flipped for WireLenOpt: 204
Total instances flipped, including legalization: 5072
Total instances moved : 6456
*** cpu=0:00:01.9   mem=600.7M  mem(used)=6.2M***
Total net length = 2.119e+05 (1.038e+05 1.081e+05) (ext = 3.559e+03)
*** End of Placement (cpu=0:00:35.2, real=0:00:35.0, mem=600.5M) ***
default core: bins with density >  0.75 = 21.3 % ( 48 / 225 )
*** Free Virtual Timing Model ...(mem=551.1M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=548.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-1600 -1600) (513020 512800)
coreBox:    (0 0) (511420 511200)
Number of multi-gpin terms=1049, multi-gpins=2098, moved blk term=0/0

Phase 1a route (0:00:00.1 559.9M):
Est net length = 2.672e+05um = 1.306e+05H + 1.365e+05V
Usage: (20.5%H 20.7%V) = (1.510e+05um 2.204e+05um) = (150324 122232)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 562.4M):
Usage: (20.5%H 20.7%V) = (1.506e+05um 2.204e+05um) = (149918 122232)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 562.4M):
Usage: (20.4%H 20.7%V) = (1.504e+05um 2.203e+05um) = (149724 122154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 562.4M):
Usage: (20.4%H 20.7%V) = (1.504e+05um 2.203e+05um) = (149724 122154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 563.0M):
Usage: (20.4%H 20.7%V) = (1.504e+05um 2.203e+05um) = (149724 122154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (20.4%H 20.7%V) = (1.504e+05um 2.203e+05um) = (149724 122154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	3	 0.01%
  4:	5	 0.01%	64	 0.18%
  5:	12	 0.03%	128	 0.35%
  6:	28	 0.08%	235	 0.65%
  7:	88	 0.24%	395	 1.09%
  8:	152	 0.42%	711	 1.96%
  9:	258	 0.71%	1220	 3.37%
 10:	528	 1.46%	2043	 5.64%
 11:	856	 2.36%	3311	 9.14%
 12:	1279	 3.53%	5331	14.72%
 13:	2227	 6.15%	6929	19.14%
 14:	3115	 8.60%	6813	18.82%
 15:	4515	12.47%	5285	14.60%
 16:	5692	15.72%	3047	 8.41%
 17:	6006	16.59%	599	 1.65%
 18:	5328	14.71%	57	 0.16%
 19:	3668	10.13%	30	 0.08%
 20:	2453	 6.77%	8	 0.02%

Global route (cpu=0.4s real=0.0s 560.5M)
Phase 1l route (0:00:00.6 560.9M):


*** After '-updateRemainTrks' operation: 

Usage: (21.1%H 21.6%V) = (1.550e+05um 2.294e+05um) = (154322 127194)
Overflow: 1 = 0 (0.00% H) + 1 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	1	 0.00%
--------------------------------------
  0:	0	 0.00%	7	 0.02%
  1:	0	 0.00%	15	 0.04%
  2:	0	 0.00%	22	 0.06%
  3:	1	 0.00%	64	 0.18%
  4:	14	 0.04%	142	 0.39%
  5:	26	 0.07%	197	 0.54%
  6:	47	 0.13%	378	 1.04%
  7:	110	 0.30%	508	 1.40%
  8:	199	 0.55%	797	 2.20%
  9:	319	 0.88%	1260	 3.48%
 10:	611	 1.69%	2088	 5.77%
 11:	930	 2.57%	3303	 9.12%
 12:	1413	 3.90%	5136	14.18%
 13:	2275	 6.28%	6756	18.66%
 14:	3253	 8.98%	6643	18.35%
 15:	4479	12.37%	5175	14.29%
 16:	5616	15.51%	3029	 8.37%
 17:	5903	16.30%	594	 1.64%
 18:	5144	14.21%	60	 0.17%
 19:	3518	 9.72%	27	 0.07%
 20:	2352	 6.50%	8	 0.02%



*** Completed Phase 1 route (0:00:01.1 559.0M) ***


Total length: 2.755e+05um, number of vias: 114040
M1(H) length: 4.365e+00um, number of vias: 53538
M2(V) length: 8.616e+04um, number of vias: 48833
M3(H) length: 1.091e+05um, number of vias: 9060
M4(V) length: 5.118e+04um, number of vias: 1883
M5(H) length: 2.049e+04um, number of vias: 714
M6(V) length: 8.542e+03um, number of vias: 8
M7(H) length: 1.600e+00um, number of vias: 4
M8(V) length: 8.000e+00um
*** Completed Phase 2 route (0:00:00.7 572.8M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=572.8M) ***
Peak Memory Usage was 570.7M 
*** Finished trialRoute (cpu=0:00:01.8 mem=572.8M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.002762(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:37, real = 0: 0:37, mem = 572.8M **
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setFPlanRowSpacingAndType 1.8 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 0.8 0.599994 20.0 20.0 20.0 20.0
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> addRing -spacing_bottom 1 -width_left 8 -width_bottom 8 -width_top 8 -spacing_top 1 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 8 -around core -jog_distance 0.1 -offset_bottom 1 -layer_top M1 -threshold 0.1 -offset_left 1 -spacing_right 1 -spacing_left 1 -offset_right 1 -offset_top 1 -layer_right M2 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer_left M2

**WARN: (ENCPP-136):	The currently specified top spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 8.0000 and 8.0000.
**WARN: (ENCPP-136):	The currently specified bottom spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 8.0000 and 8.0000.
**WARN: (ENCPP-136):	The currently specified left spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 8.0000 and 8.0000.
**WARN: (ENCPP-136):	The currently specified right spacing 1.0000 is less than the required spacing 1.5000 for widths specified as 8.0000 and 8.0000.
The power planner created 9 wires.
*** Ending Ring Generation (totcpu=0:00:00.1, real=0:00:00.0, mem=597.1M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Extraction called for design 'lrm' of instances=13482 and nets=15297 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 597.176M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 608.6M, InitMEM = 608.6M)
Start delay calculation (mem=608.598M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:00.0 mem=609.906M 0)
*** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 609.9M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 28 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.5) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=593.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.4 mem=604.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.8 mem=623.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=13454 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=15209 #term=53527 #term/net=3.52, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=45
stdCell: 13454 single + 0 double + 0 multi
Total standard cell length = 25.4006 (mm), area = 0.0457 (mm^2)
**WARN: (ENCSP-368):	Found 56  mis-aligned rows. May cause illegal placement.
Average module density = 0.596.
Density for the design = 0.596.
       = stdcell_area 127003 (45721 um^2) / alloc_area 213024 (76689 um^2).
Pin Density = 0.421.
            = total # of pins 53527 / total Instance area 127003.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.369e+04 (1.54e+04 8.25e+03)
              Est.  stn bbox = 2.369e+04 (1.54e+04 8.25e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 637.4M
Iteration  2: Total net bbox = 2.369e+04 (1.54e+04 8.25e+03)
              Est.  stn bbox = 2.369e+04 (1.54e+04 8.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 637.4M
Iteration  3: Total net bbox = 2.508e+04 (1.61e+04 8.95e+03)
              Est.  stn bbox = 2.508e+04 (1.61e+04 8.95e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 637.7M
Iteration  4: Total net bbox = 1.591e+05 (8.36e+04 7.55e+04)
              Est.  stn bbox = 1.591e+05 (8.36e+04 7.55e+04)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 637.7M
Iteration  5: Total net bbox = 2.690e+05 (1.27e+05 1.42e+05)
              Est.  stn bbox = 2.690e+05 (1.27e+05 1.42e+05)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 637.7M
Iteration  6: Total net bbox = 2.761e+05 (1.35e+05 1.41e+05)
              Est.  stn bbox = 2.761e+05 (1.35e+05 1.41e+05)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 637.7M
Iteration  7: Total net bbox = 2.756e+05 (1.35e+05 1.40e+05)
              Est.  stn bbox = 3.737e+05 (1.82e+05 1.92e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 631.9M
Iteration  8: Total net bbox = 2.756e+05 (1.35e+05 1.40e+05)
              Est.  stn bbox = 3.737e+05 (1.82e+05 1.92e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 631.9M
Iteration  9: Total net bbox = 2.667e+05 (1.31e+05 1.36e+05)
              Est.  stn bbox = 3.663e+05 (1.79e+05 1.88e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 632.9M
Iteration 10: Total net bbox = 2.667e+05 (1.31e+05 1.36e+05)
              Est.  stn bbox = 3.663e+05 (1.79e+05 1.88e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 632.9M
Iteration 11: Total net bbox = 2.709e+05 (1.35e+05 1.36e+05)
              Est.  stn bbox = 2.709e+05 (1.35e+05 1.36e+05)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 639.8M
Iteration 12: Total net bbox = 2.724e+05 (1.36e+05 1.36e+05)
              Est.  stn bbox = 3.714e+05 (1.84e+05 1.88e+05)
              cpu = 0:00:06.7 real = 0:00:06.0 mem = 636.1M
Iteration 13: Total net bbox = 2.724e+05 (1.36e+05 1.36e+05)
              Est.  stn bbox = 3.714e+05 (1.84e+05 1.88e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 636.1M
Iteration 14: Total net bbox = 2.912e+05 (1.47e+05 1.44e+05)
              Est.  stn bbox = 3.909e+05 (1.94e+05 1.97e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 636.1M
*** cost = 2.912e+05 (1.47e+05 1.44e+05) (cpu for global=0:00:20.9) real=0:00:21.0***
Info: 4 clock gating cells identified, 4 (on average) moved
Core Placement runtime cpu: 0:00:13.9 real: 0:00:13.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.7, Real Time = 0:00:01.0
move report: preRPlace moves 5637 insts, mean move: 0.80 um, max move: 5.60 um
	max move on inst (csa_tree_sub_175_16_groupi/g96603): (245.40, 295.40) --> (247.40, 291.80)
Placement tweakage begins.
wire length = 2.926e+05 = 1.472e+05 H + 1.453e+05 V
wire length = 2.733e+05 = 1.302e+05 H + 1.431e+05 V
Placement tweakage ends.
move report: tweak moves 6593 insts, mean move: 3.72 um, max move: 25.80 um
	max move on inst (csa_tree_sub_171_15_groupi/g96350): (127.60, 198.20) --> (105.40, 194.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9239 insts, mean move: 2.87 um, max move: 25.60 um
	max move on inst (csa_tree_sub_171_15_groupi/g96350): (127.40, 198.20) --> (105.40, 194.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.60 um
  inst (csa_tree_sub_171_15_groupi/g96350) with max move: (127.4, 198.2) -> (105.4, 194.6)
  mean    (X+Y) =         2.87 um
Total instances flipped for WireLenOpt: 165
Total instances flipped, including legalization: 3002
Total instances moved : 9239
*** cpu=0:00:02.2   mem=629.4M  mem(used)=1.3M***
Total net length = 2.736e+05 (1.303e+05 1.433e+05) (ext = 3.099e+03)
*** End of Placement (cpu=0:00:28.2, real=0:00:28.0, mem=629.2M) ***
default core: bins with density >  0.75 = 4.92 % ( 13 / 264 )
*** Free Virtual Timing Model ...(mem=586.9M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=586.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (841010 681200)
coreBox:    (40000 40000) (801010 641200)
Number of multi-gpin terms=1012, multi-gpins=2024, moved blk term=0/0

Phase 1a route (0:00:00.1 594.6M):
Est net length = 3.443e+05um = 1.696e+05H + 1.747e+05V
Usage: (12.3%H 11.6%V) = (1.901e+05um 2.610e+05um) = (189409 145007)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 17 = 17 (0.02% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 597.1M):
Usage: (12.3%H 11.6%V) = (1.896e+05um 2.610e+05um) = (188916 145006)
Overflow: 4 = 4 (0.01% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 597.1M):
Usage: (12.3%H 11.6%V) = (1.893e+05um 2.609e+05um) = (188609 144967)
Overflow: 4 = 4 (0.01% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 597.1M):
Usage: (12.3%H 11.6%V) = (1.893e+05um 2.609e+05um) = (188609 144967)
Overflow: 4 = 4 (0.01% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 597.8M):
Usage: (12.3%H 11.6%V) = (1.893e+05um 2.610e+05um) = (188602 144975)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 597.8M):
Usage: (12.3%H 11.6%V) = (1.893e+05um 2.610e+05um) = (188602 144975)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	10	 0.01%	0	 0.00%
  1:	6	 0.01%	0	 0.00%
  2:	8	 0.01%	0	 0.00%
  3:	26	 0.03%	1	 0.00%
  4:	90	 0.12%	16	 0.02%
  5:	185	 0.24%	43	 0.06%
  6:	263	 0.35%	73	 0.10%
  7:	369	 0.49%	186	 0.24%
  8:	505	 0.66%	417	 0.55%
  9:	690	 0.91%	895	 1.18%
 10:	862	 1.13%	1784	 2.35%
 11:	1159	 1.53%	3388	 4.46%
 12:	1686	 2.22%	6074	 7.99%
 13:	2291	 3.02%	9490	12.49%
 14:	3381	 4.45%	12455	16.39%
 15:	4514	 5.94%	13986	18.41%
 16:	5864	 7.72%	17805	23.43%
 17:	6562	 8.64%	4977	 6.55%
 18:	6805	 8.96%	94	 0.12%
 19:	4716	 6.21%	96	 0.13%
 20:	35986	47.36%	4198	 5.53%


Global route (cpu=0.5s real=1.0s 595.2M)
Phase 1l route (0:00:00.6 591.8M):


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 12.0%V) = (1.943e+05um 2.701e+05um) = (193606 150058)
Overflow: 16 = 16 (0.02% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -5:	1	 0.00%	0	 0.00%
 -3:	2	 0.00%	0	 0.00%
 -1:	10	 0.01%	0	 0.00%
--------------------------------------
  0:	5	 0.01%	1	 0.00%
  1:	14	 0.02%	0	 0.00%
  2:	30	 0.04%	9	 0.01%
  3:	70	 0.09%	17	 0.02%
  4:	124	 0.16%	51	 0.07%
  5:	213	 0.28%	83	 0.11%
  6:	319	 0.42%	184	 0.24%
  7:	406	 0.53%	325	 0.43%
  8:	552	 0.73%	591	 0.78%
  9:	728	 0.96%	1095	 1.44%
 10:	862	 1.13%	1932	 2.54%
 11:	1199	 1.58%	3331	 4.38%
 12:	1743	 2.29%	5888	 7.75%
 13:	2322	 3.06%	9339	12.29%
 14:	3362	 4.42%	12195	16.05%
 15:	4546	 5.98%	13807	18.17%
 16:	5790	 7.62%	17767	23.38%
 17:	6476	 8.52%	4976	 6.55%
 18:	6704	 8.82%	94	 0.12%
 19:	4667	 6.14%	95	 0.13%
 20:	35833	47.16%	4198	 5.53%



*** Completed Phase 1 route (0:00:01.2 589.8M) ***


Total length: 3.532e+05um, number of vias: 116252
M1(H) length: 5.175e+00um, number of vias: 53482
M2(V) length: 1.193e+05um, number of vias: 50334
M3(H) length: 1.358e+05um, number of vias: 8607
M4(V) length: 5.845e+04um, number of vias: 3364
M5(H) length: 3.267e+04um, number of vias: 428
M6(V) length: 6.668e+03um, number of vias: 37
M7(H) length: 2.172e+02um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 601.7M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=601.7M) ***
Peak Memory Usage was 603.2M 
*** Finished trialRoute (cpu=0:00:02.0 mem=601.7M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.020664(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:32, real = 0: 0:32, mem = 601.7M **
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to linux-3.ece.iastate.edu 46257 0
*** Finished dispatch of slaves (cpu=0:00:00.6) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 610.0M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=611.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=611.3M) ***

Extraction called for design 'lrm' of instances=13454 and nets=15269 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 611.312M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.198  |
|           TNS (ns):| -1.227  |
|    Violating Paths:|   10    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    149 (149)     |   -0.116   |    151 (151)     |
|   max_tran     |    169 (6374)    |   -2.703   |    169 (6374)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.619%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 627.3M **
*** Starting optimizing excluded clock nets MEM= 627.3M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 627.3M) ***
Info: 5 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=627.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.198  |
|           TNS (ns):| -1.227  |
|    Violating Paths:|   10    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    149 (149)     |   -0.116   |    151 (151)     |
|   max_tran     |    169 (6374)    |   -2.703   |    169 (6374)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.619%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 627.3M **
*info: Start fixing DRV (Mem = 627.30M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (627.3M)
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 55 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=627.3M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.596191
Start fixing design rules ... (0:00:00.3 627.8M)
Done fixing design rule (0:00:06.4 631.6M)

Summary:
45 buffers added on 44 nets (with 281 drivers resized)

Density after buffering = 0.598820
default core: bins with density >  0.75 = 4.92 % ( 13 / 264 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.1, Real Time = 0:00:01.0
move report: preRPlace moves 994 insts, mean move: 0.25 um, max move: 2.20 um
	max move on inst (FE_OFC43_den_1_): (183.60, 97.40) --> (184.00, 95.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 994 insts, mean move: 0.25 um, max move: 2.20 um
	max move on inst (FE_OFC43_den_1_): (183.60, 97.40) --> (184.00, 95.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.20 um
  inst (FE_OFC43_den_1_) with max move: (183.6, 97.4) -> (184, 95.6)
  mean    (X+Y) =         0.25 um
Total instances moved : 994
*** cpu=0:00:01.1   mem=631.6M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:07.8 631.6M)

Re-routed 349 nets
Extraction called for design 'lrm' of instances=13499 and nets=15314 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 631.367M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 628.4M, InitMEM = 628.4M)
Start delay calculation (mem=628.406M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=629.715M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 629.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    149
*info:   Prev Max tran violations:   6374
*info:
*info: Completed fixing DRV (CPU Time = 0:00:10, Mem = 631.24M).

------------------------------------------------------------
     Summary (cpu=0.17min real=0.18min mem=631.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.194  |
|           TNS (ns):| -1.182  |
|    Violating Paths:|   10    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.882%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 631.2M **
*** Starting optFanout (631.2M)
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 55 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=631.2M) ***
Start fixing timing ... (0:00:00.1 631.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.4 632.2M)

Summary:
8 buffers added on 7 nets (with 2 drivers resized)

Density after buffering = 0.599674
default core: bins with density >  0.75 =  5.3 % ( 14 / 264 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.3, Real Time = 0:00:01.0
move report: preRPlace moves 374 insts, mean move: 0.43 um, max move: 6.00 um
	max move on inst (csa_tree_sub_172_16_groupi/g81853): (98.80, 155.00) --> (96.40, 151.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 374 insts, mean move: 0.43 um, max move: 6.00 um
	max move on inst (csa_tree_sub_172_16_groupi/g81853): (98.80, 155.00) --> (96.40, 151.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.00 um
  inst (csa_tree_sub_172_16_groupi/g81853) with max move: (98.8, 155) -> (96.4, 151.4)
  mean    (X+Y) =         0.43 um
Total instances moved : 374
*** cpu=0:00:01.3   mem=632.3M  mem(used)=0.1M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:02.0 632.0M)

Re-routed 0 nets
Extraction called for design 'lrm' of instances=13507 and nets=15322 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 631.754M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 628.9M, InitMEM = 628.9M)
Start delay calculation (mem=628.922M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=630.230M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 630.2M) ***

------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=631.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.049  |
|           TNS (ns):| -0.053  |
|    Violating Paths:|    2    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.967%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 631.8M **
*** Timing NOT met, worst failing slack is -0.049
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 5 clock nets excluded from IPO operation.
** Density before transform = 59.967% **

*** starting 1-st resizing pass: 14835 instances 
*** starting 2-nd resizing pass: 14823 instances 
*** starting 3-rd resizing pass: 2080 instances 
*** starting 4-th resizing pass: 4 instances 


** Summary: Buffer Deletion = 1 Declone = 10 Downsize = 56 Upsize = 16 **
** Density Change = 0.094% **
** Density after transform = 59.873% **
*** Finish transform (0:00:03.0) ***
*** Starting sequential cell resizing ***
density before resizing = 59.873%
*summary:      0 instances changed cell type
density after resizing = 59.873%
*** Finish sequential cell resizing (cpu=0:00:00.4 mem=632.2M) ***
density before resizing = 59.873%
* summary of transition time violation fixes:
*summary:     30 instances changed cell type
density after resizing = 59.894%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 4.92 % ( 13 / 264 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 104 insts, mean move: 0.21 um, max move: 0.80 um
	max move on inst (inc_add_218_33_2/g693): (41.40, 135.20) --> (40.60, 135.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 104 insts, mean move: 0.21 um, max move: 0.80 um
	max move on inst (inc_add_218_33_2/g693): (41.40, 135.20) --> (40.60, 135.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.80 um
  inst (inc_add_218_33_2/g693) with max move: (41.4, 135.2) -> (40.6, 135.2)
  mean    (X+Y) =         0.21 um
Total instances moved : 104
*** cpu=0:00:01.0   mem=622.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=622.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (841010 681200)
coreBox:    (40000 40000) (801010 641200)
Number of multi-gpin terms=1001, multi-gpins=2004, moved blk term=0/0

Phase 1a route (0:00:00.2 627.8M):
Est net length = 3.447e+05um = 1.698e+05H + 1.748e+05V
Usage: (12.3%H 11.6%V) = (1.904e+05um 2.615e+05um) = (189697 145268)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 5 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 630.3M):
Usage: (12.3%H 11.6%V) = (1.899e+05um 2.615e+05um) = (189199 145267)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 630.3M):
Usage: (12.3%H 11.6%V) = (1.896e+05um 2.614e+05um) = (188890 145227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 630.3M):
Usage: (12.3%H 11.6%V) = (1.896e+05um 2.614e+05um) = (188890 145227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 630.9M):
Usage: (12.3%H 11.6%V) = (1.896e+05um 2.614e+05um) = (188890 145227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (12.3%H 11.6%V) = (1.896e+05um 2.614e+05um) = (188890 145227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	5	 0.01%	0	 0.00%
  1:	12	 0.02%	0	 0.00%
  2:	10	 0.01%	0	 0.00%
  3:	30	 0.04%	0	 0.00%
  4:	108	 0.14%	12	 0.02%
  5:	174	 0.23%	35	 0.05%
  6:	242	 0.32%	80	 0.11%
  7:	341	 0.45%	203	 0.27%
  8:	496	 0.65%	412	 0.54%
  9:	684	 0.90%	891	 1.17%
 10:	929	 1.22%	1778	 2.34%
 11:	1186	 1.56%	3426	 4.51%
 12:	1669	 2.20%	5984	 7.88%
 13:	2288	 3.01%	9559	12.58%
 14:	3377	 4.44%	12608	16.59%
 15:	4653	 6.12%	13947	18.36%
 16:	5783	 7.61%	17679	23.27%
 17:	6463	 8.51%	4957	 6.52%
 18:	6841	 9.00%	107	 0.14%
 19:	4744	 6.24%	104	 0.14%
 20:	35943	47.31%	4196	 5.52%

Global route (cpu=0.5s real=1.0s 628.4M)
Phase 1l route (0:00:00.7 624.9M):


*** After '-updateRemainTrks' operation: 

Usage: (12.6%H 12.0%V) = (1.947e+05um 2.706e+05um) = (193930 150345)
Overflow: 10 = 10 (0.01% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	1	 0.00%	0	 0.00%
 -2:	2	 0.00%	0	 0.00%
 -1:	5	 0.01%	0	 0.00%
--------------------------------------
  0:	7	 0.01%	1	 0.00%
  1:	21	 0.03%	0	 0.00%
  2:	31	 0.04%	7	 0.01%
  3:	82	 0.11%	23	 0.03%
  4:	142	 0.19%	46	 0.06%
  5:	195	 0.26%	86	 0.11%
  6:	293	 0.39%	185	 0.24%
  7:	380	 0.50%	318	 0.42%
  8:	552	 0.73%	588	 0.77%
  9:	727	 0.96%	1089	 1.43%
 10:	937	 1.23%	1942	 2.56%
 11:	1227	 1.61%	3368	 4.43%
 12:	1675	 2.20%	5830	 7.67%
 13:	2333	 3.07%	9392	12.36%
 14:	3366	 4.43%	12333	16.23%
 15:	4647	 6.12%	13763	18.11%
 16:	5764	 7.59%	17646	23.23%
 17:	6378	 8.39%	4955	 6.52%
 18:	6737	 8.87%	107	 0.14%
 19:	4691	 6.17%	103	 0.14%
 20:	35785	47.10%	4196	 5.52%



*** Completed Phase 1 route (0:00:01.2 623.3M) ***


Total length: 3.536e+05um, number of vias: 116590
M1(H) length: 5.675e+00um, number of vias: 53566
M2(V) length: 1.187e+05um, number of vias: 50517
M3(H) length: 1.359e+05um, number of vias: 8672
M4(V) length: 5.921e+04um, number of vias: 3350
M5(H) length: 3.283e+04um, number of vias: 448
M6(V) length: 6.651e+03um, number of vias: 37
M7(H) length: 2.758e+02um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.7 630.2M) ***

*** Finished all Phases (cpu=0:00:02.0 mem=630.2M) ***
Peak Memory Usage was 636.4M 
*** Finished trialRoute (cpu=0:00:02.0 mem=630.2M) ***

Extraction called for design 'lrm' of instances=13496 and nets=15311 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 630.203M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 627.4M, InitMEM = 627.4M)
Start delay calculation (mem=627.371M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=628.680M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 628.7M) ***

------------------------------------------------------------
     Summary (cpu=0.15min real=0.15min mem=629.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.133  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.894%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 629.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 628.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.133  |  0.133  |  0.490  |   N/A   |   N/A   |  0.133  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   417   |   224   |   206   |   N/A   |   N/A   |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.894%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:29, mem = 630.6M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> clockDesign -genSpecOnly Clock.ctstch
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 626.0M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=636.0M) ***
*** End createClockTreeSpec (cpu=0:00:00.2, real=0:00:00.0, mem=636.0M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 636.0M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 636.0M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=636.0M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (245) instances, and (0) nets in Clock CLK.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:00.0, mem=636.0M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell CKBD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells CKBD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell CKBD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells CKBD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell CKND24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells CKND24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell CKND20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells CKND20]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 636.027M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=636.0M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 627.996M)

Start to trace clock trees ...
*** Begin Tracer (mem=628.0M) ***
Tracing Clock CLK ...
*** End Tracer (mem=628.0M) ***
***** Allocate Obstruction Memory  Finished (MEM: 627.996M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          16.8(ps) (derived from CKND24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock CLK has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          16.8(ps) (derived from CKND24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          8.515000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (CLK) Structure
Max. Skew           : 126(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (CKBD16) (BUFFD16) (CKBD20) (CKND20) (CKBD24) (BUFFD24) (CKND24) 
Nr. Subtrees                    : 5
Nr. Sinks                       : 241
Nr.          Rising  Sync Pins  : 241
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (RC_CG_HIER_INST3/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST3/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9797)   
**** CK_START: TopDown Tree Construction for rc_gclk_9797 (24-leaf) (mem=628.0M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=1[132,133*] N24 B1 G1 A1(1.0) L[2,2] score=20574 cpu=0:00:00.0 mem=628M 

**** CK_END: TopDown Tree Construction for rc_gclk_9797 (cpu=0:00:00.1, real=0:00:00.0, mem=628.0M)



**** CK_START: Update Database (mem=628.0M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
**** CK_START: Macro Models Generation (mem=628.0M)

Macro model: Skew=1[133,134]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
SubTree No: 1

Input_Pin:  (RC_CG_HIER_INST2/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST2/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9793)   
**** CK_START: TopDown Tree Construction for rc_gclk_9793 (32-leaf) (mem=628.0M)

Total 3 topdown clustering. 
Trig. Edge Skew=3[134,137*] N32 B1 G1 A1(1.0) L[2,2] score=21009 cpu=0:00:00.0 mem=628M 

**** CK_END: TopDown Tree Construction for rc_gclk_9793 (cpu=0:00:00.2, real=0:00:00.0, mem=628.0M)



**** CK_START: Update Database (mem=628.0M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
**** CK_START: Macro Models Generation (mem=628.0M)

Macro model: Skew=3[135,138]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
SubTree No: 2

Input_Pin:  (RC_CG_HIER_INST1/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST1/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9789)   
**** CK_START: TopDown Tree Construction for rc_gclk_9789 (50-leaf) (mem=628.0M)

Total 3 topdown clustering. 
Trig. Edge Skew=6[149,155*] N50 B1 G1 A1(1.0) L[2,2] score=22817 cpu=0:00:00.0 mem=628M 

**** CK_END: TopDown Tree Construction for rc_gclk_9789 (cpu=0:00:00.3, real=0:00:00.0, mem=628.0M)



**** CK_START: Update Database (mem=628.0M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
**** CK_START: Macro Models Generation (mem=628.0M)

Macro model: Skew=6[149,155]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
SubTree No: 3

Input_Pin:  (RC_CG_HIER_INST0/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST0/RC_CGIC_INST/Q)
Output_Net: (rc_gclk)   
**** CK_START: TopDown Tree Construction for rc_gclk (96-leaf) (mem=628.0M)

Total 3 topdown clustering. 
Trig. Edge Skew=5[192,197*] N96 B1 G1 A1(1.5) L[2,2] score=27009 cpu=0:00:01.0 mem=628M 

**** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:01.3, real=0:00:02.0, mem=628.0M)



**** CK_START: Update Database (mem=628.0M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
**** CK_START: Macro Models Generation (mem=628.0M)

Macro model: Skew=6[192,197]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)
SubTree No: 4

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (43-leaf) (4 macro model) (mem=628.0M)

Total 3 topdown clustering. 
Trig. Edge Skew=68[175,243*] N43 B5 G5 A5(5.4) L[3,5] C1/3 score=38048 cpu=0:00:00.0 mem=628M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:00.4, real=0:00:00.0, mem=628.0M)



**** CK_START: Update Database (mem=628.0M)
5 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=628.0M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 8.515000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.6, Real Time = 0:00:02.0
move report: preRPlace moves 256 insts, mean move: 0.70 um, max move: 8.60 um
	max move on inst (CLK__L1_I0): (20.00, 151.40) --> (25.00, 155.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 256 insts, mean move: 0.70 um, max move: 8.60 um
	max move on inst (CLK__L1_I0): (20.00, 151.40) --> (25.00, 155.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         8.60 um
  inst (CLK__L1_I0) with max move: (20, 151.4) -> (25, 155)
  mean    (X+Y) =         0.70 um
Total instances moved : 256
*** cpu=0:00:01.6   mem=615.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.6  MEM: 615.402M)
**WARN: (ENCCK-6323):	The placement of CLK__L1_I0 was moved by 8.6 microns during refinePlace. Original location : (20, 151.4), Refined location : (25, 155)


**INFO: Total instances moved beyond threshold limit during refinePlace are 1...


Refine place movement check finished, CPU=0:00:01.6 
============================================================

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_9_reg/CP 242.5(ps)
Min trig. edge delay at sink(R): DONE_reg/CP 174.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 174.6~242.5(ps)        0~10(ps)            
Fall Phase Delay               : 167.7~237.3(ps)        0~10(ps)            
Trig. Edge Skew                : 67.9(ps)               126(ps)             
Rise Skew                      : 67.9(ps)               
Fall Skew                      : 69.6(ps)               
Max. Rise Buffer Tran.         : 88.4(ps)               200(ps)             
Max. Fall Buffer Tran.         : 94.3(ps)               200(ps)             
Max. Rise Sink Tran.           : 92.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 66.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 15(ps)                 0(ps)               
Min. Rise Sink Tran.           : 34.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 29.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
Reducing the latency of clock tree 'CLK' ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'CLK__L1_I0' from (50000 310000) to (61200 335200)
MaxTriggerDelay: 241.3 (ps)
MinTriggerDelay: 173.5 (ps)
Skew: 67.8 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.2 real=0:00:00.0 mem=615.4M) ***
Reducing the skew of clock tree 'CLK' ...

moving 'CLK__L4_I0' from (212800 223600) to (252800 223600)
moving 'CLK__L4_I0' from (252800 223600) to (292800 180400)
moving 'CLK__L4_I0' from (292800 180400) to (332800 137200)
moving 'rc_gclk_9797__L1_I0' from (51600 335200) to (91600 374800)
moving 'rc_gclk_9793__L1_I0' from (142400 256000) to (102400 212800)
MaxTriggerDelay: 241.3 (ps)
MinTriggerDelay: 190.2 (ps)
Skew: 51.1 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.1 real=0:00:00.0 mem=615.4M) ***
Resized (BUFFD16->CKBD16): rc_gclk_9793__L1_I0
Resized (BUFFD24->CKBD24): rc_gclk__L1_I0
Resized (BUFFD16->CKBD16): rc_gclk_9797__L1_I0
Resized (CKND24->CKND20): CLK__L4_I0
resized 4 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 6 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.2 real=0:00:00.0 mem=615.4M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.2, Real Time = 0:00:01.0
move report: preRPlace moves 150 insts, mean move: 0.44 um, max move: 4.20 um
	max move on inst (add_67_9/g1483): (44.20, 187.40) --> (43.60, 183.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 150 insts, mean move: 0.44 um, max move: 4.20 um
	max move on inst (add_67_9/g1483): (44.20, 187.40) --> (43.60, 183.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         4.20 um
  inst (add_67_9/g1483) with max move: (44.2, 187.4) -> (43.6, 183.8)
  mean    (X+Y) =         0.44 um
Total instances moved : 150
*** cpu=0:00:01.3   mem=615.4M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:01.3  MEM: 615.402M)

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_9_reg/CP 241.2(ps)
Min trig. edge delay at sink(R): retime_s3_15_reg/CP 189.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 189.9~241.2(ps)        0~10(ps)            
Fall Phase Delay               : 182.9~235.6(ps)        0~10(ps)            
Trig. Edge Skew                : 51.3(ps)               126(ps)             
Rise Skew                      : 51.3(ps)               
Fall Skew                      : 52.7(ps)               
Max. Rise Buffer Tran.         : 111.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 94.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 77.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 38(ps)                 0(ps)               
Min. Fall Sink Tran.           : 35.5(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:01.6 real=0:00:01.0 mem=615.6M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=615.9M  mem(used)=0.3M***
***** Refine Placement Finished (CPU Time: 0:00:00.5  MEM: 615.715M)

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_9_reg/CP 241.2(ps)
Min trig. edge delay at sink(R): retime_s3_15_reg/CP 189.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 189.9~241.2(ps)        0~10(ps)            
Fall Phase Delay               : 182.9~235.6(ps)        0~10(ps)            
Trig. Edge Skew                : 51.3(ps)               126(ps)             
Rise Skew                      : 51.3(ps)               
Fall Skew                      : 52.7(ps)               
Max. Rise Buffer Tran.         : 111.6(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 94.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 77.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 38(ps)                 0(ps)               
Min. Fall Sink Tran.           : 35.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Thu Dec 14 14:40:42 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 615.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 14 14:40:53 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 14 14:40:53 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1563         138       15820    19.76%
#  Metal 2        V        1905         197       15820     6.92%
#  Metal 3        H        1702           0       15820     0.00%
#  Metal 4        V        2103           0       15820     0.00%
#  Metal 5        H        1702           0       15820     0.00%
#  Metal 6        V        2103           0       15820     0.00%
#  Metal 7        H         425           0       15820     0.00%
#  Metal 8        V         525           0       15820     0.00%
#  --------------------------------------------------------------
#  Total                  12029       2.19%  126560     3.33%
#
#  14 nets (0.09%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3201 um.
#Total half perimeter of net bounding box = 1984 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 12 um.
#Total wire length on LAYER M3 = 1542 um.
#Total wire length on LAYER M4 = 1647 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 732
#Up-Via Summary (total 732):
#           
#-----------------------
#  Metal 1          256
#  Metal 2          253
#  Metal 3          223
#-----------------------
#                   732 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 25.00 (Mb)
#Total memory = 688.00 (Mb)
#Peak memory = 721.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.5% of the total area was rechecked for DRC, and 23.1% required routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 694.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 694.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3180 um.
#Total half perimeter of net bounding box = 1984 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 33 um.
#Total wire length on LAYER M3 = 1498 um.
#Total wire length on LAYER M4 = 1646 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 795
#Total number of multi-cut vias = 9 (  1.1%)
#Total number of single cut vias = 786 ( 98.9%)
#Up-Via Summary (total 795):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         254 ( 96.6%)         9 (  3.4%)        263
#  Metal 2         260 (100.0%)         0 (  0.0%)        260
#  Metal 3         272 (100.0%)         0 (  0.0%)        272
#-----------------------------------------------------------
#                  786 ( 98.9%)         9 (  1.1%)        795 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 688.00 (Mb)
#Peak memory = 721.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 66.00 (Mb)
#Total memory = 681.00 (Mb)
#Peak memory = 721.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 14 14:40:57 2017
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_73_reg/CP 241.6(ps)
Min trig. edge delay at sink(R): retime_s3_15_reg/CP 190.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 190.7~241.6(ps)        0~10(ps)            
Fall Phase Delay               : 183.8~236.1(ps)        0~10(ps)            
Trig. Edge Skew                : 50.9(ps)               126(ps)             
Rise Skew                      : 50.9(ps)               
Fall Skew                      : 52.3(ps)               
Max. Rise Buffer Tran.         : 111.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 93(ps)                 200(ps)             
Max. Fall Sink Tran.           : 76.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 38.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.6(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'CLK' ...

Calculating clk-route-only downstream delay for clock tree 'CLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=681.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=681.7M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_73_reg/CP 241.6(ps)
Min trig. edge delay at sink(R): retime_s3_15_reg/CP 190.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 190.7~241.6(ps)        0~10(ps)            
Fall Phase Delay               : 183.8~236.1(ps)        0~10(ps)            
Trig. Edge Skew                : 50.9(ps)               126(ps)             
Rise Skew                      : 50.9(ps)               
Fall Skew                      : 52.3(ps)               
Max. Rise Buffer Tran.         : 111.1(ps)              200(ps)             
Max. Fall Buffer Tran.         : 120.3(ps)              200(ps)             
Max. Rise Sink Tran.           : 93(ps)                 200(ps)             
Max. Fall Sink Tran.           : 76.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 18.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 14.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 38.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 35.6(ps)               0(ps)               


Clock CLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide lrm.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          1
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:21.3, real=0:00:21.0, mem=681.7M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=681.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 14 nets with 1 extra space.
routingBox: (0 0) (841010 681200)
coreBox:    (40000 40000) (801010 641200)
There are 14 prerouted nets with extraSpace.
Number of multi-gpin terms=1005, multi-gpins=2012, moved blk term=0/0

Phase 1a route (0:00:00.2 687.6M):
Est net length = 3.427e+05um = 1.689e+05H + 1.738e+05V
Usage: (12.6%H 11.8%V) = (1.944e+05um 2.663e+05um) = (193660 147971)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 5 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 690.1M):
Usage: (12.5%H 11.8%V) = (1.939e+05um 2.663e+05um) = (193167 147970)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 690.1M):
Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192867 147928)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 690.1M):
Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192867 147928)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 690.8M):
Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192867 147928)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192867 147928)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	5	 0.01%	0	 0.00%
  1:	12	 0.02%	0	 0.00%
  2:	6	 0.01%	1	 0.00%
  3:	31	 0.04%	1	 0.00%
  4:	128	 0.17%	12	 0.02%
  5:	196	 0.26%	40	 0.05%
  6:	277	 0.36%	90	 0.12%
  7:	360	 0.47%	212	 0.28%
  8:	519	 0.68%	463	 0.61%
  9:	701	 0.92%	920	 1.21%
 10:	946	 1.25%	1942	 2.56%
 11:	1265	 1.66%	3575	 4.71%
 12:	1738	 2.29%	6190	 8.15%
 13:	2402	 3.16%	9504	12.51%
 14:	3476	 4.58%	12358	16.27%
 15:	4724	 6.22%	13754	18.10%
 16:	5684	 7.48%	17581	23.14%
 17:	6304	 8.30%	4930	 6.49%
 18:	6770	 8.91%	109	 0.14%
 19:	4668	 6.14%	173	 0.23%
 20:	35766	47.07%	4123	 5.43%

Global route (cpu=0.5s real=0.0s 688.2M)
Phase 1l route (0:00:00.7 684.8M):
There are 14 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.9%H 12.2%V) = (1.986e+05um 2.754e+05um) = (197844 152992)
Overflow: 10 = 10 (0.01% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	1	 0.00%	0	 0.00%
 -2:	2	 0.00%	0	 0.00%
 -1:	5	 0.01%	0	 0.00%
--------------------------------------
  0:	7	 0.01%	1	 0.00%
  1:	17	 0.02%	2	 0.00%
  2:	32	 0.04%	6	 0.01%
  3:	82	 0.11%	25	 0.03%
  4:	173	 0.23%	35	 0.05%
  5:	219	 0.29%	105	 0.14%
  6:	303	 0.40%	187	 0.25%
  7:	398	 0.52%	340	 0.45%
  8:	575	 0.76%	630	 0.83%
  9:	763	 1.00%	1116	 1.47%
 10:	957	 1.26%	2094	 2.76%
 11:	1304	 1.72%	3535	 4.65%
 12:	1731	 2.28%	6015	 7.92%
 13:	2449	 3.22%	9334	12.29%
 14:	3472	 4.57%	12100	15.93%
 15:	4700	 6.19%	13569	17.86%
 16:	5666	 7.46%	17553	23.10%
 17:	6224	 8.19%	4927	 6.48%
 18:	6660	 8.77%	108	 0.14%
 19:	4627	 6.09%	173	 0.23%
 20:	35611	46.87%	4123	 5.43%



*** Completed Phase 1 route (0:00:01.3 682.8M) ***


Total length: 3.550e+05um, number of vias: 116771
M1(H) length: 8.475e+00um, number of vias: 53580
M2(V) length: 1.186e+05um, number of vias: 50537
M3(H) length: 1.367e+05um, number of vias: 8894
M4(V) length: 6.072e+04um, number of vias: 3305
M5(H) length: 3.270e+04um, number of vias: 424
M6(V) length: 6.135e+03um, number of vias: 31
M7(H) length: 2.104e+02um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.8 684.7M) ***

*** Finished all Phases (cpu=0:00:02.1 mem=684.7M) ***
Peak Memory Usage was 696.2M 
*** Finished trialRoute (cpu=0:00:02.2 mem=684.7M) ***

Extraction called for design 'lrm' of instances=13505 and nets=15320 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 684.672M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree CLK.

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_59_reg/CP 221.7(ps)
Min trig. edge delay at sink(R): retime_s3_15_reg/CP 163.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 163.9~221.7(ps)        0~10(ps)            
Fall Phase Delay               : 156.5~217.3(ps)        0~10(ps)            
Trig. Edge Skew                : 57.8(ps)               126(ps)             
Rise Skew                      : 57.8(ps)               
Fall Skew                      : 60.8(ps)               
Max. Rise Buffer Tran.         : 96.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 103.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 81.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 68.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 15.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 33.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 31.1(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=684.7M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'CLK' ...

Calculating post-route downstream delay for clock tree 'CLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=685.7M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=685.7M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 5
Nr. of Sinks                   : 241
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 4
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): retime_s2_59_reg/CP 221.7(ps)
Min trig. edge delay at sink(R): retime_s3_15_reg/CP 163.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 163.9~221.7(ps)        0~10(ps)            
Fall Phase Delay               : 156.5~217.3(ps)        0~10(ps)            
Trig. Edge Skew                : 57.8(ps)               126(ps)             
Rise Skew                      : 57.8(ps)               
Fall Skew                      : 60.8(ps)               
Max. Rise Buffer Tran.         : 96.3(ps)               200(ps)             
Max. Fall Buffer Tran.         : 103.2(ps)              200(ps)             
Max. Rise Sink Tran.           : 81.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 68.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 15.9(ps)               0(ps)               
Min. Fall Buffer Tran.         : 12.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 33.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 31.1(ps)               0(ps)               


Generating Clock Analysis Report lrm.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:02.9, real=0:00:03.0, mem=685.7M) ***
**clockDesign ... cpu = 0:00:24, real = 0:00:25, mem = 685.7M **
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to linux-3.ece.iastate.edu 39810 0
*** Finished dispatch of slaves (cpu=0:00:00.6) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 711.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=711.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=711.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.068  |
|           TNS (ns):| -0.091  |
|    Violating Paths:|    2    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.021%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 714.2M **
*** Starting optimizing excluded clock nets MEM= 714.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 714.2M) ***
*** Starting optimizing excluded clock nets MEM= 714.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 714.2M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 14 nets with fixed/cover wires excluded.
Info: 14 clock nets excluded from IPO operation.
** Density before transform = 60.021% **

*** starting 1-st resizing pass: 591 instances 
*** starting 2-nd resizing pass: 590 instances 
*** starting 3-rd resizing pass: 80 instances 
*** starting 4-th resizing pass: 5 instances 


** Summary: Buffer Deletion = 0 Declone = 0 Downsize = 6 Upsize = 14 **
** Density Change = -0.003% **
** Density after transform = 60.024% **
*** Finish transform (0:00:00.9) ***
density before resizing = 60.024%
* summary of transition time violation fixes:
*summary:      6 instances changed cell type
density after resizing = 60.027%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 =  5.3 % ( 14 / 264 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:01.0, Real Time = 0:00:01.0
move report: preRPlace moves 24 insts, mean move: 0.26 um, max move: 0.80 um
	max move on inst (g7211): (28.40, 84.80) --> (29.20, 84.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 24 insts, mean move: 0.26 um, max move: 0.80 um
	max move on inst (g7211): (28.40, 84.80) --> (29.20, 84.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.80 um
  inst (g7211) with max move: (28.4, 84.8) -> (29.2, 84.8)
  mean    (X+Y) =         0.26 um
Total instances moved : 24
*** cpu=0:00:01.0   mem=714.6M  mem(used)=0.1M***
*** Starting trialRoute (mem=714.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 14
There are 14 nets with 1 extra space.
routingBox: (0 0) (841010 681200)
coreBox:    (40000 40000) (801010 641200)
There are 14 prerouted nets with extraSpace.
Number of multi-gpin terms=1002, multi-gpins=2004, moved blk term=0/0

Phase 1a route (0:00:00.2 720.2M):
Est net length = 3.427e+05um = 1.689e+05H + 1.738e+05V
Usage: (12.6%H 11.8%V) = (1.944e+05um 2.663e+05um) = (193694 147961)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 5 = 5 (0.01% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 722.7M):
Usage: (12.6%H 11.8%V) = (1.939e+05um 2.663e+05um) = (193201 147960)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 722.7M):
Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192901 147918)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 722.7M):
Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192901 147918)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 723.4M):
Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192901 147918)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (12.5%H 11.8%V) = (1.936e+05um 2.663e+05um) = (192901 147918)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	5	 0.01%	0	 0.00%
  1:	12	 0.02%	0	 0.00%
  2:	6	 0.01%	1	 0.00%
  3:	31	 0.04%	1	 0.00%
  4:	129	 0.17%	12	 0.02%
  5:	197	 0.26%	40	 0.05%
  6:	278	 0.37%	90	 0.12%
  7:	359	 0.47%	214	 0.28%
  8:	516	 0.68%	459	 0.60%
  9:	703	 0.93%	929	 1.22%
 10:	940	 1.24%	1944	 2.56%
 11:	1274	 1.68%	3574	 4.70%
 12:	1740	 2.29%	6187	 8.14%
 13:	2406	 3.17%	9499	12.50%
 14:	3475	 4.57%	12340	16.24%
 15:	4726	 6.22%	13761	18.11%
 16:	5662	 7.45%	17582	23.14%
 17:	6317	 8.31%	4940	 6.50%
 18:	6764	 8.90%	109	 0.14%
 19:	4676	 6.15%	173	 0.23%
 20:	35762	47.07%	4123	 5.43%

Global route (cpu=0.6s real=0.0s 720.9M)
Phase 1l route (0:00:00.9 717.4M):
There are 14 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (12.9%H 12.2%V) = (1.987e+05um 2.754e+05um) = (197903 153022)
Overflow: 10 = 10 (0.01% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	1	 0.00%	0	 0.00%
 -2:	2	 0.00%	0	 0.00%
 -1:	5	 0.01%	0	 0.00%
--------------------------------------
  0:	7	 0.01%	1	 0.00%
  1:	17	 0.02%	2	 0.00%
  2:	32	 0.04%	5	 0.01%
  3:	83	 0.11%	28	 0.04%
  4:	174	 0.23%	38	 0.05%
  5:	222	 0.29%	100	 0.13%
  6:	300	 0.39%	199	 0.26%
  7:	396	 0.52%	336	 0.44%
  8:	567	 0.75%	620	 0.82%
  9:	782	 1.03%	1118	 1.47%
 10:	946	 1.25%	2113	 2.78%
 11:	1310	 1.72%	3535	 4.65%
 12:	1729	 2.28%	6003	 7.90%
 13:	2461	 3.24%	9323	12.27%
 14:	3468	 4.56%	12090	15.91%
 15:	4699	 6.18%	13572	17.86%
 16:	5647	 7.43%	17554	23.10%
 17:	6230	 8.20%	4937	 6.50%
 18:	6662	 8.77%	108	 0.14%
 19:	4636	 6.10%	173	 0.23%
 20:	35602	46.86%	4123	 5.43%



*** Completed Phase 1 route (0:00:01.6 715.4M) ***


Total length: 3.550e+05um, number of vias: 116841
M1(H) length: 8.988e+00um, number of vias: 53580
M2(V) length: 1.185e+05um, number of vias: 50522
M3(H) length: 1.366e+05um, number of vias: 8937
M4(V) length: 6.062e+04um, number of vias: 3331
M5(H) length: 3.284e+04um, number of vias: 440
M6(V) length: 6.276e+03um, number of vias: 31
M7(H) length: 2.104e+02um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.9 714.3M) ***

*** Finished all Phases (cpu=0:00:02.5 mem=714.3M) ***
Peak Memory Usage was 728.9M 
*** Finished trialRoute (cpu=0:00:02.6 mem=714.3M) ***

Extraction called for design 'lrm' of instances=13505 and nets=15320 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 714.273M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 711.4M, InitMEM = 711.4M)
Start delay calculation (mem=711.441M)...
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=712.750M 0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 712.8M) ***

------------------------------------------------------------
     Summary (cpu=0.12min real=0.12min mem=714.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.099  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.027%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 714.3M **
Started binary server on port 43170

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=714.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.099  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.027%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 714.3M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.4)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 712.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.099  |  0.099  |  0.694  |   N/A   |   N/A   |  0.099  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   417   |   224   |   206   |   N/A   |   N/A   |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.027%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 712.8M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=708.2M, init mem=708.2M)
*info: Placed = 13251
*info: Unplaced = 0
Placement Density:60.03%(46034/76689)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=708.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (14) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=708.2M) ***
Start route 1 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=708.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Dec 14 14:41:33 2017
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (32.695 109.110) on M1 for NET rc_gclk_9793__L1_N0. The NET is considered partially routed.
#1 routed net are extracted.
#    1 (0.01%) extracted nets are partially routed.
#13 routed nets are imported.
#15306 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15320.
#Number of eco nets is 1
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 14 14:41:34 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 14 14:41:34 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1563         138       15820    19.76%
#  Metal 2        V        1905         197       15820     6.92%
#  Metal 3        H        1702           0       15820     0.00%
#  Metal 4        V        2103           0       15820     0.00%
#  Metal 5        H        1702           0       15820     0.00%
#  Metal 6        V        2103           0       15820     0.00%
#  Metal 7        H         425           0       15820     0.00%
#  Metal 8        V         525           0       15820     0.00%
#  --------------------------------------------------------------
#  Total                  12029       2.19%  126560     3.33%
#
#  14 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 720.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 721.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3180 um.
#Total half perimeter of net bounding box = 1984 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 33 um.
#Total wire length on LAYER M3 = 1498 um.
#Total wire length on LAYER M4 = 1646 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 795
#Total number of multi-cut vias = 9 (  1.1%)
#Total number of single cut vias = 786 ( 98.9%)
#Up-Via Summary (total 795):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         254 ( 96.6%)         9 (  3.4%)        263
#  Metal 2         260 (100.0%)         0 (  0.0%)        260
#  Metal 3         272 (100.0%)         0 (  0.0%)        272
#-----------------------------------------------------------
#                  786 ( 98.9%)         9 (  1.1%)        795 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.00 (Mb)
#Total memory = 720.00 (Mb)
#Peak memory = 751.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 3.0% of the total area was rechecked for DRC, and 0.2% required routing.
#    number of violations = 0
#3.4% of the total area is being checked for drcs
#3.4% of the total area was checked
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 727.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 727.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 3180 um.
#Total half perimeter of net bounding box = 1984 um.
#Total wire length on LAYER M1 = 3 um.
#Total wire length on LAYER M2 = 33 um.
#Total wire length on LAYER M3 = 1498 um.
#Total wire length on LAYER M4 = 1646 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 793
#Total number of multi-cut vias = 9 (  1.1%)
#Total number of single cut vias = 784 ( 98.9%)
#Up-Via Summary (total 793):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         254 ( 96.6%)         9 (  3.4%)        263
#  Metal 2         260 (100.0%)         0 (  0.0%)        260
#  Metal 3         270 (100.0%)         0 (  0.0%)        270
#-----------------------------------------------------------
#                  784 ( 98.9%)         9 (  1.1%)        793 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 2.00 (Mb)
#Total memory = 722.00 (Mb)
#Peak memory = 751.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -6.00 (Mb)
#Total memory = 702.00 (Mb)
#Peak memory = 751.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 14 14:41:35 2017
#

globalDetailRoute

#Start globalDetailRoute on Thu Dec 14 14:41:35 2017
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 14 14:41:36 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 14 14:41:36 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1563         138       15820    19.76%
#  Metal 2        V        1905         197       15820     6.92%
#  Metal 3        H        1702           0       15820     0.00%
#  Metal 4        V        2103           0       15820     0.00%
#  Metal 5        H        1702           0       15820     0.00%
#  Metal 6        V        2103           0       15820     0.00%
#  Metal 7        H         425           0       15820     0.00%
#  Metal 8        V         525           0       15820     0.00%
#  --------------------------------------------------------------
#  Total                  12029       2.19%  126560     3.33%
#
#  14 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 707.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 739.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 743.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 743.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      2(0.01%)      1(0.01%)      1(0.01%)   (0.03%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      2(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 357918 um.
#Total half perimeter of net bounding box = 291244 um.
#Total wire length on LAYER M1 = 1125 um.
#Total wire length on LAYER M2 = 130320 um.
#Total wire length on LAYER M3 = 146230 um.
#Total wire length on LAYER M4 = 60869 um.
#Total wire length on LAYER M5 = 18984 um.
#Total wire length on LAYER M6 = 390 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 91626
#Total number of multi-cut vias = 9 (  0.0%)
#Total number of single cut vias = 91617 (100.0%)
#Up-Via Summary (total 91626):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       47855 (100.0%)         9 (  0.0%)      47864
#  Metal 2       37418 (100.0%)         0 (  0.0%)      37418
#  Metal 3        5213 (100.0%)         0 (  0.0%)       5213
#  Metal 4        1108 (100.0%)         0 (  0.0%)       1108
#  Metal 5          23 (100.0%)         0 (  0.0%)         23
#-----------------------------------------------------------
#                91617 (100.0%)         9 (  0.0%)      91626 
#
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 8.00 (Mb)
#Total memory = 714.00 (Mb)
#Peak memory = 759.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 47
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 721.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 7
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 721.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 721.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 356656 um.
#Total half perimeter of net bounding box = 291244 um.
#Total wire length on LAYER M1 = 9061 um.
#Total wire length on LAYER M2 = 126740 um.
#Total wire length on LAYER M3 = 145524 um.
#Total wire length on LAYER M4 = 57227 um.
#Total wire length on LAYER M5 = 17615 um.
#Total wire length on LAYER M6 = 490 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 116165
#Total number of multi-cut vias = 36 (  0.0%)
#Total number of single cut vias = 116129 (100.0%)
#Up-Via Summary (total 116165):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55079 ( 99.9%)        36 (  0.1%)      55115
#  Metal 2       52414 (100.0%)         0 (  0.0%)      52414
#  Metal 3        7336 (100.0%)         0 (  0.0%)       7336
#  Metal 4        1278 (100.0%)         0 (  0.0%)       1278
#  Metal 5          22 (100.0%)         0 (  0.0%)         22
#-----------------------------------------------------------
#               116129 (100.0%)        36 (  0.0%)     116165 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 719.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 356656 um.
#Total half perimeter of net bounding box = 291244 um.
#Total wire length on LAYER M1 = 9061 um.
#Total wire length on LAYER M2 = 126740 um.
#Total wire length on LAYER M3 = 145524 um.
#Total wire length on LAYER M4 = 57227 um.
#Total wire length on LAYER M5 = 17615 um.
#Total wire length on LAYER M6 = 490 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 116165
#Total number of multi-cut vias = 36 (  0.0%)
#Total number of single cut vias = 116129 (100.0%)
#Up-Via Summary (total 116165):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55079 ( 99.9%)        36 (  0.1%)      55115
#  Metal 2       52414 (100.0%)         0 (  0.0%)      52414
#  Metal 3        7336 (100.0%)         0 (  0.0%)       7336
#  Metal 4        1278 (100.0%)         0 (  0.0%)       1278
#  Metal 5          22 (100.0%)         0 (  0.0%)         22
#-----------------------------------------------------------
#               116129 (100.0%)        36 (  0.0%)     116165 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -1.00 (Mb)
#Total memory = 713.00 (Mb)
#Peak memory = 759.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:08
#Elapsed time = 00:01:08
#Increased memory = 3.00 (Mb)
#Total memory = 705.00 (Mb)
#Peak memory = 759.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 13
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 14 14:42:44 2017
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 715.9M **
#Created 847 library cell signatures
#Created 15320 NETS and 0 SPECIALNETS signatures
#Created 13506 instance signatures
Begin checking placement ... (start mem=715.9M, init mem=715.9M)
*info: Placed = 13492
*info: Unplaced = 0
Placement Density:60.03%(46034/76689)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=715.9M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'lrm' of instances=13505 and nets=15320 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lrm_jhBwjU_4345.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 705.4M)
Creating parasitic data file './lrm_jhBwjU_4345.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0017% (CPU Time= 0:00:00.3  MEM= 711.5M)
Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 712.5M)
Extracted 30.0011% (CPU Time= 0:00:00.5  MEM= 712.5M)
Extracted 40.0018% (CPU Time= 0:00:00.5  MEM= 712.5M)
Extracted 50.0015% (CPU Time= 0:00:00.6  MEM= 712.5M)
Extracted 60.0012% (CPU Time= 0:00:00.6  MEM= 712.5M)
Extracted 70.0019% (CPU Time= 0:00:00.8  MEM= 712.5M)
Extracted 80.0016% (CPU Time= 0:00:00.9  MEM= 712.5M)
Extracted 90.0013% (CPU Time= 0:00:00.9  MEM= 712.5M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 712.5M)
Nr. Extracted Resistors     : 217360
Nr. Extracted Ground Cap.   : 232558
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lrm_jhBwjU_4345.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:01.0  MEM: 705.406M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 715.9M, InitMEM = 715.9M)
Start delay calculation (mem=715.930M)...
delayCal using detail RC...
Opening parasitic data file './lrm_jhBwjU_4345.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 733.0M)
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=734.312M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 734.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.152  |
|           TNS (ns):| -0.236  |
|    Violating Paths:|    2    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     16 (16)      |   -0.005   |     16 (16)      |
|   max_tran     |     16 (289)     |   -0.196   |     16 (289)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.027%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 739.7M **
*info: Start fixing DRV (Mem = 739.73M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (739.7M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 55 no-driver nets excluded.
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600266
Start fixing design rules ... (0:00:00.2 740.0M)
Topological Sorting (CPU = 0:00:00.0, MEM = 742.0M, InitMEM = 742.0M)
Done fixing design rule (0:00:09.0 743.5M)

Summary:
36 buffers added on 36 nets (with 1 driver resized)

Density after buffering = 0.602308
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=743.4M  mem(used)=0.3M***
*** Completed dpFixDRCViolation (0:00:09.5 743.1M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (743.1M)
*info: 14 clock nets excluded
*info: 2 special nets excluded.
*info: 55 no-driver nets excluded.
Start fixing design rules ... (0:00:00.2 743.4M)
Done fixing design rule (0:00:00.4 743.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.602317
*** Completed dpFixDRCViolation (0:00:00.5 743.1M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:10, Mem = 743.12M).

------------------------------------------------------------
     Summary (cpu=0.17min real=0.17min mem=743.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.152  |
|           TNS (ns):| -0.236  |
|    Violating Paths:|    2    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.232%
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 743.1M **
*** Timing NOT met, worst failing slack is -0.153
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -0.153
*** Check timing (0:00:00.0)
Info: 14 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=743.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 60.232%
total 15287 net, 0 ipo_ignored
total 53438 term, 0 ipo_ignored
total 13136 comb inst, 9 fixed, 4 dont_touch, 0 no_footp
total 405 seq inst, 4 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -0.152ns, TNS = -0.236ns (cpu=0:00:00.3 mem=744.9M)

Iter 0 ...

Collected 75 nets for fixing
Evaluate 100(238) resize, Select 52 cand. (cpu=0:00:04.8 mem=746.0M)

Commit 1 cand, 1 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.1 mem=746.0M)

Calc. DC (cpu=0:00:07.1 mem=746.0M) ***

Estimated WNS = 0.023ns, TNS = 0.000ns (cpu=0:00:07.2 mem=746.0M)

Calc. DC (cpu=0:00:07.2 mem=746.0M) ***
*summary:      1 instance  changed cell type
density after = 60.243%

*** Finish Post Route Setup Fixing (cpu=0:00:07.2 mem=744.1M) ***

Info: 14 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=744.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 60.243%
total 15287 net, 0 ipo_ignored
total 53438 term, 0 ipo_ignored
total 13136 comb inst, 9 fixed, 4 dont_touch, 0 no_footp
total 405 seq inst, 4 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  16 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  74 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = 0.023ns, TNS = 0.000ns (cpu=0:00:00.4 mem=745.9M)
*summary:      0 instances changed cell type
density after = 60.243%

*** Finish Post Route Setup Fixing (cpu=0:00:00.4 mem=744.1M) ***

*** Timing Is met
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.3, Real Time = 0:00:01.0
move report: preRPlace moves 4 insts, mean move: 1.00 um, max move: 2.00 um
	max move on inst (csa_tree_sub_172_16_groupi/g82111): (142.20, 160.40) --> (142.00, 162.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4 insts, mean move: 1.00 um, max move: 2.00 um
	max move on inst (csa_tree_sub_172_16_groupi/g82111): (142.20, 160.40) --> (142.00, 162.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.00 um
  inst (csa_tree_sub_172_16_groupi/g82111) with max move: (142.2, 160.4) -> (142, 162.2)
  mean    (X+Y) =         1.00 um
Total instances moved : 4
*** cpu=0:00:00.3   mem=744.8M  mem(used)=0.3M***
Total net length = 2.857e+05 (1.363e+05 1.494e+05) (ext = 1.955e+03)
default core: bins with density >  0.75 = 6.44 % ( 17 / 264 )

------------------------------------------------------------
     Summary (cpu=0.14min real=0.15min mem=744.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.023  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   417   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.243%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 744.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Thu Dec 14 14:43:08 2017
#
Closing parasitic data file './lrm_jhBwjU_4345.rcdb.d'. 15260 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 36 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 40
#  Number of instances deleted (including moved) = 4
#  Number of instances resized = 2
#  Total number of placement changes (moved instances are counted twice) = 46
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (145.520 163.090) on M1 for NET CLK__L4_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (350.100 182.915) on M1 for NET FE_OFCN53_den_18_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (344.950 184.700) on M1 for NET FE_OFCN54_den_19_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (229.775 280.100) on M1 for NET FE_OFCN55_num_14_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (225.575 242.300) on M1 for NET FE_OFCN56_num_15_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (163.945 206.305) on M1 for NET FE_OFCN59_n_952. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (135.945 177.495) on M1 for NET FE_OFCN61_n_463. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (89.520 128.900) on M1 for NET FE_OFCN62_n_471. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (76.145 96.495) on M1 for NET FE_OFCN78_N_1_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (151.375 145.100) on M1 for NET FE_OFCN85_N_19_. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (152.945 85.725) on M1 for NET FE_OFCN86_FE_OFN44_RESET. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (153.020 112.715) on M1 for NET FE_OFCN87_n_285. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN Z at (150.620 119.880) on M1 for NET FE_OFCN88_n_293. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (152.075 85.700) on M1 for NET FE_OFN44_RESET. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (149.895 145.100) on M1 for NET N[19]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (73.655 96.600) on M1 for NET N[1]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN D at (146.555 163.115) on M1 for NET N[31]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A1 at (141.690 163.105) on M1 for NET N[31]. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN I at (296.515 274.700) on M1 for NET X[3]. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) Some WIRE segments on routed NET csa_tree_sub_172_16_groupi/FE_OFCN72_n_12 are dangling and deleted.
#89 routed nets are extracted.
#    86 (0.56%) extracted nets are partially routed.
#15207 routed nets are imported.
#60 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15356.
#Number of eco nets is 86
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Thu Dec 14 14:43:10 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Thu Dec 14 14:43:11 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1563         138       15820    19.84%
#  Metal 2        V        1905         197       15820     6.92%
#  Metal 3        H        1702           0       15820     0.00%
#  Metal 4        V        2103           0       15820     0.00%
#  Metal 5        H        1702           0       15820     0.00%
#  Metal 6        V        2103           0       15820     0.00%
#  Metal 7        H         425           0       15820     0.00%
#  Metal 8        V         525           0       15820     0.00%
#  --------------------------------------------------------------
#  Total                  12029       2.19%  126560     3.34%
#
#  14 nets (0.09%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 740.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      6(0.04%)   (0.04%)
#   Metal 2      7(0.05%)   (0.05%)
#   Metal 3      4(0.03%)   (0.03%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total     17(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 356770 um.
#Total half perimeter of net bounding box = 292765 um.
#Total wire length on LAYER M1 = 9060 um.
#Total wire length on LAYER M2 = 126822 um.
#Total wire length on LAYER M3 = 145558 um.
#Total wire length on LAYER M4 = 57227 um.
#Total wire length on LAYER M5 = 17614 um.
#Total wire length on LAYER M6 = 490 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 116259
#Total number of multi-cut vias = 36 (  0.0%)
#Total number of single cut vias = 116223 (100.0%)
#Up-Via Summary (total 116259):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55138 ( 99.9%)        36 (  0.1%)      55174
#  Metal 2       52443 (100.0%)         0 (  0.0%)      52443
#  Metal 3        7342 (100.0%)         0 (  0.0%)       7342
#  Metal 4        1278 (100.0%)         0 (  0.0%)       1278
#  Metal 5          22 (100.0%)         0 (  0.0%)         22
#-----------------------------------------------------------
#               116223 (100.0%)        36 (  0.0%)     116259 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.03%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.00 (Mb)
#Total memory = 740.00 (Mb)
#Peak memory = 773.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 9.6% required routing.
#    number of violations = 22
#4.4% of the total area is being checked for drcs
#4.4% of the total area was checked
#    number of violations = 184
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 751.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 751.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 356759 um.
#Total half perimeter of net bounding box = 292765 um.
#Total wire length on LAYER M1 = 9028 um.
#Total wire length on LAYER M2 = 126830 um.
#Total wire length on LAYER M3 = 145576 um.
#Total wire length on LAYER M4 = 57215 um.
#Total wire length on LAYER M5 = 17621 um.
#Total wire length on LAYER M6 = 490 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 116347
#Total number of multi-cut vias = 66 (  0.1%)
#Total number of single cut vias = 116281 ( 99.9%)
#Up-Via Summary (total 116347):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55128 ( 99.9%)        66 (  0.1%)      55194
#  Metal 2       52493 (100.0%)         0 (  0.0%)      52493
#  Metal 3        7357 (100.0%)         0 (  0.0%)       7357
#  Metal 4        1281 (100.0%)         0 (  0.0%)       1281
#  Metal 5          22 (100.0%)         0 (  0.0%)         22
#-----------------------------------------------------------
#               116281 ( 99.9%)        66 (  0.1%)     116347 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 759.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 14
#Total wire length = 356759 um.
#Total half perimeter of net bounding box = 292765 um.
#Total wire length on LAYER M1 = 9028 um.
#Total wire length on LAYER M2 = 126830 um.
#Total wire length on LAYER M3 = 145576 um.
#Total wire length on LAYER M4 = 57215 um.
#Total wire length on LAYER M5 = 17621 um.
#Total wire length on LAYER M6 = 490 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 116347
#Total number of multi-cut vias = 66 (  0.1%)
#Total number of single cut vias = 116281 ( 99.9%)
#Up-Via Summary (total 116347):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55128 ( 99.9%)        66 (  0.1%)      55194
#  Metal 2       52493 (100.0%)         0 (  0.0%)      52493
#  Metal 3        7357 (100.0%)         0 (  0.0%)       7357
#  Metal 4        1281 (100.0%)         0 (  0.0%)       1281
#  Metal 5          22 (100.0%)         0 (  0.0%)         22
#-----------------------------------------------------------
#               116281 ( 99.9%)        66 (  0.1%)     116347 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 13.00 (Mb)
#Total memory = 753.00 (Mb)
#Peak memory = 775.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 15356 NETS and 0 SPECIALNETS signatures
#Created 13542 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -11.00 (Mb)
#Total memory = 733.00 (Mb)
#Peak memory = 775.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Dec 14 14:43:20 2017
#
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 733.9M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'lrm' of instances=13541 and nets=15356 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lrm.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lrm_jhBwjU_4345.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 733.9M)
Creating parasitic data file './lrm_jhBwjU_4345.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0013% (CPU Time= 0:00:00.3  MEM= 738.0M)
Extracted 20.0016% (CPU Time= 0:00:00.4  MEM= 738.0M)
Extracted 30.0019% (CPU Time= 0:00:00.4  MEM= 738.0M)
Extracted 40.0012% (CPU Time= 0:00:00.5  MEM= 738.0M)
Extracted 50.0015% (CPU Time= 0:00:00.5  MEM= 738.0M)
Extracted 60.0018% (CPU Time= 0:00:00.6  MEM= 738.0M)
Extracted 70.0011% (CPU Time= 0:00:00.7  MEM= 738.0M)
Extracted 80.0014% (CPU Time= 0:00:00.8  MEM= 738.0M)
Extracted 90.0017% (CPU Time= 0:00:00.8  MEM= 738.0M)
Extracted 100% (CPU Time= 0:00:01.3  MEM= 738.0M)
Nr. Extracted Resistors     : 217696
Nr. Extracted Ground Cap.   : 232930
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lrm_jhBwjU_4345.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 733.930M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.1, MEM = 744.3M, InitMEM = 744.3M)
Start delay calculation (mem=744.320M)...
delayCal using detail RC...
Opening parasitic data file './lrm_jhBwjU_4345.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 755.4M)
Delay calculation completed. (cpu=0:00:01.3 real=0:00:01.0 mem=756.684M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 756.7M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 755.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.021  |  0.021  |  0.644  |   N/A   |   N/A   |  0.127  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   417   |   224   |   206   |   N/A   |   N/A   |    4    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.243%
------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 759.7M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setDrawView place
<CMD> fit
<CMD> report_power


CPE found ground net: VSS
CPE found power net: VDD  voltage: 0.9V

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'CLK' with frequency 317.46MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT)
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 5%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 10%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 15%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 20%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 25%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 30%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 35%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 40%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 45%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 50%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 55%
2017-Dec-14 14:43:26 (2017-Dec-14 20:43:26 GMT): 60%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 65%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 70%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 75%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 80%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 85%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 90%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 95%

Finished Levelizing
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT)

Starting Activity Propagation
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 5%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 10%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 15%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 20%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 25%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 30%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 35%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 40%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 45%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 50%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 55%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 60%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 65%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 70%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 75%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 80%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 85%

Finished Activity Propagation
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT)

Starting Calculating power
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance FE_OFCC88_n_293 is not connected to any rail
  instance FE_OFCC87_n_285 is not connected to any rail
  instance FE_OFCC86_FE_OFN44_RESET is not connected to any rail
  instance FE_OFCC85_N_19_ is not connected to any rail
  instance csa_tree_sub_171_15_groupi/FE_OFCC84_n_1351 is not connected to
any rail
  only first five unconnected instances are listed...
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 5%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 10%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 15%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 20%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 25%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 30%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 35%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 40%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 45%
2017-Dec-14 14:43:27 (2017-Dec-14 20:43:27 GMT): 50%
 ... Calculating internal and leakage power
2017-Dec-14 14:43:28 (2017-Dec-14 20:43:28 GMT): 55%
2017-Dec-14 14:43:28 (2017-Dec-14 20:43:28 GMT): 60%
2017-Dec-14 14:43:29 (2017-Dec-14 20:43:29 GMT): 65%
2017-Dec-14 14:43:29 (2017-Dec-14 20:43:29 GMT): 70%
2017-Dec-14 14:43:30 (2017-Dec-14 20:43:30 GMT): 75%
2017-Dec-14 14:43:30 (2017-Dec-14 20:43:30 GMT): 80%
2017-Dec-14 14:43:30 (2017-Dec-14 20:43:30 GMT): 85%
2017-Dec-14 14:43:30 (2017-Dec-14 20:43:30 GMT): 90%
2017-Dec-14 14:43:31 (2017-Dec-14 20:43:31 GMT): 95%

Finished Calculating power
2017-Dec-14 14:43:31 (2017-Dec-14 20:43:31 GMT)
*----------------------------------------------------------------------------------------
*	Encounter 10.12-s181_1 (64bit) 07/28/2011 22:52 (Linux 2.6)
*	
*
* 	Date & Time:	2017-Dec-14 14:43:31 (2017-Dec-14 20:43:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: lrm
*
*	Liberty Libraries used:
*	        ./../encounter/libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       8.275      47.49%
Total Switching Power:       8.788      50.44%
Total Leakage Power:      0.3605      2.069%
Total Power:       17.42
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.684       1.647     0.01931        2.35       13.49
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      7.508       7.008      0.3388       14.85       85.26
Clock (Combinational)             0.0731      0.1276    0.002223      0.2029       1.165
Clock (Sequential)              0.009649    0.005443   0.0001619     0.01525     0.08755
-----------------------------------------------------------------------------------------
Total                              8.275       8.788      0.3605       17.42         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.275       8.788      0.3605       17.42         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
CLK                              0.08275      0.1331    0.002385      0.2182       1.252
-----------------------------------------------------------------------------------------
Total                            0.08275      0.1331    0.002385      0.2182       1.252
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:            rc_gclk__L1_I0 (CKBD24): 	   0.04931
* 		Highest Leakage Power:            rc_gclk__L1_I0 (CKBD24): 	 0.0003385
* 		Total Cap: 	9.52392e-11 F
* 		Total instances in design: 13541
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
report_power consumed time (real time) 00:00:05 : peak memory (766.867M) .
<CMD> report_timing
Path 1: MET Setup Check with Pin Yp_reg[3]/CP 
Endpoint:   Yp_reg[3]/D        (^) checked with  leading edge of 'CLK'
Beginpoint: retime_s3_14_reg/Q (^) triggered by  leading edge of 'CLK'
Other End Arrival Time          0.213
- Setup                         0.037
+ Phase Shift                   3.150
= Required Time                 3.326
- Arrival Time                  3.305
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.187
     = Beginpoint Arrival Time       0.187
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     | retime_s3_14_reg      | CP ^         |          |       |   0.187 |    0.208 | 
     | retime_s3_14_reg      | CP ^ -> Q ^  | DFQD1    | 0.134 |   0.321 |    0.342 | 
     | inc_add_218_33_2/g719 | A1 ^ -> ZN v | CKND2D1  | 0.053 |   0.375 |    0.395 | 
     | inc_add_218_33_2/g729 | B1 v -> ZN ^ | INR2D2   | 0.049 |   0.423 |    0.444 | 
     | inc_add_218_33_2/g714 | B ^ -> CO ^  | HA1D2    | 0.070 |   0.494 |    0.514 | 
     | inc_add_218_33_2/g713 | A1 ^ -> ZN v | ND2D2    | 0.033 |   0.527 |    0.548 | 
     | inc_add_218_33_2/g710 | B1 v -> ZN ^ | INR2D2   | 0.038 |   0.565 |    0.586 | 
     | inc_add_218_33_2/g708 | A1 ^ -> ZN v | CKND2D1  | 0.053 |   0.618 |    0.639 | 
     | inc_add_218_33_2/g705 | B1 v -> ZN ^ | INR2D2   | 0.061 |   0.679 |    0.700 | 
     | inc_add_218_33_2/g703 | A1 ^ -> ZN v | CKND2D2  | 0.041 |   0.720 |    0.741 | 
     | inc_add_218_33_2/g700 | B1 v -> ZN ^ | INR2D2   | 0.042 |   0.762 |    0.783 | 
     | inc_add_218_33_2/g698 | A1 ^ -> ZN v | CKND2D2  | 0.034 |   0.797 |    0.818 | 
     | inc_add_218_33_2/g695 | B1 v -> ZN ^ | INR2D2   | 0.043 |   0.840 |    0.861 | 
     | inc_add_218_33_2/g693 | A1 ^ -> ZN v | CKND2D2  | 0.036 |   0.876 |    0.897 | 
     | inc_add_218_33_2/g690 | B1 v -> ZN ^ | INR2D2   | 0.046 |   0.922 |    0.943 | 
     | inc_add_218_33_2/g688 | A1 ^ -> ZN v | CKND2D2  | 0.042 |   0.964 |    0.985 | 
     | inc_add_218_33_2/g685 | B1 v -> ZN ^ | INR2D2   | 0.046 |   1.010 |    1.031 | 
     | inc_add_218_33_2/g683 | A1 ^ -> ZN v | CKND2D2  | 0.044 |   1.054 |    1.075 | 
     | inc_add_218_33_2/g680 | B1 v -> ZN ^ | INR2XD1  | 0.045 |   1.098 |    1.119 | 
     | inc_add_218_33_2/g2   | A2 ^ -> Z ^  | AN2XD1   | 0.066 |   1.165 |    1.186 | 
     | inc_add_218_33_2/g675 | B ^ -> CO ^  | HA1D0    | 0.097 |   1.262 |    1.283 | 
     | inc_add_218_33_2/g674 | B ^ -> CO ^  | HA1D0    | 0.103 |   1.364 |    1.385 | 
     | inc_add_218_33_2/g673 | B ^ -> CO ^  | HA1D0    | 0.101 |   1.465 |    1.486 | 
     | inc_add_218_33_2/g672 | B ^ -> CO ^  | HA1D0    | 0.104 |   1.570 |    1.590 | 
     | inc_add_218_33_2/g671 | B ^ -> CO ^  | HA1D0    | 0.107 |   1.676 |    1.697 | 
     | inc_add_218_33_2/g670 | B ^ -> CO ^  | HA1D0    | 0.103 |   1.779 |    1.800 | 
     | inc_add_218_33_2/g669 | B ^ -> CO ^  | HA1D0    | 0.104 |   1.883 |    1.904 | 
     | inc_add_218_33_2/g668 | B ^ -> CO ^  | HA1D0    | 0.100 |   1.983 |    2.004 | 
     | inc_add_218_33_2/g667 | B ^ -> CO ^  | HA1D0    | 0.113 |   2.096 |    2.117 | 
     | inc_add_218_33_2/g666 | B ^ -> CO ^  | HA1D0    | 0.110 |   2.207 |    2.228 | 
     | inc_add_218_33_2/g665 | B ^ -> CO ^  | HA1D0    | 0.101 |   2.307 |    2.328 | 
     | inc_add_218_33_2/g664 | B ^ -> CO ^  | HA1D0    | 0.093 |   2.400 |    2.421 | 
     | inc_add_218_33_2/g663 | A1 ^ -> Z v  | CKXOR2D1 | 0.095 |   2.495 |    2.516 | 
     | g7182                 | A1 v -> Z v  | AN2D2    | 0.098 |   2.593 |    2.614 | 
     | g12636                | A4 v -> Z v  | OR4D1    | 0.108 |   2.701 |    2.722 | 
     | FE_OFC52_n_258        | I v -> Z v   | CKBD1    | 0.236 |   2.937 |    2.958 | 
     | g12635                | I v -> ZN ^  | INVD1    | 0.094 |   3.031 |    3.052 | 
     | g12634                | A1 ^ -> Z ^  | AN3XD1   | 0.131 |   3.161 |    3.182 | 
     | g12589                | B2 ^ -> Z ^  | AO22D0   | 0.144 |   3.305 |    3.326 | 
     | Yp_reg[3]             | D ^          | DFQD1    | 0.000 |   3.305 |    3.326 | 
     +------------------------------------------------------------------------------+ 

<CMD> uiSetTool ruler
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> uiSetTool select
<CMD> uiSetTool ruler
<CMD> fit
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> fit
<CMD> uiSetTool select
<CMD> fit
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> fit
<CMD> setDrawView place
