// Seed: 1637834984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout tri id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd47,
    parameter id_6 = 32'd50,
    parameter id_7 = 32'd30
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8
);
  inout tri id_8;
  inout wire _id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout uwire id_2;
  output wire _id_1;
  supply0 id_9;
  assign id_9 = 1;
  wire id_10;
  logic [id_1 : id_6] id_11;
  assign id_2 = (1) ? -1 : 1 - $clog2(65);
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_10,
      id_8,
      id_8,
      id_5,
      id_8,
      id_3,
      id_3,
      id_10
  );
  assign modCall_1.id_1 = 0;
  logic id_12 = id_5;
  assign id_12 = 1 ? id_4 : !id_8;
  assign id_8  = -1 == -1;
  struct packed {
    id_13 id_14;
    logic [id_7  -  1 : -1 'b0] id_15;
  } id_16;
  ;
endmodule
