;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV @121, 106
	SLT 210, 60
	SUB #513, 2
	MOV 717, <-20
	SPL 0, <402
	SPL 0, <402
	DJN <-661, @-20
	ADD 210, 60
	DJN 0, -41
	SPL 0, <402
	CMP #513, 2
	DJN -1, @-20
	DJN -1, @-20
	JMP 71, <2
	ADD 30, 9
	SUB @0, @2
	MOV @221, 106
	SLT 210, 60
	SLT 210, 60
	SUB -100, -0
	MOV -61, <26
	SPL 0, <402
	JMP @72, #200
	ADD 210, 70
	SPL 0, <402
	SUB @121, 103
	SUB @121, 103
	SLT 0, 402
	ADD 30, 9
	JMZ -7, @-20
	MOV -1, <-26
	SUB @121, 103
	ADD 210, 60
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-26
	MOV -61, <26
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -1, <-26
	DAT #210, #60
	DAT #210, #60
	MOV -1, <-26
	MOV -1, <-26
