// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/15/2016 02:08:16"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module windowing (
	in1,
	in2,
	clk,
	out1,
	out2,
	next,
	state);
input 	[11:0] in1;
input 	[11:0] in2;
input 	clk;
output 	[11:0] out1;
output 	[11:0] out2;
output 	next;
output 	[2:0] state;

// Design Ports Information
// out1[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[2]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[3]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[4]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[7]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[8]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[9]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[10]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out1[11]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[0]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[1]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[2]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[3]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[4]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[6]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[7]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[8]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[9]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[10]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out2[11]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// next	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[0]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[1]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// state[2]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[2]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[3]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[5]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[6]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[7]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[8]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[9]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[10]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in1[11]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[0]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[1]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[2]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[3]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[4]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[6]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[7]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[8]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[9]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[10]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in2[11]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Ram_example_v_fast.sdo");
// synopsys translate_on

wire \Mult0|auto_generated|mac_out2~dataout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~2 ;
wire \Mult0|auto_generated|mac_out2~3 ;
wire \Mult0|auto_generated|mac_out2~4 ;
wire \Mult0|auto_generated|mac_out2~5 ;
wire \Mult0|auto_generated|mac_out2~6 ;
wire \Mult0|auto_generated|mac_out2~7 ;
wire \Mult0|auto_generated|mac_out2~8 ;
wire \Mult0|auto_generated|mac_out2~9 ;
wire \Mult0|auto_generated|mac_out2~10 ;
wire \Mult0|auto_generated|mac_out2~11 ;
wire \Mult0|auto_generated|mac_out2~12 ;
wire \Mult0|auto_generated|mac_out2~13 ;
wire \Mult0|auto_generated|mac_out2~14 ;
wire \Mult0|auto_generated|mac_out2~15 ;
wire \Mult1|auto_generated|mac_out2~dataout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \Mult1|auto_generated|mac_out2~0 ;
wire \Mult1|auto_generated|mac_out2~1 ;
wire \Mult1|auto_generated|mac_out2~2 ;
wire \Mult1|auto_generated|mac_out2~3 ;
wire \Mult1|auto_generated|mac_out2~4 ;
wire \Mult1|auto_generated|mac_out2~5 ;
wire \Mult1|auto_generated|mac_out2~6 ;
wire \Mult1|auto_generated|mac_out2~7 ;
wire \Mult1|auto_generated|mac_out2~8 ;
wire \Mult1|auto_generated|mac_out2~9 ;
wire \Mult1|auto_generated|mac_out2~10 ;
wire \Mult1|auto_generated|mac_out2~11 ;
wire \Mult1|auto_generated|mac_out2~12 ;
wire \Mult1|auto_generated|mac_out2~13 ;
wire \Mult1|auto_generated|mac_out2~14 ;
wire \Mult1|auto_generated|mac_out2~15 ;
wire \gap_counter[5]~22_combout ;
wire \gap_counter[6]~24_combout ;
wire \Equal0~1_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \gap_counter[1]~14_combout ;
wire \Decoder0~0_combout ;
wire \gap_counter[1]~15 ;
wire \gap_counter[2]~16_combout ;
wire \gap_counter[2]~17 ;
wire \gap_counter[3]~19 ;
wire \gap_counter[4]~20_combout ;
wire \gap_counter[4]~21 ;
wire \gap_counter[5]~23 ;
wire \gap_counter[6]~25 ;
wire \gap_counter[7]~26_combout ;
wire \gap_counter[7]~27 ;
wire \gap_counter[8]~29 ;
wire \gap_counter[9]~30_combout ;
wire \gap_counter[9]~31 ;
wire \gap_counter[10]~33 ;
wire \gap_counter[11]~34_combout ;
wire \gap_counter[11]~35 ;
wire \gap_counter[12]~36_combout ;
wire \gap_counter[12]~37 ;
wire \gap_counter[13]~38_combout ;
wire \Equal0~3_combout ;
wire \gap_counter[3]~18_combout ;
wire \gap_counter[0]~13_combout ;
wire \Equal0~0_combout ;
wire \gap_counter[8]~28_combout ;
wire \gap_counter[10]~32_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Mux3~0_combout ;
wire \state[0]~reg0_regout ;
wire \Mux2~0_combout ;
wire \state[1]~reg0_regout ;
wire \Mux1~0_combout ;
wire \Mux1~0clkctrl_outclk ;
wire \Mux0~0_combout ;
wire \state[2]~reg0_regout ;
wire \update_output~0_combout ;
wire \~GND~combout ;
wire \addr_counter[1]~27_combout ;
wire \addr_counter[2]~9_combout ;
wire \addr_counter[2]~10 ;
wire \addr_counter[3]~11_combout ;
wire \addr_counter[3]~12 ;
wire \addr_counter[4]~13_combout ;
wire \addr_counter[4]~14 ;
wire \addr_counter[5]~15_combout ;
wire \addr_counter[5]~16 ;
wire \addr_counter[6]~17_combout ;
wire \addr_counter[6]~18 ;
wire \addr_counter[7]~19_combout ;
wire \addr_counter[7]~20 ;
wire \addr_counter[8]~21_combout ;
wire \addr_counter[8]~22 ;
wire \addr_counter[9]~23_combout ;
wire \addr_counter[9]~24 ;
wire \addr_counter[10]~25_combout ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a1 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a3 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a5 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a7 ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_mult1~2 ;
wire \Mult0|auto_generated|mac_mult1~3 ;
wire \Mult0|auto_generated|mac_mult1~4 ;
wire \Mult0|auto_generated|mac_mult1~5 ;
wire \Mult0|auto_generated|mac_mult1~6 ;
wire \Mult0|auto_generated|mac_mult1~7 ;
wire \Mult0|auto_generated|mac_mult1~8 ;
wire \Mult0|auto_generated|mac_mult1~9 ;
wire \Mult0|auto_generated|mac_mult1~10 ;
wire \Mult0|auto_generated|mac_mult1~11 ;
wire \Mult0|auto_generated|mac_mult1~12 ;
wire \Mult0|auto_generated|mac_mult1~13 ;
wire \Mult0|auto_generated|mac_mult1~14 ;
wire \Mult0|auto_generated|mac_mult1~15 ;
wire \out1[0]~reg0 ;
wire \out1[1]~reg0 ;
wire \out1[2]~reg0 ;
wire \out1[3]~reg0 ;
wire \out1[4]~reg0 ;
wire \out1[5]~reg0 ;
wire \out1[6]~reg0 ;
wire \out1[7]~reg0 ;
wire \out1[8]~reg0 ;
wire \out1[9]~reg0 ;
wire \out1[10]~reg0 ;
wire \out1[11]~reg0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \memory_inst|rom_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \Mult1|auto_generated|mac_mult1~dataout ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \Mult1|auto_generated|mac_mult1~0 ;
wire \Mult1|auto_generated|mac_mult1~1 ;
wire \Mult1|auto_generated|mac_mult1~2 ;
wire \Mult1|auto_generated|mac_mult1~3 ;
wire \Mult1|auto_generated|mac_mult1~4 ;
wire \Mult1|auto_generated|mac_mult1~5 ;
wire \Mult1|auto_generated|mac_mult1~6 ;
wire \Mult1|auto_generated|mac_mult1~7 ;
wire \Mult1|auto_generated|mac_mult1~8 ;
wire \Mult1|auto_generated|mac_mult1~9 ;
wire \Mult1|auto_generated|mac_mult1~10 ;
wire \Mult1|auto_generated|mac_mult1~11 ;
wire \Mult1|auto_generated|mac_mult1~12 ;
wire \Mult1|auto_generated|mac_mult1~13 ;
wire \Mult1|auto_generated|mac_mult1~14 ;
wire \Mult1|auto_generated|mac_mult1~15 ;
wire \out2[0]~reg0 ;
wire \out2[1]~reg0 ;
wire \out2[2]~reg0 ;
wire \out2[3]~reg0 ;
wire \out2[4]~reg0 ;
wire \out2[5]~reg0 ;
wire \out2[6]~reg0 ;
wire \out2[7]~reg0 ;
wire \out2[8]~reg0 ;
wire \out2[9]~reg0 ;
wire \out2[10]~reg0 ;
wire \out2[11]~reg0 ;
wire \next~0_combout ;
wire [2:0] nextState;
wire [13:0] gap_counter;
wire [10:0] addr_counter;
wire [11:0] \in2~combout ;
wire [11:0] \in1~combout ;

wire [35:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [1:0] \memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \out1[0]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \out1[1]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \out1[2]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \out1[3]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \out1[4]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \out1[5]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \out1[6]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \out1[7]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \out1[8]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \out1[9]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \out1[10]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \out1[11]~reg0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_out2~DATAOUT19  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_out2~0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_out2~1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_out2~2  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_out2~3  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_out2~4  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_out2~5  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_out2~6  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_out2~7  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_out2~8  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_out2~9  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_out2~10  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_out2~11  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_out2~12  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_out2~13  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_out2~14  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_out2~15  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_out2~dataout  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_out2~DATAOUT1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_out2~DATAOUT2  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_out2~DATAOUT3  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_out2~DATAOUT4  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_out2~DATAOUT5  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_out2~DATAOUT6  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \out2[0]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \out2[1]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \out2[2]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \out2[3]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \out2[4]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \out2[5]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \out2[6]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \out2[7]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \out2[8]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \out2[9]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \out2[10]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \out2[11]~reg0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_out2~DATAOUT19  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult0|auto_generated|mac_mult1~DATAOUT16  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult0|auto_generated|mac_mult1~DATAOUT17  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult0|auto_generated|mac_mult1~DATAOUT18  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult0|auto_generated|mac_mult1~DATAOUT19  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \Mult1|auto_generated|mac_mult1~0  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_mult1~1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_mult1~2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_mult1~3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_mult1~4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_mult1~5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_mult1~6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_mult1~7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_mult1~8  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_mult1~9  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_mult1~10  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_mult1~11  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_mult1~12  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_mult1~13  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_mult1~14  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_mult1~15  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_mult1~dataout  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_mult1~DATAOUT1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \Mult1|auto_generated|mac_mult1~DATAOUT2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \Mult1|auto_generated|mac_mult1~DATAOUT3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \Mult1|auto_generated|mac_mult1~DATAOUT4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \Mult1|auto_generated|mac_mult1~DATAOUT5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \Mult1|auto_generated|mac_mult1~DATAOUT6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \Mult1|auto_generated|mac_mult1~DATAOUT7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \Mult1|auto_generated|mac_mult1~DATAOUT8  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \Mult1|auto_generated|mac_mult1~DATAOUT9  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \Mult1|auto_generated|mac_mult1~DATAOUT10  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \Mult1|auto_generated|mac_mult1~DATAOUT11  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \Mult1|auto_generated|mac_mult1~DATAOUT12  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \Mult1|auto_generated|mac_mult1~DATAOUT13  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \Mult1|auto_generated|mac_mult1~DATAOUT14  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \Mult1|auto_generated|mac_mult1~DATAOUT15  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \Mult1|auto_generated|mac_mult1~DATAOUT16  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \Mult1|auto_generated|mac_mult1~DATAOUT17  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \Mult1|auto_generated|mac_mult1~DATAOUT18  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \Mult1|auto_generated|mac_mult1~DATAOUT19  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a1  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a3  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a5  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a7  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];

assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \memory_inst|rom_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0  = \memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];

// Location: LCFF_X30_Y12_N13
cycloneii_lcell_ff \gap_counter[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[5]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[5]));

// Location: LCFF_X30_Y12_N15
cycloneii_lcell_ff \gap_counter[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[6]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[6]));

// Location: LCCOMB_X30_Y12_N12
cycloneii_lcell_comb \gap_counter[5]~22 (
// Equation(s):
// \gap_counter[5]~22_combout  = (gap_counter[5] & (\gap_counter[4]~21  $ (GND))) # (!gap_counter[5] & (!\gap_counter[4]~21  & VCC))
// \gap_counter[5]~23  = CARRY((gap_counter[5] & !\gap_counter[4]~21 ))

	.dataa(gap_counter[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[4]~21 ),
	.combout(\gap_counter[5]~22_combout ),
	.cout(\gap_counter[5]~23 ));
// synopsys translate_off
defparam \gap_counter[5]~22 .lut_mask = 16'hA50A;
defparam \gap_counter[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneii_lcell_comb \gap_counter[6]~24 (
// Equation(s):
// \gap_counter[6]~24_combout  = (gap_counter[6] & (!\gap_counter[5]~23 )) # (!gap_counter[6] & ((\gap_counter[5]~23 ) # (GND)))
// \gap_counter[6]~25  = CARRY((!\gap_counter[5]~23 ) # (!gap_counter[6]))

	.dataa(gap_counter[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[5]~23 ),
	.combout(\gap_counter[6]~24_combout ),
	.cout(\gap_counter[6]~25 ));
// synopsys translate_off
defparam \gap_counter[6]~24 .lut_mask = 16'h5A5F;
defparam \gap_counter[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ((gap_counter[6]) # ((gap_counter[7]) # (gap_counter[5]))) # (!gap_counter[4])

	.dataa(gap_counter[4]),
	.datab(gap_counter[6]),
	.datac(gap_counter[7]),
	.datad(gap_counter[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hFFFD;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneii_lcell_comb \gap_counter[1]~14 (
// Equation(s):
// \gap_counter[1]~14_combout  = (gap_counter[0] & (gap_counter[1] $ (VCC))) # (!gap_counter[0] & (gap_counter[1] & VCC))
// \gap_counter[1]~15  = CARRY((gap_counter[0] & gap_counter[1]))

	.dataa(gap_counter[0]),
	.datab(gap_counter[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\gap_counter[1]~14_combout ),
	.cout(\gap_counter[1]~15 ));
// synopsys translate_off
defparam \gap_counter[1]~14 .lut_mask = 16'h6688;
defparam \gap_counter[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N30
cycloneii_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\state[2]~reg0_regout  & (!\state[1]~reg0_regout  & \state[0]~reg0_regout ))

	.dataa(vcc),
	.datab(\state[2]~reg0_regout ),
	.datac(\state[1]~reg0_regout ),
	.datad(\state[0]~reg0_regout ),
	.cin(gnd),
	.combout(\Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder0~0 .lut_mask = 16'h0C00;
defparam \Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N5
cycloneii_lcell_ff \gap_counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[1]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[1]));

// Location: LCCOMB_X30_Y12_N6
cycloneii_lcell_comb \gap_counter[2]~16 (
// Equation(s):
// \gap_counter[2]~16_combout  = (gap_counter[2] & (!\gap_counter[1]~15 )) # (!gap_counter[2] & ((\gap_counter[1]~15 ) # (GND)))
// \gap_counter[2]~17  = CARRY((!\gap_counter[1]~15 ) # (!gap_counter[2]))

	.dataa(vcc),
	.datab(gap_counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[1]~15 ),
	.combout(\gap_counter[2]~16_combout ),
	.cout(\gap_counter[2]~17 ));
// synopsys translate_off
defparam \gap_counter[2]~16 .lut_mask = 16'h3C3F;
defparam \gap_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N7
cycloneii_lcell_ff \gap_counter[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[2]));

// Location: LCCOMB_X30_Y12_N8
cycloneii_lcell_comb \gap_counter[3]~18 (
// Equation(s):
// \gap_counter[3]~18_combout  = (gap_counter[3] & (\gap_counter[2]~17  $ (GND))) # (!gap_counter[3] & (!\gap_counter[2]~17  & VCC))
// \gap_counter[3]~19  = CARRY((gap_counter[3] & !\gap_counter[2]~17 ))

	.dataa(gap_counter[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[2]~17 ),
	.combout(\gap_counter[3]~18_combout ),
	.cout(\gap_counter[3]~19 ));
// synopsys translate_off
defparam \gap_counter[3]~18 .lut_mask = 16'hA50A;
defparam \gap_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneii_lcell_comb \gap_counter[4]~20 (
// Equation(s):
// \gap_counter[4]~20_combout  = (gap_counter[4] & (!\gap_counter[3]~19 )) # (!gap_counter[4] & ((\gap_counter[3]~19 ) # (GND)))
// \gap_counter[4]~21  = CARRY((!\gap_counter[3]~19 ) # (!gap_counter[4]))

	.dataa(vcc),
	.datab(gap_counter[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[3]~19 ),
	.combout(\gap_counter[4]~20_combout ),
	.cout(\gap_counter[4]~21 ));
// synopsys translate_off
defparam \gap_counter[4]~20 .lut_mask = 16'h3C3F;
defparam \gap_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N11
cycloneii_lcell_ff \gap_counter[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[4]));

// Location: LCCOMB_X30_Y12_N16
cycloneii_lcell_comb \gap_counter[7]~26 (
// Equation(s):
// \gap_counter[7]~26_combout  = (gap_counter[7] & (\gap_counter[6]~25  $ (GND))) # (!gap_counter[7] & (!\gap_counter[6]~25  & VCC))
// \gap_counter[7]~27  = CARRY((gap_counter[7] & !\gap_counter[6]~25 ))

	.dataa(vcc),
	.datab(gap_counter[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[6]~25 ),
	.combout(\gap_counter[7]~26_combout ),
	.cout(\gap_counter[7]~27 ));
// synopsys translate_off
defparam \gap_counter[7]~26 .lut_mask = 16'hC30C;
defparam \gap_counter[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N17
cycloneii_lcell_ff \gap_counter[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[7]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[7]));

// Location: LCCOMB_X30_Y12_N18
cycloneii_lcell_comb \gap_counter[8]~28 (
// Equation(s):
// \gap_counter[8]~28_combout  = (gap_counter[8] & (!\gap_counter[7]~27 )) # (!gap_counter[8] & ((\gap_counter[7]~27 ) # (GND)))
// \gap_counter[8]~29  = CARRY((!\gap_counter[7]~27 ) # (!gap_counter[8]))

	.dataa(gap_counter[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[7]~27 ),
	.combout(\gap_counter[8]~28_combout ),
	.cout(\gap_counter[8]~29 ));
// synopsys translate_off
defparam \gap_counter[8]~28 .lut_mask = 16'h5A5F;
defparam \gap_counter[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneii_lcell_comb \gap_counter[9]~30 (
// Equation(s):
// \gap_counter[9]~30_combout  = (gap_counter[9] & (\gap_counter[8]~29  $ (GND))) # (!gap_counter[9] & (!\gap_counter[8]~29  & VCC))
// \gap_counter[9]~31  = CARRY((gap_counter[9] & !\gap_counter[8]~29 ))

	.dataa(vcc),
	.datab(gap_counter[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[8]~29 ),
	.combout(\gap_counter[9]~30_combout ),
	.cout(\gap_counter[9]~31 ));
// synopsys translate_off
defparam \gap_counter[9]~30 .lut_mask = 16'hC30C;
defparam \gap_counter[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N21
cycloneii_lcell_ff \gap_counter[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[9]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[9]));

// Location: LCCOMB_X30_Y12_N22
cycloneii_lcell_comb \gap_counter[10]~32 (
// Equation(s):
// \gap_counter[10]~32_combout  = (gap_counter[10] & (!\gap_counter[9]~31 )) # (!gap_counter[10] & ((\gap_counter[9]~31 ) # (GND)))
// \gap_counter[10]~33  = CARRY((!\gap_counter[9]~31 ) # (!gap_counter[10]))

	.dataa(gap_counter[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[9]~31 ),
	.combout(\gap_counter[10]~32_combout ),
	.cout(\gap_counter[10]~33 ));
// synopsys translate_off
defparam \gap_counter[10]~32 .lut_mask = 16'h5A5F;
defparam \gap_counter[10]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneii_lcell_comb \gap_counter[11]~34 (
// Equation(s):
// \gap_counter[11]~34_combout  = (gap_counter[11] & (\gap_counter[10]~33  $ (GND))) # (!gap_counter[11] & (!\gap_counter[10]~33  & VCC))
// \gap_counter[11]~35  = CARRY((gap_counter[11] & !\gap_counter[10]~33 ))

	.dataa(vcc),
	.datab(gap_counter[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[10]~33 ),
	.combout(\gap_counter[11]~34_combout ),
	.cout(\gap_counter[11]~35 ));
// synopsys translate_off
defparam \gap_counter[11]~34 .lut_mask = 16'hC30C;
defparam \gap_counter[11]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N25
cycloneii_lcell_ff \gap_counter[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[11]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[11]));

// Location: LCCOMB_X30_Y12_N26
cycloneii_lcell_comb \gap_counter[12]~36 (
// Equation(s):
// \gap_counter[12]~36_combout  = (gap_counter[12] & (!\gap_counter[11]~35 )) # (!gap_counter[12] & ((\gap_counter[11]~35 ) # (GND)))
// \gap_counter[12]~37  = CARRY((!\gap_counter[11]~35 ) # (!gap_counter[12]))

	.dataa(vcc),
	.datab(gap_counter[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\gap_counter[11]~35 ),
	.combout(\gap_counter[12]~36_combout ),
	.cout(\gap_counter[12]~37 ));
// synopsys translate_off
defparam \gap_counter[12]~36 .lut_mask = 16'h3C3F;
defparam \gap_counter[12]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N27
cycloneii_lcell_ff \gap_counter[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[12]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[12]));

// Location: LCCOMB_X30_Y12_N28
cycloneii_lcell_comb \gap_counter[13]~38 (
// Equation(s):
// \gap_counter[13]~38_combout  = \gap_counter[12]~37  $ (!gap_counter[13])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(gap_counter[13]),
	.cin(\gap_counter[12]~37 ),
	.combout(\gap_counter[13]~38_combout ),
	.cout());
// synopsys translate_off
defparam \gap_counter[13]~38 .lut_mask = 16'hF00F;
defparam \gap_counter[13]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X30_Y12_N29
cycloneii_lcell_ff \gap_counter[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[13]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[13]));

// Location: LCCOMB_X31_Y12_N8
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (gap_counter[12]) # (!gap_counter[13])

	.dataa(vcc),
	.datab(vcc),
	.datac(gap_counter[13]),
	.datad(gap_counter[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hFF0F;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N9
cycloneii_lcell_ff \gap_counter[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[3]));

// Location: LCCOMB_X31_Y12_N14
cycloneii_lcell_comb \gap_counter[0]~13 (
// Equation(s):
// \gap_counter[0]~13_combout  = gap_counter[0] $ (((\state[2]~reg0_regout  & (!\state[1]~reg0_regout  & \state[0]~reg0_regout ))))

	.dataa(\state[2]~reg0_regout ),
	.datab(gap_counter[0]),
	.datac(\state[1]~reg0_regout ),
	.datad(\state[0]~reg0_regout ),
	.cin(gnd),
	.combout(\gap_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \gap_counter[0]~13 .lut_mask = 16'hC6CC;
defparam \gap_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N1
cycloneii_lcell_ff \gap_counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\gap_counter[0]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[0]));

// Location: LCCOMB_X30_Y12_N0
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (gap_counter[2]) # (((gap_counter[0]) # (!gap_counter[1])) # (!gap_counter[3]))

	.dataa(gap_counter[2]),
	.datab(gap_counter[3]),
	.datac(gap_counter[0]),
	.datad(gap_counter[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'hFBFF;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y12_N19
cycloneii_lcell_ff \gap_counter[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[8]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[8]));

// Location: LCFF_X30_Y12_N23
cycloneii_lcell_ff \gap_counter[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\gap_counter[10]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(gap_counter[10]));

// Location: LCCOMB_X30_Y12_N2
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (gap_counter[9]) # ((gap_counter[8]) # ((!gap_counter[10]) # (!gap_counter[11])))

	.dataa(gap_counter[9]),
	.datab(gap_counter[8]),
	.datac(gap_counter[11]),
	.datad(gap_counter[10]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hEFFF;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N6
cycloneii_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~1_combout ) # ((\Equal0~3_combout ) # ((\Equal0~0_combout ) # (\Equal0~2_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'hFFFE;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (!\state[0]~reg0_regout  & (((\Equal0~4_combout ) # (!\state[1]~reg0_regout )) # (!\state[2]~reg0_regout )))

	.dataa(\state[2]~reg0_regout ),
	.datab(\state[0]~reg0_regout ),
	.datac(\state[1]~reg0_regout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'h3313;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneii_lcell_comb \nextState[0] (
// Equation(s):
// nextState[0] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (nextState[0])) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((\Mux3~0_combout )))

	.dataa(nextState[0]),
	.datab(vcc),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(nextState[0]),
	.cout());
// synopsys translate_off
defparam \nextState[0] .lut_mask = 16'hAFA0;
defparam \nextState[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N27
cycloneii_lcell_ff \state[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(nextState[0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state[0]~reg0_regout ));

// Location: LCCOMB_X31_Y12_N24
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = \state[1]~reg0_regout  $ (((\state[2]~reg0_regout ) # (\state[0]~reg0_regout )))

	.dataa(vcc),
	.datab(\state[2]~reg0_regout ),
	.datac(\state[1]~reg0_regout ),
	.datad(\state[0]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'h0F3C;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneii_lcell_comb \nextState[1] (
// Equation(s):
// nextState[1] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (nextState[1])) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((\Mux2~0_combout )))

	.dataa(vcc),
	.datab(nextState[1]),
	.datac(\Mux2~0_combout ),
	.datad(\Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(nextState[1]),
	.cout());
// synopsys translate_off
defparam \nextState[1] .lut_mask = 16'hCCF0;
defparam \nextState[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N23
cycloneii_lcell_ff \state[1]~reg0 (
	.clk(\clk~combout ),
	.datain(nextState[1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state[1]~reg0_regout ));

// Location: LCCOMB_X31_Y12_N20
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\state[2]~reg0_regout  & (\state[1]~reg0_regout  & \state[0]~reg0_regout ))

	.dataa(vcc),
	.datab(\state[2]~reg0_regout ),
	.datac(\state[1]~reg0_regout ),
	.datad(\state[0]~reg0_regout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hC000;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \Mux1~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Mux1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Mux1~0clkctrl_outclk ));
// synopsys translate_off
defparam \Mux1~0clkctrl .clock_type = "global clock";
defparam \Mux1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\state[0]~reg0_regout  & (\state[2]~reg0_regout  $ ((\state[1]~reg0_regout )))) # (!\state[0]~reg0_regout  & (\state[2]~reg0_regout  & (\state[1]~reg0_regout  & \Equal0~4_combout )))

	.dataa(\state[2]~reg0_regout ),
	.datab(\state[0]~reg0_regout ),
	.datac(\state[1]~reg0_regout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h6848;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneii_lcell_comb \nextState[2] (
// Equation(s):
// nextState[2] = (GLOBAL(\Mux1~0clkctrl_outclk ) & (nextState[2])) # (!GLOBAL(\Mux1~0clkctrl_outclk ) & ((\Mux0~0_combout )))

	.dataa(nextState[2]),
	.datab(vcc),
	.datac(\Mux1~0clkctrl_outclk ),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(nextState[2]),
	.cout());
// synopsys translate_off
defparam \nextState[2] .lut_mask = 16'hAFA0;
defparam \nextState[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y12_N29
cycloneii_lcell_ff \state[2]~reg0 (
	.clk(\clk~combout ),
	.datain(nextState[2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\state[2]~reg0_regout ));

// Location: LCCOMB_X31_Y12_N16
cycloneii_lcell_comb \update_output~0 (
// Equation(s):
// \update_output~0_combout  = (!\state[2]~reg0_regout  & \state[0]~reg0_regout )

	.dataa(vcc),
	.datab(\state[2]~reg0_regout ),
	.datac(vcc),
	.datad(\state[0]~reg0_regout ),
	.cin(gnd),
	.combout(\update_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \update_output~0 .lut_mask = 16'h3300;
defparam \update_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y12_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[0]));
// synopsys translate_off
defparam \in1[0]~I .input_async_reset = "none";
defparam \in1[0]~I .input_power_up = "low";
defparam \in1[0]~I .input_register_mode = "none";
defparam \in1[0]~I .input_sync_reset = "none";
defparam \in1[0]~I .oe_async_reset = "none";
defparam \in1[0]~I .oe_power_up = "low";
defparam \in1[0]~I .oe_register_mode = "none";
defparam \in1[0]~I .oe_sync_reset = "none";
defparam \in1[0]~I .operation_mode = "input";
defparam \in1[0]~I .output_async_reset = "none";
defparam \in1[0]~I .output_power_up = "low";
defparam \in1[0]~I .output_register_mode = "none";
defparam \in1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[1]));
// synopsys translate_off
defparam \in1[1]~I .input_async_reset = "none";
defparam \in1[1]~I .input_power_up = "low";
defparam \in1[1]~I .input_register_mode = "none";
defparam \in1[1]~I .input_sync_reset = "none";
defparam \in1[1]~I .oe_async_reset = "none";
defparam \in1[1]~I .oe_power_up = "low";
defparam \in1[1]~I .oe_register_mode = "none";
defparam \in1[1]~I .oe_sync_reset = "none";
defparam \in1[1]~I .operation_mode = "input";
defparam \in1[1]~I .output_async_reset = "none";
defparam \in1[1]~I .output_power_up = "low";
defparam \in1[1]~I .output_register_mode = "none";
defparam \in1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[2]));
// synopsys translate_off
defparam \in1[2]~I .input_async_reset = "none";
defparam \in1[2]~I .input_power_up = "low";
defparam \in1[2]~I .input_register_mode = "none";
defparam \in1[2]~I .input_sync_reset = "none";
defparam \in1[2]~I .oe_async_reset = "none";
defparam \in1[2]~I .oe_power_up = "low";
defparam \in1[2]~I .oe_register_mode = "none";
defparam \in1[2]~I .oe_sync_reset = "none";
defparam \in1[2]~I .operation_mode = "input";
defparam \in1[2]~I .output_async_reset = "none";
defparam \in1[2]~I .output_power_up = "low";
defparam \in1[2]~I .output_register_mode = "none";
defparam \in1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[3]));
// synopsys translate_off
defparam \in1[3]~I .input_async_reset = "none";
defparam \in1[3]~I .input_power_up = "low";
defparam \in1[3]~I .input_register_mode = "none";
defparam \in1[3]~I .input_sync_reset = "none";
defparam \in1[3]~I .oe_async_reset = "none";
defparam \in1[3]~I .oe_power_up = "low";
defparam \in1[3]~I .oe_register_mode = "none";
defparam \in1[3]~I .oe_sync_reset = "none";
defparam \in1[3]~I .operation_mode = "input";
defparam \in1[3]~I .output_async_reset = "none";
defparam \in1[3]~I .output_power_up = "low";
defparam \in1[3]~I .output_register_mode = "none";
defparam \in1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[4]));
// synopsys translate_off
defparam \in1[4]~I .input_async_reset = "none";
defparam \in1[4]~I .input_power_up = "low";
defparam \in1[4]~I .input_register_mode = "none";
defparam \in1[4]~I .input_sync_reset = "none";
defparam \in1[4]~I .oe_async_reset = "none";
defparam \in1[4]~I .oe_power_up = "low";
defparam \in1[4]~I .oe_register_mode = "none";
defparam \in1[4]~I .oe_sync_reset = "none";
defparam \in1[4]~I .operation_mode = "input";
defparam \in1[4]~I .output_async_reset = "none";
defparam \in1[4]~I .output_power_up = "low";
defparam \in1[4]~I .output_register_mode = "none";
defparam \in1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[5]));
// synopsys translate_off
defparam \in1[5]~I .input_async_reset = "none";
defparam \in1[5]~I .input_power_up = "low";
defparam \in1[5]~I .input_register_mode = "none";
defparam \in1[5]~I .input_sync_reset = "none";
defparam \in1[5]~I .oe_async_reset = "none";
defparam \in1[5]~I .oe_power_up = "low";
defparam \in1[5]~I .oe_register_mode = "none";
defparam \in1[5]~I .oe_sync_reset = "none";
defparam \in1[5]~I .operation_mode = "input";
defparam \in1[5]~I .output_async_reset = "none";
defparam \in1[5]~I .output_power_up = "low";
defparam \in1[5]~I .output_register_mode = "none";
defparam \in1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[6]));
// synopsys translate_off
defparam \in1[6]~I .input_async_reset = "none";
defparam \in1[6]~I .input_power_up = "low";
defparam \in1[6]~I .input_register_mode = "none";
defparam \in1[6]~I .input_sync_reset = "none";
defparam \in1[6]~I .oe_async_reset = "none";
defparam \in1[6]~I .oe_power_up = "low";
defparam \in1[6]~I .oe_register_mode = "none";
defparam \in1[6]~I .oe_sync_reset = "none";
defparam \in1[6]~I .operation_mode = "input";
defparam \in1[6]~I .output_async_reset = "none";
defparam \in1[6]~I .output_power_up = "low";
defparam \in1[6]~I .output_register_mode = "none";
defparam \in1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[7]));
// synopsys translate_off
defparam \in1[7]~I .input_async_reset = "none";
defparam \in1[7]~I .input_power_up = "low";
defparam \in1[7]~I .input_register_mode = "none";
defparam \in1[7]~I .input_sync_reset = "none";
defparam \in1[7]~I .oe_async_reset = "none";
defparam \in1[7]~I .oe_power_up = "low";
defparam \in1[7]~I .oe_register_mode = "none";
defparam \in1[7]~I .oe_sync_reset = "none";
defparam \in1[7]~I .operation_mode = "input";
defparam \in1[7]~I .output_async_reset = "none";
defparam \in1[7]~I .output_power_up = "low";
defparam \in1[7]~I .output_register_mode = "none";
defparam \in1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[8]));
// synopsys translate_off
defparam \in1[8]~I .input_async_reset = "none";
defparam \in1[8]~I .input_power_up = "low";
defparam \in1[8]~I .input_register_mode = "none";
defparam \in1[8]~I .input_sync_reset = "none";
defparam \in1[8]~I .oe_async_reset = "none";
defparam \in1[8]~I .oe_power_up = "low";
defparam \in1[8]~I .oe_register_mode = "none";
defparam \in1[8]~I .oe_sync_reset = "none";
defparam \in1[8]~I .operation_mode = "input";
defparam \in1[8]~I .output_async_reset = "none";
defparam \in1[8]~I .output_power_up = "low";
defparam \in1[8]~I .output_register_mode = "none";
defparam \in1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[9]));
// synopsys translate_off
defparam \in1[9]~I .input_async_reset = "none";
defparam \in1[9]~I .input_power_up = "low";
defparam \in1[9]~I .input_register_mode = "none";
defparam \in1[9]~I .input_sync_reset = "none";
defparam \in1[9]~I .oe_async_reset = "none";
defparam \in1[9]~I .oe_power_up = "low";
defparam \in1[9]~I .oe_register_mode = "none";
defparam \in1[9]~I .oe_sync_reset = "none";
defparam \in1[9]~I .operation_mode = "input";
defparam \in1[9]~I .output_async_reset = "none";
defparam \in1[9]~I .output_power_up = "low";
defparam \in1[9]~I .output_register_mode = "none";
defparam \in1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[10]));
// synopsys translate_off
defparam \in1[10]~I .input_async_reset = "none";
defparam \in1[10]~I .input_power_up = "low";
defparam \in1[10]~I .input_register_mode = "none";
defparam \in1[10]~I .input_sync_reset = "none";
defparam \in1[10]~I .oe_async_reset = "none";
defparam \in1[10]~I .oe_power_up = "low";
defparam \in1[10]~I .oe_register_mode = "none";
defparam \in1[10]~I .oe_sync_reset = "none";
defparam \in1[10]~I .operation_mode = "input";
defparam \in1[10]~I .output_async_reset = "none";
defparam \in1[10]~I .output_power_up = "low";
defparam \in1[10]~I .output_register_mode = "none";
defparam \in1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in1[11]));
// synopsys translate_off
defparam \in1[11]~I .input_async_reset = "none";
defparam \in1[11]~I .input_power_up = "low";
defparam \in1[11]~I .input_register_mode = "none";
defparam \in1[11]~I .input_sync_reset = "none";
defparam \in1[11]~I .oe_async_reset = "none";
defparam \in1[11]~I .oe_power_up = "low";
defparam \in1[11]~I .oe_register_mode = "none";
defparam \in1[11]~I .oe_sync_reset = "none";
defparam \in1[11]~I .operation_mode = "input";
defparam \in1[11]~I .output_async_reset = "none";
defparam \in1[11]~I .output_power_up = "low";
defparam \in1[11]~I .output_register_mode = "none";
defparam \in1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneii_lcell_comb \addr_counter[1]~27 (
// Equation(s):
// \addr_counter[1]~27_combout  = !addr_counter[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(addr_counter[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_counter[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \addr_counter[1]~27 .lut_mask = 16'h0F0F;
defparam \addr_counter[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y12_N1
cycloneii_lcell_ff \addr_counter[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[1]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[1]));

// Location: LCCOMB_X32_Y12_N8
cycloneii_lcell_comb \addr_counter[2]~9 (
// Equation(s):
// \addr_counter[2]~9_combout  = (addr_counter[1] & (addr_counter[2] $ (VCC))) # (!addr_counter[1] & (addr_counter[2] & VCC))
// \addr_counter[2]~10  = CARRY((addr_counter[1] & addr_counter[2]))

	.dataa(addr_counter[1]),
	.datab(addr_counter[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_counter[2]~9_combout ),
	.cout(\addr_counter[2]~10 ));
// synopsys translate_off
defparam \addr_counter[2]~9 .lut_mask = 16'h6688;
defparam \addr_counter[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y12_N9
cycloneii_lcell_ff \addr_counter[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[2]));

// Location: LCCOMB_X32_Y12_N10
cycloneii_lcell_comb \addr_counter[3]~11 (
// Equation(s):
// \addr_counter[3]~11_combout  = (addr_counter[3] & (!\addr_counter[2]~10 )) # (!addr_counter[3] & ((\addr_counter[2]~10 ) # (GND)))
// \addr_counter[3]~12  = CARRY((!\addr_counter[2]~10 ) # (!addr_counter[3]))

	.dataa(addr_counter[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[2]~10 ),
	.combout(\addr_counter[3]~11_combout ),
	.cout(\addr_counter[3]~12 ));
// synopsys translate_off
defparam \addr_counter[3]~11 .lut_mask = 16'h5A5F;
defparam \addr_counter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N11
cycloneii_lcell_ff \addr_counter[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[3]));

// Location: LCCOMB_X32_Y12_N12
cycloneii_lcell_comb \addr_counter[4]~13 (
// Equation(s):
// \addr_counter[4]~13_combout  = (addr_counter[4] & (\addr_counter[3]~12  $ (GND))) # (!addr_counter[4] & (!\addr_counter[3]~12  & VCC))
// \addr_counter[4]~14  = CARRY((addr_counter[4] & !\addr_counter[3]~12 ))

	.dataa(addr_counter[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[3]~12 ),
	.combout(\addr_counter[4]~13_combout ),
	.cout(\addr_counter[4]~14 ));
// synopsys translate_off
defparam \addr_counter[4]~13 .lut_mask = 16'hA50A;
defparam \addr_counter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N13
cycloneii_lcell_ff \addr_counter[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[4]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[4]));

// Location: LCCOMB_X32_Y12_N14
cycloneii_lcell_comb \addr_counter[5]~15 (
// Equation(s):
// \addr_counter[5]~15_combout  = (addr_counter[5] & (!\addr_counter[4]~14 )) # (!addr_counter[5] & ((\addr_counter[4]~14 ) # (GND)))
// \addr_counter[5]~16  = CARRY((!\addr_counter[4]~14 ) # (!addr_counter[5]))

	.dataa(vcc),
	.datab(addr_counter[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[4]~14 ),
	.combout(\addr_counter[5]~15_combout ),
	.cout(\addr_counter[5]~16 ));
// synopsys translate_off
defparam \addr_counter[5]~15 .lut_mask = 16'h3C3F;
defparam \addr_counter[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N15
cycloneii_lcell_ff \addr_counter[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[5]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[5]));

// Location: LCCOMB_X32_Y12_N16
cycloneii_lcell_comb \addr_counter[6]~17 (
// Equation(s):
// \addr_counter[6]~17_combout  = (addr_counter[6] & (\addr_counter[5]~16  $ (GND))) # (!addr_counter[6] & (!\addr_counter[5]~16  & VCC))
// \addr_counter[6]~18  = CARRY((addr_counter[6] & !\addr_counter[5]~16 ))

	.dataa(addr_counter[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[5]~16 ),
	.combout(\addr_counter[6]~17_combout ),
	.cout(\addr_counter[6]~18 ));
// synopsys translate_off
defparam \addr_counter[6]~17 .lut_mask = 16'hA50A;
defparam \addr_counter[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N17
cycloneii_lcell_ff \addr_counter[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[6]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[6]));

// Location: LCCOMB_X32_Y12_N18
cycloneii_lcell_comb \addr_counter[7]~19 (
// Equation(s):
// \addr_counter[7]~19_combout  = (addr_counter[7] & (!\addr_counter[6]~18 )) # (!addr_counter[7] & ((\addr_counter[6]~18 ) # (GND)))
// \addr_counter[7]~20  = CARRY((!\addr_counter[6]~18 ) # (!addr_counter[7]))

	.dataa(vcc),
	.datab(addr_counter[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[6]~18 ),
	.combout(\addr_counter[7]~19_combout ),
	.cout(\addr_counter[7]~20 ));
// synopsys translate_off
defparam \addr_counter[7]~19 .lut_mask = 16'h3C3F;
defparam \addr_counter[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N19
cycloneii_lcell_ff \addr_counter[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[7]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[7]));

// Location: LCCOMB_X32_Y12_N20
cycloneii_lcell_comb \addr_counter[8]~21 (
// Equation(s):
// \addr_counter[8]~21_combout  = (addr_counter[8] & (\addr_counter[7]~20  $ (GND))) # (!addr_counter[8] & (!\addr_counter[7]~20  & VCC))
// \addr_counter[8]~22  = CARRY((addr_counter[8] & !\addr_counter[7]~20 ))

	.dataa(addr_counter[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[7]~20 ),
	.combout(\addr_counter[8]~21_combout ),
	.cout(\addr_counter[8]~22 ));
// synopsys translate_off
defparam \addr_counter[8]~21 .lut_mask = 16'hA50A;
defparam \addr_counter[8]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N21
cycloneii_lcell_ff \addr_counter[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[8]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[8]));

// Location: LCCOMB_X32_Y12_N22
cycloneii_lcell_comb \addr_counter[9]~23 (
// Equation(s):
// \addr_counter[9]~23_combout  = (addr_counter[9] & (!\addr_counter[8]~22 )) # (!addr_counter[9] & ((\addr_counter[8]~22 ) # (GND)))
// \addr_counter[9]~24  = CARRY((!\addr_counter[8]~22 ) # (!addr_counter[9]))

	.dataa(vcc),
	.datab(addr_counter[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[8]~22 ),
	.combout(\addr_counter[9]~23_combout ),
	.cout(\addr_counter[9]~24 ));
// synopsys translate_off
defparam \addr_counter[9]~23 .lut_mask = 16'h3C3F;
defparam \addr_counter[9]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N23
cycloneii_lcell_ff \addr_counter[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[9]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[9]));

// Location: LCCOMB_X32_Y12_N24
cycloneii_lcell_comb \addr_counter[10]~25 (
// Equation(s):
// \addr_counter[10]~25_combout  = addr_counter[10] $ (!\addr_counter[9]~24 )

	.dataa(addr_counter[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\addr_counter[9]~24 ),
	.combout(\addr_counter[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \addr_counter[10]~25 .lut_mask = 16'hA5A5;
defparam \addr_counter[10]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X32_Y12_N25
cycloneii_lcell_ff \addr_counter[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_counter[10]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\update_output~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_counter[10]));

// Location: M4K_X52_Y11
cycloneii_ram_block \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram_example.ram0_memory_e411fb78.hdl.mif";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_52p1:auto_generated|ALTSYNCRAM";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000001555555555555556AAAAAAAAAAFFFFFFFFC00000015555556AAAAABFFFFF0000055555AAAAAFFFFC00005555AAAAFFFF00005556AAABFFF0001555AAAFFFC000555AAAFFFC001556AABFFC00155AAAFFF000556AABFF000556AABFF001556AAFFC00155AABFF001556AAFFC00556AAFFC00555AABFF00155AABFF00155AABFFC00556AAFFC00556AABFF00155AAAFFC00555AABFFC00555AABFFC00155AAAFFF000555AAAFFF000555AAABFFC001555AAABFFF0001555AAABFFFC0005555AAAAFFFFC000055556AAAAFFFFF00000155555AAAAAAFFFFFFC0000000555555556AAAAAAAAABFFFFFFFFFFFFFFC00000000000000000000;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000003FFFFFFFFFFFFFFEAAAAAAAAA95555555500000003FFFFFFAAAAAA55555400000FFFFFAAAA9555500003FFFFAAAA55550003FFFEAAA5554000FFFEAAA5554003FFEAAA555000FFFAAA555000FFFAAA554003FFEAA555003FFEAA555003FFAAA55400FFEAA955003FFAA955003FFEAA55400FFEAA55400FFEAA555003FFAA955003FFAA955400FFEAA554003FFAA955400FFEAA955000FFEAA955000FFFAAA554003FFEAA9554003FFFAAA5550003FFFAAA5554000FFFEAAA95550000FFFFAAAA555500003FFFFAAAAA5555500000FFFFFEAAAAA955555540000003FFFFFFFFAAAAAAAAAA955555555555555400000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y11
cycloneii_ram_block \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram_example.ram0_memory_e411fb78.hdl.mif";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_52p1:auto_generated|ALTSYNCRAM";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000015555555555555555555555555AAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFF00000000000000055555555555556AAAAAAAAAAAABFFFFFFFFFFFC0000000000055555555555AAAAAAAAAAAFFFFFFFFFFC000000000055555555556AAAAAAAAABFFFFFFFFFF000000000055555555556AAAAAAAAABFFFFFFFFFF0000000000155555555556AAAAAAAAAABFFFFFFFFFFF0000000000005555555555556AAAAAAAAAAAAAFFFFFFFFFFFFFFC0000000000000001555555555555555555AAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAA55555555555555555540000000000000003FFFFFFFFFFFFFFAAAAAAAAAAAAA9555555555555000000000000FFFFFFFFFFFEAAAAAAAAAA9555555555540000000000FFFFFFFFFFEAAAAAAAAA955555555550000000000FFFFFFFFFFEAAAAAAAAA9555555555500000000003FFFFFFFFFFAAAAAAAAAAA55555555555000000000003FFFFFFFFFFFEAAAAAAAAAAAA95555555555555000000000000000FFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAA55555555555555555555555554000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X26_Y12
cycloneii_ram_block \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram_example.ram0_memory_e411fb78.hdl.mif";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_52p1:auto_generated|ALTSYNCRAM";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000055555555555555555555555555555555555555555555AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5555555555555555555555555555555555555555555500000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA95555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X52_Y12
cycloneii_ram_block \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc}),
	.portaaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({vcc,vcc}),
	.portbaddr({addr_counter[10],addr_counter[9],addr_counter[8],addr_counter[7],addr_counter[6],addr_counter[5],addr_counter[4],addr_counter[3],addr_counter[2],addr_counter[1],vcc}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\memory_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Ram_example.ram0_memory_e411fb78.hdl.mif";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "memory:memory_inst|altsyncram:rom_rtl_0|altsyncram_52p1:auto_generated|ALTSYNCRAM";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 2047;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2048;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAA;
defparam \memory_inst|rom_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAA955555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: DSPMULT_X39_Y11_N0
cycloneii_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\in1~combout [11],\in1~combout [10],\in1~combout [9],\in1~combout [8],\in1~combout [7],\in1~combout [6],\in1~combout [5],\in1~combout [4],\in1~combout [3],\in1~combout [2],\in1~combout [1],\in1~combout [0],gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\memory_inst|rom_rtl_0|auto_generated|ram_block1a7 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a5 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout ,
\memory_inst|rom_rtl_0|auto_generated|ram_block1a3 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a1 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,
gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y11_N2
cycloneii_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(\clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\update_output~0_combout ),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT19 ,\Mult0|auto_generated|mac_mult1~DATAOUT18 ,\Mult0|auto_generated|mac_mult1~DATAOUT17 ,\Mult0|auto_generated|mac_mult1~DATAOUT16 ,\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,
\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,
\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~15 ,\Mult0|auto_generated|mac_mult1~14 ,\Mult0|auto_generated|mac_mult1~13 ,\Mult0|auto_generated|mac_mult1~12 ,\Mult0|auto_generated|mac_mult1~11 ,
\Mult0|auto_generated|mac_mult1~10 ,\Mult0|auto_generated|mac_mult1~9 ,\Mult0|auto_generated|mac_mult1~8 ,\Mult0|auto_generated|mac_mult1~7 ,\Mult0|auto_generated|mac_mult1~6 ,\Mult0|auto_generated|mac_mult1~5 ,\Mult0|auto_generated|mac_mult1~4 ,
\Mult0|auto_generated|mac_mult1~3 ,\Mult0|auto_generated|mac_mult1~2 ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[0]));
// synopsys translate_off
defparam \in2[0]~I .input_async_reset = "none";
defparam \in2[0]~I .input_power_up = "low";
defparam \in2[0]~I .input_register_mode = "none";
defparam \in2[0]~I .input_sync_reset = "none";
defparam \in2[0]~I .oe_async_reset = "none";
defparam \in2[0]~I .oe_power_up = "low";
defparam \in2[0]~I .oe_register_mode = "none";
defparam \in2[0]~I .oe_sync_reset = "none";
defparam \in2[0]~I .operation_mode = "input";
defparam \in2[0]~I .output_async_reset = "none";
defparam \in2[0]~I .output_power_up = "low";
defparam \in2[0]~I .output_register_mode = "none";
defparam \in2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[1]));
// synopsys translate_off
defparam \in2[1]~I .input_async_reset = "none";
defparam \in2[1]~I .input_power_up = "low";
defparam \in2[1]~I .input_register_mode = "none";
defparam \in2[1]~I .input_sync_reset = "none";
defparam \in2[1]~I .oe_async_reset = "none";
defparam \in2[1]~I .oe_power_up = "low";
defparam \in2[1]~I .oe_register_mode = "none";
defparam \in2[1]~I .oe_sync_reset = "none";
defparam \in2[1]~I .operation_mode = "input";
defparam \in2[1]~I .output_async_reset = "none";
defparam \in2[1]~I .output_power_up = "low";
defparam \in2[1]~I .output_register_mode = "none";
defparam \in2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[2]));
// synopsys translate_off
defparam \in2[2]~I .input_async_reset = "none";
defparam \in2[2]~I .input_power_up = "low";
defparam \in2[2]~I .input_register_mode = "none";
defparam \in2[2]~I .input_sync_reset = "none";
defparam \in2[2]~I .oe_async_reset = "none";
defparam \in2[2]~I .oe_power_up = "low";
defparam \in2[2]~I .oe_register_mode = "none";
defparam \in2[2]~I .oe_sync_reset = "none";
defparam \in2[2]~I .operation_mode = "input";
defparam \in2[2]~I .output_async_reset = "none";
defparam \in2[2]~I .output_power_up = "low";
defparam \in2[2]~I .output_register_mode = "none";
defparam \in2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[3]));
// synopsys translate_off
defparam \in2[3]~I .input_async_reset = "none";
defparam \in2[3]~I .input_power_up = "low";
defparam \in2[3]~I .input_register_mode = "none";
defparam \in2[3]~I .input_sync_reset = "none";
defparam \in2[3]~I .oe_async_reset = "none";
defparam \in2[3]~I .oe_power_up = "low";
defparam \in2[3]~I .oe_register_mode = "none";
defparam \in2[3]~I .oe_sync_reset = "none";
defparam \in2[3]~I .operation_mode = "input";
defparam \in2[3]~I .output_async_reset = "none";
defparam \in2[3]~I .output_power_up = "low";
defparam \in2[3]~I .output_register_mode = "none";
defparam \in2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[4]));
// synopsys translate_off
defparam \in2[4]~I .input_async_reset = "none";
defparam \in2[4]~I .input_power_up = "low";
defparam \in2[4]~I .input_register_mode = "none";
defparam \in2[4]~I .input_sync_reset = "none";
defparam \in2[4]~I .oe_async_reset = "none";
defparam \in2[4]~I .oe_power_up = "low";
defparam \in2[4]~I .oe_register_mode = "none";
defparam \in2[4]~I .oe_sync_reset = "none";
defparam \in2[4]~I .operation_mode = "input";
defparam \in2[4]~I .output_async_reset = "none";
defparam \in2[4]~I .output_power_up = "low";
defparam \in2[4]~I .output_register_mode = "none";
defparam \in2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[5]));
// synopsys translate_off
defparam \in2[5]~I .input_async_reset = "none";
defparam \in2[5]~I .input_power_up = "low";
defparam \in2[5]~I .input_register_mode = "none";
defparam \in2[5]~I .input_sync_reset = "none";
defparam \in2[5]~I .oe_async_reset = "none";
defparam \in2[5]~I .oe_power_up = "low";
defparam \in2[5]~I .oe_register_mode = "none";
defparam \in2[5]~I .oe_sync_reset = "none";
defparam \in2[5]~I .operation_mode = "input";
defparam \in2[5]~I .output_async_reset = "none";
defparam \in2[5]~I .output_power_up = "low";
defparam \in2[5]~I .output_register_mode = "none";
defparam \in2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[6]));
// synopsys translate_off
defparam \in2[6]~I .input_async_reset = "none";
defparam \in2[6]~I .input_power_up = "low";
defparam \in2[6]~I .input_register_mode = "none";
defparam \in2[6]~I .input_sync_reset = "none";
defparam \in2[6]~I .oe_async_reset = "none";
defparam \in2[6]~I .oe_power_up = "low";
defparam \in2[6]~I .oe_register_mode = "none";
defparam \in2[6]~I .oe_sync_reset = "none";
defparam \in2[6]~I .operation_mode = "input";
defparam \in2[6]~I .output_async_reset = "none";
defparam \in2[6]~I .output_power_up = "low";
defparam \in2[6]~I .output_register_mode = "none";
defparam \in2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[7]));
// synopsys translate_off
defparam \in2[7]~I .input_async_reset = "none";
defparam \in2[7]~I .input_power_up = "low";
defparam \in2[7]~I .input_register_mode = "none";
defparam \in2[7]~I .input_sync_reset = "none";
defparam \in2[7]~I .oe_async_reset = "none";
defparam \in2[7]~I .oe_power_up = "low";
defparam \in2[7]~I .oe_register_mode = "none";
defparam \in2[7]~I .oe_sync_reset = "none";
defparam \in2[7]~I .operation_mode = "input";
defparam \in2[7]~I .output_async_reset = "none";
defparam \in2[7]~I .output_power_up = "low";
defparam \in2[7]~I .output_register_mode = "none";
defparam \in2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[8]));
// synopsys translate_off
defparam \in2[8]~I .input_async_reset = "none";
defparam \in2[8]~I .input_power_up = "low";
defparam \in2[8]~I .input_register_mode = "none";
defparam \in2[8]~I .input_sync_reset = "none";
defparam \in2[8]~I .oe_async_reset = "none";
defparam \in2[8]~I .oe_power_up = "low";
defparam \in2[8]~I .oe_register_mode = "none";
defparam \in2[8]~I .oe_sync_reset = "none";
defparam \in2[8]~I .operation_mode = "input";
defparam \in2[8]~I .output_async_reset = "none";
defparam \in2[8]~I .output_power_up = "low";
defparam \in2[8]~I .output_register_mode = "none";
defparam \in2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[9]));
// synopsys translate_off
defparam \in2[9]~I .input_async_reset = "none";
defparam \in2[9]~I .input_power_up = "low";
defparam \in2[9]~I .input_register_mode = "none";
defparam \in2[9]~I .input_sync_reset = "none";
defparam \in2[9]~I .oe_async_reset = "none";
defparam \in2[9]~I .oe_power_up = "low";
defparam \in2[9]~I .oe_register_mode = "none";
defparam \in2[9]~I .oe_sync_reset = "none";
defparam \in2[9]~I .operation_mode = "input";
defparam \in2[9]~I .output_async_reset = "none";
defparam \in2[9]~I .output_power_up = "low";
defparam \in2[9]~I .output_register_mode = "none";
defparam \in2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[10]));
// synopsys translate_off
defparam \in2[10]~I .input_async_reset = "none";
defparam \in2[10]~I .input_power_up = "low";
defparam \in2[10]~I .input_register_mode = "none";
defparam \in2[10]~I .input_sync_reset = "none";
defparam \in2[10]~I .oe_async_reset = "none";
defparam \in2[10]~I .oe_power_up = "low";
defparam \in2[10]~I .oe_register_mode = "none";
defparam \in2[10]~I .oe_sync_reset = "none";
defparam \in2[10]~I .operation_mode = "input";
defparam \in2[10]~I .output_async_reset = "none";
defparam \in2[10]~I .output_power_up = "low";
defparam \in2[10]~I .output_register_mode = "none";
defparam \in2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in2~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in2[11]));
// synopsys translate_off
defparam \in2[11]~I .input_async_reset = "none";
defparam \in2[11]~I .input_power_up = "low";
defparam \in2[11]~I .input_register_mode = "none";
defparam \in2[11]~I .input_sync_reset = "none";
defparam \in2[11]~I .oe_async_reset = "none";
defparam \in2[11]~I .oe_power_up = "low";
defparam \in2[11]~I .oe_register_mode = "none";
defparam \in2[11]~I .oe_sync_reset = "none";
defparam \in2[11]~I .operation_mode = "input";
defparam \in2[11]~I .output_async_reset = "none";
defparam \in2[11]~I .output_power_up = "low";
defparam \in2[11]~I .output_register_mode = "none";
defparam \in2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X39_Y12_N0
cycloneii_mac_mult \Mult1|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\in2~combout [11],\in2~combout [10],\in2~combout [9],\in2~combout [8],\in2~combout [7],\in2~combout [6],\in2~combout [5],\in2~combout [4],\in2~combout [3],\in2~combout [2],\in2~combout [1],\in2~combout [0],gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\memory_inst|rom_rtl_0|auto_generated|ram_block1a7~PORTBDATAOUT0 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a6~PORTBDATAOUT0 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a5~PORTBDATAOUT0 ,
\memory_inst|rom_rtl_0|auto_generated|ram_block1a4~PORTBDATAOUT0 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a3~PORTBDATAOUT0 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a2~PORTBDATAOUT0 ,
\memory_inst|rom_rtl_0|auto_generated|ram_block1a1~PORTBDATAOUT0 ,\memory_inst|rom_rtl_0|auto_generated|ram_block1a0~PORTBDATAOUT0 ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y12_N2
cycloneii_mac_out \Mult1|auto_generated|mac_out2 (
	.clk(\clk~clkctrl_outclk ),
	.aclr(gnd),
	.ena(\update_output~0_combout ),
	.dataa({\Mult1|auto_generated|mac_mult1~DATAOUT19 ,\Mult1|auto_generated|mac_mult1~DATAOUT18 ,\Mult1|auto_generated|mac_mult1~DATAOUT17 ,\Mult1|auto_generated|mac_mult1~DATAOUT16 ,\Mult1|auto_generated|mac_mult1~DATAOUT15 ,\Mult1|auto_generated|mac_mult1~DATAOUT14 ,
\Mult1|auto_generated|mac_mult1~DATAOUT13 ,\Mult1|auto_generated|mac_mult1~DATAOUT12 ,\Mult1|auto_generated|mac_mult1~DATAOUT11 ,\Mult1|auto_generated|mac_mult1~DATAOUT10 ,\Mult1|auto_generated|mac_mult1~DATAOUT9 ,\Mult1|auto_generated|mac_mult1~DATAOUT8 ,
\Mult1|auto_generated|mac_mult1~DATAOUT7 ,\Mult1|auto_generated|mac_mult1~DATAOUT6 ,\Mult1|auto_generated|mac_mult1~DATAOUT5 ,\Mult1|auto_generated|mac_mult1~DATAOUT4 ,\Mult1|auto_generated|mac_mult1~DATAOUT3 ,\Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\Mult1|auto_generated|mac_mult1~DATAOUT1 ,\Mult1|auto_generated|mac_mult1~dataout ,\Mult1|auto_generated|mac_mult1~15 ,\Mult1|auto_generated|mac_mult1~14 ,\Mult1|auto_generated|mac_mult1~13 ,\Mult1|auto_generated|mac_mult1~12 ,\Mult1|auto_generated|mac_mult1~11 ,
\Mult1|auto_generated|mac_mult1~10 ,\Mult1|auto_generated|mac_mult1~9 ,\Mult1|auto_generated|mac_mult1~8 ,\Mult1|auto_generated|mac_mult1~7 ,\Mult1|auto_generated|mac_mult1~6 ,\Mult1|auto_generated|mac_mult1~5 ,\Mult1|auto_generated|mac_mult1~4 ,
\Mult1|auto_generated|mac_mult1~3 ,\Mult1|auto_generated|mac_mult1~2 ,\Mult1|auto_generated|mac_mult1~1 ,\Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \Mult1|auto_generated|mac_out2 .output_clock = "0";
// synopsys translate_on

// Location: LCCOMB_X30_Y1_N20
cycloneii_lcell_comb \next~0 (
// Equation(s):
// \next~0_combout  = (!\state[2]~reg0_regout  & (\state[1]~reg0_regout  $ (\state[0]~reg0_regout )))

	.dataa(\state[1]~reg0_regout ),
	.datab(\state[2]~reg0_regout ),
	.datac(\state[0]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\next~0_combout ),
	.cout());
// synopsys translate_off
defparam \next~0 .lut_mask = 16'h1212;
defparam \next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[0]~I (
	.datain(\out1[0]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[0]));
// synopsys translate_off
defparam \out1[0]~I .input_async_reset = "none";
defparam \out1[0]~I .input_power_up = "low";
defparam \out1[0]~I .input_register_mode = "none";
defparam \out1[0]~I .input_sync_reset = "none";
defparam \out1[0]~I .oe_async_reset = "none";
defparam \out1[0]~I .oe_power_up = "low";
defparam \out1[0]~I .oe_register_mode = "none";
defparam \out1[0]~I .oe_sync_reset = "none";
defparam \out1[0]~I .operation_mode = "output";
defparam \out1[0]~I .output_async_reset = "none";
defparam \out1[0]~I .output_power_up = "low";
defparam \out1[0]~I .output_register_mode = "none";
defparam \out1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[1]~I (
	.datain(\out1[1]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[1]));
// synopsys translate_off
defparam \out1[1]~I .input_async_reset = "none";
defparam \out1[1]~I .input_power_up = "low";
defparam \out1[1]~I .input_register_mode = "none";
defparam \out1[1]~I .input_sync_reset = "none";
defparam \out1[1]~I .oe_async_reset = "none";
defparam \out1[1]~I .oe_power_up = "low";
defparam \out1[1]~I .oe_register_mode = "none";
defparam \out1[1]~I .oe_sync_reset = "none";
defparam \out1[1]~I .operation_mode = "output";
defparam \out1[1]~I .output_async_reset = "none";
defparam \out1[1]~I .output_power_up = "low";
defparam \out1[1]~I .output_register_mode = "none";
defparam \out1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[2]~I (
	.datain(\out1[2]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[2]));
// synopsys translate_off
defparam \out1[2]~I .input_async_reset = "none";
defparam \out1[2]~I .input_power_up = "low";
defparam \out1[2]~I .input_register_mode = "none";
defparam \out1[2]~I .input_sync_reset = "none";
defparam \out1[2]~I .oe_async_reset = "none";
defparam \out1[2]~I .oe_power_up = "low";
defparam \out1[2]~I .oe_register_mode = "none";
defparam \out1[2]~I .oe_sync_reset = "none";
defparam \out1[2]~I .operation_mode = "output";
defparam \out1[2]~I .output_async_reset = "none";
defparam \out1[2]~I .output_power_up = "low";
defparam \out1[2]~I .output_register_mode = "none";
defparam \out1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[3]~I (
	.datain(\out1[3]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[3]));
// synopsys translate_off
defparam \out1[3]~I .input_async_reset = "none";
defparam \out1[3]~I .input_power_up = "low";
defparam \out1[3]~I .input_register_mode = "none";
defparam \out1[3]~I .input_sync_reset = "none";
defparam \out1[3]~I .oe_async_reset = "none";
defparam \out1[3]~I .oe_power_up = "low";
defparam \out1[3]~I .oe_register_mode = "none";
defparam \out1[3]~I .oe_sync_reset = "none";
defparam \out1[3]~I .operation_mode = "output";
defparam \out1[3]~I .output_async_reset = "none";
defparam \out1[3]~I .output_power_up = "low";
defparam \out1[3]~I .output_register_mode = "none";
defparam \out1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[4]~I (
	.datain(\out1[4]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[4]));
// synopsys translate_off
defparam \out1[4]~I .input_async_reset = "none";
defparam \out1[4]~I .input_power_up = "low";
defparam \out1[4]~I .input_register_mode = "none";
defparam \out1[4]~I .input_sync_reset = "none";
defparam \out1[4]~I .oe_async_reset = "none";
defparam \out1[4]~I .oe_power_up = "low";
defparam \out1[4]~I .oe_register_mode = "none";
defparam \out1[4]~I .oe_sync_reset = "none";
defparam \out1[4]~I .operation_mode = "output";
defparam \out1[4]~I .output_async_reset = "none";
defparam \out1[4]~I .output_power_up = "low";
defparam \out1[4]~I .output_register_mode = "none";
defparam \out1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[5]~I (
	.datain(\out1[5]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[5]));
// synopsys translate_off
defparam \out1[5]~I .input_async_reset = "none";
defparam \out1[5]~I .input_power_up = "low";
defparam \out1[5]~I .input_register_mode = "none";
defparam \out1[5]~I .input_sync_reset = "none";
defparam \out1[5]~I .oe_async_reset = "none";
defparam \out1[5]~I .oe_power_up = "low";
defparam \out1[5]~I .oe_register_mode = "none";
defparam \out1[5]~I .oe_sync_reset = "none";
defparam \out1[5]~I .operation_mode = "output";
defparam \out1[5]~I .output_async_reset = "none";
defparam \out1[5]~I .output_power_up = "low";
defparam \out1[5]~I .output_register_mode = "none";
defparam \out1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[6]~I (
	.datain(\out1[6]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[6]));
// synopsys translate_off
defparam \out1[6]~I .input_async_reset = "none";
defparam \out1[6]~I .input_power_up = "low";
defparam \out1[6]~I .input_register_mode = "none";
defparam \out1[6]~I .input_sync_reset = "none";
defparam \out1[6]~I .oe_async_reset = "none";
defparam \out1[6]~I .oe_power_up = "low";
defparam \out1[6]~I .oe_register_mode = "none";
defparam \out1[6]~I .oe_sync_reset = "none";
defparam \out1[6]~I .operation_mode = "output";
defparam \out1[6]~I .output_async_reset = "none";
defparam \out1[6]~I .output_power_up = "low";
defparam \out1[6]~I .output_register_mode = "none";
defparam \out1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[7]~I (
	.datain(\out1[7]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[7]));
// synopsys translate_off
defparam \out1[7]~I .input_async_reset = "none";
defparam \out1[7]~I .input_power_up = "low";
defparam \out1[7]~I .input_register_mode = "none";
defparam \out1[7]~I .input_sync_reset = "none";
defparam \out1[7]~I .oe_async_reset = "none";
defparam \out1[7]~I .oe_power_up = "low";
defparam \out1[7]~I .oe_register_mode = "none";
defparam \out1[7]~I .oe_sync_reset = "none";
defparam \out1[7]~I .operation_mode = "output";
defparam \out1[7]~I .output_async_reset = "none";
defparam \out1[7]~I .output_power_up = "low";
defparam \out1[7]~I .output_register_mode = "none";
defparam \out1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[8]~I (
	.datain(\out1[8]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[8]));
// synopsys translate_off
defparam \out1[8]~I .input_async_reset = "none";
defparam \out1[8]~I .input_power_up = "low";
defparam \out1[8]~I .input_register_mode = "none";
defparam \out1[8]~I .input_sync_reset = "none";
defparam \out1[8]~I .oe_async_reset = "none";
defparam \out1[8]~I .oe_power_up = "low";
defparam \out1[8]~I .oe_register_mode = "none";
defparam \out1[8]~I .oe_sync_reset = "none";
defparam \out1[8]~I .operation_mode = "output";
defparam \out1[8]~I .output_async_reset = "none";
defparam \out1[8]~I .output_power_up = "low";
defparam \out1[8]~I .output_register_mode = "none";
defparam \out1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[9]~I (
	.datain(\out1[9]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[9]));
// synopsys translate_off
defparam \out1[9]~I .input_async_reset = "none";
defparam \out1[9]~I .input_power_up = "low";
defparam \out1[9]~I .input_register_mode = "none";
defparam \out1[9]~I .input_sync_reset = "none";
defparam \out1[9]~I .oe_async_reset = "none";
defparam \out1[9]~I .oe_power_up = "low";
defparam \out1[9]~I .oe_register_mode = "none";
defparam \out1[9]~I .oe_sync_reset = "none";
defparam \out1[9]~I .operation_mode = "output";
defparam \out1[9]~I .output_async_reset = "none";
defparam \out1[9]~I .output_power_up = "low";
defparam \out1[9]~I .output_register_mode = "none";
defparam \out1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[10]~I (
	.datain(\out1[10]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[10]));
// synopsys translate_off
defparam \out1[10]~I .input_async_reset = "none";
defparam \out1[10]~I .input_power_up = "low";
defparam \out1[10]~I .input_register_mode = "none";
defparam \out1[10]~I .input_sync_reset = "none";
defparam \out1[10]~I .oe_async_reset = "none";
defparam \out1[10]~I .oe_power_up = "low";
defparam \out1[10]~I .oe_register_mode = "none";
defparam \out1[10]~I .oe_sync_reset = "none";
defparam \out1[10]~I .operation_mode = "output";
defparam \out1[10]~I .output_async_reset = "none";
defparam \out1[10]~I .output_power_up = "low";
defparam \out1[10]~I .output_register_mode = "none";
defparam \out1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out1[11]~I (
	.datain(\out1[11]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out1[11]));
// synopsys translate_off
defparam \out1[11]~I .input_async_reset = "none";
defparam \out1[11]~I .input_power_up = "low";
defparam \out1[11]~I .input_register_mode = "none";
defparam \out1[11]~I .input_sync_reset = "none";
defparam \out1[11]~I .oe_async_reset = "none";
defparam \out1[11]~I .oe_power_up = "low";
defparam \out1[11]~I .oe_register_mode = "none";
defparam \out1[11]~I .oe_sync_reset = "none";
defparam \out1[11]~I .operation_mode = "output";
defparam \out1[11]~I .output_async_reset = "none";
defparam \out1[11]~I .output_power_up = "low";
defparam \out1[11]~I .output_register_mode = "none";
defparam \out1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[0]~I (
	.datain(\out2[0]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[0]));
// synopsys translate_off
defparam \out2[0]~I .input_async_reset = "none";
defparam \out2[0]~I .input_power_up = "low";
defparam \out2[0]~I .input_register_mode = "none";
defparam \out2[0]~I .input_sync_reset = "none";
defparam \out2[0]~I .oe_async_reset = "none";
defparam \out2[0]~I .oe_power_up = "low";
defparam \out2[0]~I .oe_register_mode = "none";
defparam \out2[0]~I .oe_sync_reset = "none";
defparam \out2[0]~I .operation_mode = "output";
defparam \out2[0]~I .output_async_reset = "none";
defparam \out2[0]~I .output_power_up = "low";
defparam \out2[0]~I .output_register_mode = "none";
defparam \out2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[1]~I (
	.datain(\out2[1]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[1]));
// synopsys translate_off
defparam \out2[1]~I .input_async_reset = "none";
defparam \out2[1]~I .input_power_up = "low";
defparam \out2[1]~I .input_register_mode = "none";
defparam \out2[1]~I .input_sync_reset = "none";
defparam \out2[1]~I .oe_async_reset = "none";
defparam \out2[1]~I .oe_power_up = "low";
defparam \out2[1]~I .oe_register_mode = "none";
defparam \out2[1]~I .oe_sync_reset = "none";
defparam \out2[1]~I .operation_mode = "output";
defparam \out2[1]~I .output_async_reset = "none";
defparam \out2[1]~I .output_power_up = "low";
defparam \out2[1]~I .output_register_mode = "none";
defparam \out2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[2]~I (
	.datain(\out2[2]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[2]));
// synopsys translate_off
defparam \out2[2]~I .input_async_reset = "none";
defparam \out2[2]~I .input_power_up = "low";
defparam \out2[2]~I .input_register_mode = "none";
defparam \out2[2]~I .input_sync_reset = "none";
defparam \out2[2]~I .oe_async_reset = "none";
defparam \out2[2]~I .oe_power_up = "low";
defparam \out2[2]~I .oe_register_mode = "none";
defparam \out2[2]~I .oe_sync_reset = "none";
defparam \out2[2]~I .operation_mode = "output";
defparam \out2[2]~I .output_async_reset = "none";
defparam \out2[2]~I .output_power_up = "low";
defparam \out2[2]~I .output_register_mode = "none";
defparam \out2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[3]~I (
	.datain(\out2[3]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[3]));
// synopsys translate_off
defparam \out2[3]~I .input_async_reset = "none";
defparam \out2[3]~I .input_power_up = "low";
defparam \out2[3]~I .input_register_mode = "none";
defparam \out2[3]~I .input_sync_reset = "none";
defparam \out2[3]~I .oe_async_reset = "none";
defparam \out2[3]~I .oe_power_up = "low";
defparam \out2[3]~I .oe_register_mode = "none";
defparam \out2[3]~I .oe_sync_reset = "none";
defparam \out2[3]~I .operation_mode = "output";
defparam \out2[3]~I .output_async_reset = "none";
defparam \out2[3]~I .output_power_up = "low";
defparam \out2[3]~I .output_register_mode = "none";
defparam \out2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[4]~I (
	.datain(\out2[4]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[4]));
// synopsys translate_off
defparam \out2[4]~I .input_async_reset = "none";
defparam \out2[4]~I .input_power_up = "low";
defparam \out2[4]~I .input_register_mode = "none";
defparam \out2[4]~I .input_sync_reset = "none";
defparam \out2[4]~I .oe_async_reset = "none";
defparam \out2[4]~I .oe_power_up = "low";
defparam \out2[4]~I .oe_register_mode = "none";
defparam \out2[4]~I .oe_sync_reset = "none";
defparam \out2[4]~I .operation_mode = "output";
defparam \out2[4]~I .output_async_reset = "none";
defparam \out2[4]~I .output_power_up = "low";
defparam \out2[4]~I .output_register_mode = "none";
defparam \out2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[5]~I (
	.datain(\out2[5]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[5]));
// synopsys translate_off
defparam \out2[5]~I .input_async_reset = "none";
defparam \out2[5]~I .input_power_up = "low";
defparam \out2[5]~I .input_register_mode = "none";
defparam \out2[5]~I .input_sync_reset = "none";
defparam \out2[5]~I .oe_async_reset = "none";
defparam \out2[5]~I .oe_power_up = "low";
defparam \out2[5]~I .oe_register_mode = "none";
defparam \out2[5]~I .oe_sync_reset = "none";
defparam \out2[5]~I .operation_mode = "output";
defparam \out2[5]~I .output_async_reset = "none";
defparam \out2[5]~I .output_power_up = "low";
defparam \out2[5]~I .output_register_mode = "none";
defparam \out2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[6]~I (
	.datain(\out2[6]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[6]));
// synopsys translate_off
defparam \out2[6]~I .input_async_reset = "none";
defparam \out2[6]~I .input_power_up = "low";
defparam \out2[6]~I .input_register_mode = "none";
defparam \out2[6]~I .input_sync_reset = "none";
defparam \out2[6]~I .oe_async_reset = "none";
defparam \out2[6]~I .oe_power_up = "low";
defparam \out2[6]~I .oe_register_mode = "none";
defparam \out2[6]~I .oe_sync_reset = "none";
defparam \out2[6]~I .operation_mode = "output";
defparam \out2[6]~I .output_async_reset = "none";
defparam \out2[6]~I .output_power_up = "low";
defparam \out2[6]~I .output_register_mode = "none";
defparam \out2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[7]~I (
	.datain(\out2[7]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[7]));
// synopsys translate_off
defparam \out2[7]~I .input_async_reset = "none";
defparam \out2[7]~I .input_power_up = "low";
defparam \out2[7]~I .input_register_mode = "none";
defparam \out2[7]~I .input_sync_reset = "none";
defparam \out2[7]~I .oe_async_reset = "none";
defparam \out2[7]~I .oe_power_up = "low";
defparam \out2[7]~I .oe_register_mode = "none";
defparam \out2[7]~I .oe_sync_reset = "none";
defparam \out2[7]~I .operation_mode = "output";
defparam \out2[7]~I .output_async_reset = "none";
defparam \out2[7]~I .output_power_up = "low";
defparam \out2[7]~I .output_register_mode = "none";
defparam \out2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[8]~I (
	.datain(\out2[8]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[8]));
// synopsys translate_off
defparam \out2[8]~I .input_async_reset = "none";
defparam \out2[8]~I .input_power_up = "low";
defparam \out2[8]~I .input_register_mode = "none";
defparam \out2[8]~I .input_sync_reset = "none";
defparam \out2[8]~I .oe_async_reset = "none";
defparam \out2[8]~I .oe_power_up = "low";
defparam \out2[8]~I .oe_register_mode = "none";
defparam \out2[8]~I .oe_sync_reset = "none";
defparam \out2[8]~I .operation_mode = "output";
defparam \out2[8]~I .output_async_reset = "none";
defparam \out2[8]~I .output_power_up = "low";
defparam \out2[8]~I .output_register_mode = "none";
defparam \out2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[9]~I (
	.datain(\out2[9]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[9]));
// synopsys translate_off
defparam \out2[9]~I .input_async_reset = "none";
defparam \out2[9]~I .input_power_up = "low";
defparam \out2[9]~I .input_register_mode = "none";
defparam \out2[9]~I .input_sync_reset = "none";
defparam \out2[9]~I .oe_async_reset = "none";
defparam \out2[9]~I .oe_power_up = "low";
defparam \out2[9]~I .oe_register_mode = "none";
defparam \out2[9]~I .oe_sync_reset = "none";
defparam \out2[9]~I .operation_mode = "output";
defparam \out2[9]~I .output_async_reset = "none";
defparam \out2[9]~I .output_power_up = "low";
defparam \out2[9]~I .output_register_mode = "none";
defparam \out2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[10]~I (
	.datain(\out2[10]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[10]));
// synopsys translate_off
defparam \out2[10]~I .input_async_reset = "none";
defparam \out2[10]~I .input_power_up = "low";
defparam \out2[10]~I .input_register_mode = "none";
defparam \out2[10]~I .input_sync_reset = "none";
defparam \out2[10]~I .oe_async_reset = "none";
defparam \out2[10]~I .oe_power_up = "low";
defparam \out2[10]~I .oe_register_mode = "none";
defparam \out2[10]~I .oe_sync_reset = "none";
defparam \out2[10]~I .operation_mode = "output";
defparam \out2[10]~I .output_async_reset = "none";
defparam \out2[10]~I .output_power_up = "low";
defparam \out2[10]~I .output_register_mode = "none";
defparam \out2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out2[11]~I (
	.datain(\out2[11]~reg0 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out2[11]));
// synopsys translate_off
defparam \out2[11]~I .input_async_reset = "none";
defparam \out2[11]~I .input_power_up = "low";
defparam \out2[11]~I .input_register_mode = "none";
defparam \out2[11]~I .input_sync_reset = "none";
defparam \out2[11]~I .oe_async_reset = "none";
defparam \out2[11]~I .oe_power_up = "low";
defparam \out2[11]~I .oe_register_mode = "none";
defparam \out2[11]~I .oe_sync_reset = "none";
defparam \out2[11]~I .operation_mode = "output";
defparam \out2[11]~I .output_async_reset = "none";
defparam \out2[11]~I .output_power_up = "low";
defparam \out2[11]~I .output_register_mode = "none";
defparam \out2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \next~I (
	.datain(\next~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(next));
// synopsys translate_off
defparam \next~I .input_async_reset = "none";
defparam \next~I .input_power_up = "low";
defparam \next~I .input_register_mode = "none";
defparam \next~I .input_sync_reset = "none";
defparam \next~I .oe_async_reset = "none";
defparam \next~I .oe_power_up = "low";
defparam \next~I .oe_register_mode = "none";
defparam \next~I .oe_sync_reset = "none";
defparam \next~I .operation_mode = "output";
defparam \next~I .output_async_reset = "none";
defparam \next~I .output_power_up = "low";
defparam \next~I .output_register_mode = "none";
defparam \next~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[0]~I (
	.datain(\state[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[0]));
// synopsys translate_off
defparam \state[0]~I .input_async_reset = "none";
defparam \state[0]~I .input_power_up = "low";
defparam \state[0]~I .input_register_mode = "none";
defparam \state[0]~I .input_sync_reset = "none";
defparam \state[0]~I .oe_async_reset = "none";
defparam \state[0]~I .oe_power_up = "low";
defparam \state[0]~I .oe_register_mode = "none";
defparam \state[0]~I .oe_sync_reset = "none";
defparam \state[0]~I .operation_mode = "output";
defparam \state[0]~I .output_async_reset = "none";
defparam \state[0]~I .output_power_up = "low";
defparam \state[0]~I .output_register_mode = "none";
defparam \state[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[1]~I (
	.datain(\state[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[1]));
// synopsys translate_off
defparam \state[1]~I .input_async_reset = "none";
defparam \state[1]~I .input_power_up = "low";
defparam \state[1]~I .input_register_mode = "none";
defparam \state[1]~I .input_sync_reset = "none";
defparam \state[1]~I .oe_async_reset = "none";
defparam \state[1]~I .oe_power_up = "low";
defparam \state[1]~I .oe_register_mode = "none";
defparam \state[1]~I .oe_sync_reset = "none";
defparam \state[1]~I .operation_mode = "output";
defparam \state[1]~I .output_async_reset = "none";
defparam \state[1]~I .output_power_up = "low";
defparam \state[1]~I .output_register_mode = "none";
defparam \state[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \state[2]~I (
	.datain(\state[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(state[2]));
// synopsys translate_off
defparam \state[2]~I .input_async_reset = "none";
defparam \state[2]~I .input_power_up = "low";
defparam \state[2]~I .input_register_mode = "none";
defparam \state[2]~I .input_sync_reset = "none";
defparam \state[2]~I .oe_async_reset = "none";
defparam \state[2]~I .oe_power_up = "low";
defparam \state[2]~I .oe_register_mode = "none";
defparam \state[2]~I .oe_sync_reset = "none";
defparam \state[2]~I .operation_mode = "output";
defparam \state[2]~I .output_async_reset = "none";
defparam \state[2]~I .output_power_up = "low";
defparam \state[2]~I .output_register_mode = "none";
defparam \state[2]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
