a5ec2db5cc3eabb6d0315658f11ae8e82bbf994d
Merge pull request #417 from Silabs-ArjanB/ArjanB_ifdef
diff --git a/rtl/cv32e40p_sleep_unit.sv b/rtl/cv32e40p_sleep_unit.sv
index d086b38..2ec7241 100644
--- a/rtl/cv32e40p_sleep_unit.sv
+++ b/rtl/cv32e40p_sleep_unit.sv
@@ -164,7 +164,7 @@ module cv32e40p_sleep_unit
   // Assertions
   //----------------------------------------------------------------------------
 
-`ifndef VERILATOR
+`ifdef CV32E40P_ASSERT_ON
 
   // Clock gate is disabled during RESET state of the controller
   property p_clock_en_0;