Analysis & Synthesis report for Problema1
Tue Sep  7 10:58:52 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: sumador_n:suma
 12. Parameter Settings for User Entity Instance: restador_n:resta
 13. Parameter Settings for User Entity Instance: shift_right:derecha
 14. Parameter Settings for User Entity Instance: shift_left:izquierda
 15. Port Connectivity Checks: "bin2bcd:bcd_deco"
 16. Port Connectivity Checks: "restador_n:resta"
 17. Port Connectivity Checks: "sumador_n:suma"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep  7 10:58:51 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Problema1                                   ;
; Top-level Entity Name           ; ALU_FPGA                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 29                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ALU_FPGA           ; Problema1          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sumador_1.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv     ;         ;
; sumador_n.sv                     ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv     ;         ;
; restador_1.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv    ;         ;
; restador_n.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv    ;         ;
; shift_right.sv                   ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv   ;         ;
; shift_left.sv                    ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv    ;         ;
; segment7_deco.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv ;         ;
; bin2bcd.sv                       ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv       ;         ;
; ALU_FPGA.sv                      ; yes             ; User SystemVerilog HDL File  ; /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimate of Logic utilization (ALMs needed) ; 30         ;
;                                             ;            ;
; Combinational ALUT usage for logic          ; 40         ;
;     -- 7 input functions                    ; 0          ;
;     -- 6 input functions                    ; 20         ;
;     -- 5 input functions                    ; 2          ;
;     -- 4 input functions                    ; 9          ;
;     -- <=3 input functions                  ; 9          ;
;                                             ;            ;
; Dedicated logic registers                   ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 29         ;
;                                             ;            ;
; Total DSP Blocks                            ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; a[3]~input ;
; Maximum fan-out                             ; 16         ;
; Total fan-out                               ; 237        ;
; Average fan-out                             ; 2.42       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                          ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+---------------+--------------+
; Compilation Hierarchy Node      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                ; Entity Name   ; Library Name ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+---------------+--------------+
; |ALU_FPGA                       ; 40 (16)             ; 0 (0)                     ; 0                 ; 0          ; 29   ; 0            ; |ALU_FPGA                                          ; ALU_FPGA      ; work         ;
;    |bin2bcd:bcd_deco|           ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|bin2bcd:bcd_deco                         ; bin2bcd       ; work         ;
;    |restador_n:resta|           ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|restador_n:resta                         ; restador_n    ; work         ;
;       |restador_1:a_for[0].res| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|restador_n:resta|restador_1:a_for[0].res ; restador_1    ; work         ;
;       |restador_1:a_for[1].res| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|restador_n:resta|restador_1:a_for[1].res ; restador_1    ; work         ;
;       |restador_1:a_for[2].res| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|restador_n:resta|restador_1:a_for[2].res ; restador_1    ; work         ;
;       |restador_1:a_for[3].res| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|restador_n:resta|restador_1:a_for[3].res ; restador_1    ; work         ;
;    |segment7_deco:seg1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|segment7_deco:seg1                       ; segment7_deco ; work         ;
;    |segment7_deco:seg2|         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|segment7_deco:seg2                       ; segment7_deco ; work         ;
;    |sumador_n:suma|             ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|sumador_n:suma                           ; sumador_n     ; work         ;
;       |sumador_1:a_for[1].sum|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|sumador_n:suma|sumador_1:a_for[1].sum    ; sumador_1     ; work         ;
;       |sumador_1:a_for[2].sum|  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|sumador_n:suma|sumador_1:a_for[2].sum    ; sumador_1     ; work         ;
;       |sumador_1:a_for[3].sum|  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ALU_FPGA|sumador_n:suma|sumador_1:a_for[3].sum    ; sumador_1     ; work         ;
+---------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; res[0]                                             ; Mux1                ; yes                    ;
; res[1]                                             ; Mux1                ; yes                    ;
; res[2]                                             ; Mux1                ; yes                    ;
; res[3]                                             ; Mux1                ; yes                    ;
; Number of user-specified and inferred latches = 4  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ALU_FPGA|Mux3             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sumador_n:suma ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; N              ; 4     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: restador_n:resta ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; N              ; 4     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_right:derecha ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 4     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_left:izquierda ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin2bcd:bcd_deco"                                                                         ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; bin[7..5]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcd[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "restador_n:resta"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sumador_n:suma"                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c_in     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; c_in[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 45                          ;
;     normal            ; 45                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 2                           ;
;         6 data inputs ; 20                          ;
; boundary_port         ; 29                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Sep  7 10:58:34 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sumador_1.sv
    Info (12023): Found entity 1: sumador_1 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_1.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sumador_n.sv
    Info (12023): Found entity 1: sumador_n File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sumador_n_tb.sv
    Info (12023): Found entity 1: sumador_n_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file restador_1.sv
    Info (12023): Found entity 1: restador_1 File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_1.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file restador_n.sv
    Info (12023): Found entity 1: restador_n File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file restador_n_tb.sv
    Info (12023): Found entity 1: restador_n_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shift_right.sv
    Info (12023): Found entity 1: shift_right File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_right.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shigt_right_tb.sv
    Info (12023): Found entity 1: shigt_right_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_right_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shift_left.sv
    Info (12023): Found entity 1: shift_left File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shift_left.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file shigt_left_tb.sv
    Info (12023): Found entity 1: shigt_left_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/shigt_left_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ALU.sv
    Info (12023): Found entity 1: ALU File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ALU_tb.sv
    Info (12023): Found entity 1: ALU_tb File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_tb.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file segment7_deco.sv
    Info (12023): Found entity 1: segment7_deco File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/segment7_deco.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.sv
    Info (12023): Found entity 1: bin2bcd File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ALU_FPGA.sv
    Info (12023): Found entity 1: ALU_FPGA File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file compuerta_and_1.sv
    Info (12023): Found entity 1: and_module File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_1.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file compuerta_or_1.sv
    Info (12023): Found entity 1: or_module File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_or_1.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file compuerta_xor_1.sv
    Info (12023): Found entity 1: xor_module File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_xor_1.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file compuerta_and_n.sv
    Info (12023): Found entity 1: and_n_module File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/compuerta_and_n.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at ALU_FPGA.sv(49): created implicit net for "r" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 49
Info (12127): Elaborating entity "ALU_FPGA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ALU_FPGA.sv(49): object "r" assigned a value but never read File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 49
Warning (10858): Verilog HDL warning at ALU_FPGA.sv(28): object resAnd used but never assigned File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 28
Warning (10858): Verilog HDL warning at ALU_FPGA.sv(28): object resOr used but never assigned File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 28
Warning (10858): Verilog HDL warning at ALU_FPGA.sv(28): object resXor used but never assigned File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 28
Warning (10230): Verilog HDL assignment warning at ALU_FPGA.sv(49): truncated value with size 4 to match size of target (1) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 49
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(59): variable "resSuma" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 59
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(61): variable "N" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 61
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(62): variable "resResta" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 62
Warning (10230): Verilog HDL assignment warning at ALU_FPGA.sv(62): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(65): variable "resResta" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 65
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(67): variable "resRight" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(68): variable "resLeft" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 68
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(69): variable "resAnd" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 69
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(70): variable "resOr" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 70
Warning (10235): Verilog HDL Always Construct warning at ALU_FPGA.sv(71): variable "resXor" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 71
Warning (10270): Verilog HDL Case Statement warning at ALU_FPGA.sv(58): incomplete case statement has no default case item File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 58
Warning (10240): Verilog HDL Always Construct warning at ALU_FPGA.sv(57): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
Warning (10030): Net "resAnd" at ALU_FPGA.sv(28) has no driver or initial value, using a default initial value '0' File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 28
Warning (10030): Net "resOr" at ALU_FPGA.sv(28) has no driver or initial value, using a default initial value '0' File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 28
Warning (10030): Net "resXor" at ALU_FPGA.sv(28) has no driver or initial value, using a default initial value '0' File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 28
Warning (10034): Output port "Z" at ALU_FPGA.sv(24) has no driver File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 24
Info (10041): Inferred latch for "res[0]" at ALU_FPGA.sv(57) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
Info (10041): Inferred latch for "res[1]" at ALU_FPGA.sv(57) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
Info (10041): Inferred latch for "res[2]" at ALU_FPGA.sv(57) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
Info (10041): Inferred latch for "res[3]" at ALU_FPGA.sv(57) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
Info (12128): Elaborating entity "sumador_n" for hierarchy "sumador_n:suma" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 34
Info (12128): Elaborating entity "sumador_1" for hierarchy "sumador_n:suma|sumador_1:a_for[0].sum" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/sumador_n.sv Line: 17
Info (12128): Elaborating entity "restador_n" for hierarchy "restador_n:resta" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 35
Info (12128): Elaborating entity "restador_1" for hierarchy "restador_n:resta|restador_1:a_for[0].res" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/restador_n.sv Line: 17
Info (12128): Elaborating entity "shift_right" for hierarchy "shift_right:derecha" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 36
Info (12128): Elaborating entity "shift_left" for hierarchy "shift_left:izquierda" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 37
Info (12128): Elaborating entity "bin2bcd" for hierarchy "bin2bcd:bcd_deco" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 44
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv Line: 21
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv Line: 27
Warning (10230): Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4) File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/bin2bcd.sv Line: 29
Info (12128): Elaborating entity "segment7_deco" for hierarchy "segment7_deco:seg1" File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 45
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch res[0] has unsafe behavior File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op[2] File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 23
Warning (13012): Latch res[1] has unsafe behavior File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op[2] File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 23
Warning (13012): Latch res[2] has unsafe behavior File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op[2] File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 23
Warning (13012): Latch res[3] has unsafe behavior File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 57
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op[2] File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex2[5]" is stuck at GND File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 24
    Warning (13410): Pin "Z" is stuck at GND File: /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/ALU_FPGA.sv Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 69 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 40 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Tue Sep  7 10:58:52 2021
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectos_fpga/Taller-de-Diseno-Gr14/Laboratorio-3/Problema1/output_files/Problema1.map.smsg.


