#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat May 20 11:17:14 2023
# Process ID: 16780
# Current directory: D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/laser_receiver_block_ad7606c_0_0_synth_1
# Command line: vivado.exe -log laser_receiver_block_ad7606c_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source laser_receiver_block_ad7606c_0_0.tcl
# Log file: D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/laser_receiver_block_ad7606c_0_0_synth_1/laser_receiver_block_ad7606c_0_0.vds
# Journal file: D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/laser_receiver_block_ad7606c_0_0_synth_1\vivado.jou
# Running On: Chan, OS: Windows, CPU Frequency: 3504 MHz, CPU Physical cores: 8, Host memory: 34147 MB
#-----------------------------------------------------------
source laser_receiver_block_ad7606c_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1041.953 ; gain = 157.785
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: laser_receiver_block_ad7606c_0_0
Command: synth_design -top laser_receiver_block_ad7606c_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13296
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1885.238 ; gain = 406.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'laser_receiver_block_ad7606c_0_0' [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_ad7606c_0_0/synth/laser_receiver_block_ad7606c_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ad7606c' [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:81]
INFO: [Synth 8-6155] done synthesizing module 'ad7606c' (0#1) [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:2]
INFO: [Synth 8-6155] done synthesizing module 'laser_receiver_block_ad7606c_0_0' (0#1) [d:/FPGA/workspace/laser_receiver_project/laser_receiver_project.gen/sources_1/bd/laser_receiver_block/ip/laser_receiver_block_ad7606c_0_0/synth/laser_receiver_block_ad7606c_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[15] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[14] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[13] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[12] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[11] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[10] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[9] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[8] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[7] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[6] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[5] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
WARNING: [Synth 8-6014] Unused sequential element _out_data_reg[4] was removed.  [D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.srcs/sources_1/imports/AD7606/AD7606.v:180]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.242 ; gain = 501.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.242 ; gain = 501.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1980.242 ; gain = 501.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1980.242 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2060.488 ; gain = 0.027
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  18 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	  18 Input    2 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port adc_sel driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port adc_os0 driven by constant 1
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port adc_os1 driven by constant 1
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port adc_os2 driven by constant 1
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[15] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[14] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[13] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[12] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[11] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[10] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[9] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data1[8] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[15] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[14] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[13] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[12] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[11] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[10] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[9] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data2[8] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[15] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[14] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[13] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[12] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[11] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[10] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[9] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data3[8] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[15] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[14] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[13] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[12] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[11] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[10] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[9] driven by constant 0
INFO: [Synth 8-3917] design laser_receiver_block_ad7606c_0_0 has port out_data4[8] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |     1|
|3     |LUT2   |    91|
|4     |LUT3   |     8|
|5     |LUT4   |    21|
|6     |LUT5   |    13|
|7     |LUT6   |    22|
|8     |FDRE   |    93|
|9     |FDSE   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2060.488 ; gain = 501.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2060.488 ; gain = 582.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2060.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2a67261
INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 2060.488 ; gain = 980.703
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/laser_receiver_block_ad7606c_0_0_synth_1/laser_receiver_block_ad7606c_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP laser_receiver_block_ad7606c_0_0, cache-ID = 6a895e6e19f046b0
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/workspace/laser_receiver_project/laser_receiver_project.runs/laser_receiver_block_ad7606c_0_0_synth_1/laser_receiver_block_ad7606c_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file laser_receiver_block_ad7606c_0_0_utilization_synth.rpt -pb laser_receiver_block_ad7606c_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 20 11:18:03 2023...
