--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml nPC.twx nPC.ncd -o nPC.twr nPC.pcf

Design file:              nPC.ncd
Physical constraint file: nPC.pcf
Device,package,speed:     xc3s100e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Din<0>      |    3.556(R)|   -0.815(R)|clk_BUFGP         |   0.000|
Din<1>      |    3.551(R)|   -0.808(R)|clk_BUFGP         |   0.000|
Din<2>      |    3.544(R)|   -0.801(R)|clk_BUFGP         |   0.000|
Din<3>      |    3.545(R)|   -0.802(R)|clk_BUFGP         |   0.000|
Din<4>      |    2.153(R)|   -0.430(R)|clk_BUFGP         |   0.000|
Din<5>      |    1.708(R)|   -0.079(R)|clk_BUFGP         |   0.000|
Din<6>      |   -0.037(R)|    1.318(R)|clk_BUFGP         |   0.000|
Din<7>      |    2.205(R)|   -0.473(R)|clk_BUFGP         |   0.000|
Din<8>      |    1.352(R)|    0.210(R)|clk_BUFGP         |   0.000|
Din<9>      |    3.531(R)|   -0.785(R)|clk_BUFGP         |   0.000|
Din<10>     |    3.530(R)|   -0.784(R)|clk_BUFGP         |   0.000|
Din<11>     |    3.530(R)|   -0.784(R)|clk_BUFGP         |   0.000|
Din<12>     |    3.545(R)|   -0.802(R)|clk_BUFGP         |   0.000|
Din<13>     |    3.555(R)|   -0.813(R)|clk_BUFGP         |   0.000|
Din<14>     |    3.547(R)|   -0.804(R)|clk_BUFGP         |   0.000|
Din<15>     |    3.556(R)|   -0.815(R)|clk_BUFGP         |   0.000|
Din<16>     |    3.556(R)|   -0.815(R)|clk_BUFGP         |   0.000|
Din<17>     |    3.555(R)|   -0.813(R)|clk_BUFGP         |   0.000|
Din<18>     |    3.546(R)|   -0.803(R)|clk_BUFGP         |   0.000|
Din<19>     |    3.531(R)|   -0.785(R)|clk_BUFGP         |   0.000|
Din<20>     |    3.558(R)|   -0.816(R)|clk_BUFGP         |   0.000|
Din<21>     |    3.545(R)|   -0.802(R)|clk_BUFGP         |   0.000|
Din<22>     |    3.547(R)|   -0.804(R)|clk_BUFGP         |   0.000|
Din<23>     |    3.558(R)|   -0.816(R)|clk_BUFGP         |   0.000|
Din<24>     |    3.545(R)|   -0.801(R)|clk_BUFGP         |   0.000|
Din<25>     |    3.556(R)|   -0.815(R)|clk_BUFGP         |   0.000|
Din<26>     |    3.555(R)|   -0.813(R)|clk_BUFGP         |   0.000|
Din<27>     |    3.532(R)|   -0.786(R)|clk_BUFGP         |   0.000|
Din<28>     |    3.545(R)|   -0.802(R)|clk_BUFGP         |   0.000|
Din<29>     |    3.534(R)|   -0.789(R)|clk_BUFGP         |   0.000|
Din<30>     |    3.547(R)|   -0.804(R)|clk_BUFGP         |   0.000|
Din<31>     |    3.532(R)|   -0.786(R)|clk_BUFGP         |   0.000|
reset       |    6.620(R)|    0.659(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |    7.900(R)|clk_BUFGP         |   0.000|
Dout<1>     |    7.379(R)|clk_BUFGP         |   0.000|
Dout<2>     |    7.375(R)|clk_BUFGP         |   0.000|
Dout<3>     |    7.917(R)|clk_BUFGP         |   0.000|
Dout<4>     |    6.038(R)|clk_BUFGP         |   0.000|
Dout<5>     |    6.021(R)|clk_BUFGP         |   0.000|
Dout<6>     |    6.024(R)|clk_BUFGP         |   0.000|
Dout<7>     |    6.034(R)|clk_BUFGP         |   0.000|
Dout<8>     |    6.034(R)|clk_BUFGP         |   0.000|
Dout<9>     |    8.297(R)|clk_BUFGP         |   0.000|
Dout<10>    |    8.933(R)|clk_BUFGP         |   0.000|
Dout<11>    |    8.746(R)|clk_BUFGP         |   0.000|
Dout<12>    |    8.023(R)|clk_BUFGP         |   0.000|
Dout<13>    |    8.741(R)|clk_BUFGP         |   0.000|
Dout<14>    |    8.736(R)|clk_BUFGP         |   0.000|
Dout<15>    |    7.900(R)|clk_BUFGP         |   0.000|
Dout<16>    |    8.419(R)|clk_BUFGP         |   0.000|
Dout<17>    |    7.907(R)|clk_BUFGP         |   0.000|
Dout<18>    |    7.667(R)|clk_BUFGP         |   0.000|
Dout<19>    |    8.250(R)|clk_BUFGP         |   0.000|
Dout<20>    |    8.326(R)|clk_BUFGP         |   0.000|
Dout<21>    |    7.375(R)|clk_BUFGP         |   0.000|
Dout<22>    |    8.800(R)|clk_BUFGP         |   0.000|
Dout<23>    |    7.738(R)|clk_BUFGP         |   0.000|
Dout<24>    |    7.645(R)|clk_BUFGP         |   0.000|
Dout<25>    |    9.023(R)|clk_BUFGP         |   0.000|
Dout<26>    |    7.363(R)|clk_BUFGP         |   0.000|
Dout<27>    |    8.242(R)|clk_BUFGP         |   0.000|
Dout<28>    |    8.288(R)|clk_BUFGP         |   0.000|
Dout<29>    |    7.394(R)|clk_BUFGP         |   0.000|
Dout<30>    |    8.745(R)|clk_BUFGP         |   0.000|
Dout<31>    |    7.391(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Mon Apr 10 12:40:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



