<stg><name>mac_compute_ipv4_checksum</name>


<trans_list>

<trans id="585" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer1, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %dataStreamBuffer0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
entry:13 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %dataStreamBuffer0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14 %br_ln488 = br i1 %tmp_i, void %mac_compute_ipv4_checksum.exit, void

]]></Node>
<StgValue><ssdm name="br_ln488"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="0">
<![CDATA[
:0 %dataStreamBuffer0_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer0

]]></Node>
<StgValue><ssdm name="dataStreamBuffer0_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:1 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer0_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.new.i:0 %br_ln523 = br void %mac_compute_ipv4_checksum.exit

]]></Node>
<StgValue><ssdm name="br_ln523"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:2 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %dataStreamBuffer1, i577 %dataStreamBuffer0_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1">
<![CDATA[
:3 %cics_firstWord_load = load i1 %cics_firstWord

]]></Node>
<StgValue><ssdm name="cics_firstWord_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="17">
<![CDATA[
:4 %cics_ip_sums_sum_V_0_load = load i17 %cics_ip_sums_sum_V_0

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="17" op_0_bw="17">
<![CDATA[
:5 %cics_ip_sums_sum_V_1_load = load i17 %cics_ip_sums_sum_V_1

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_1_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="17">
<![CDATA[
:6 %cics_ip_sums_sum_V_2_load = load i17 %cics_ip_sums_sum_V_2

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="17" op_0_bw="17">
<![CDATA[
:7 %cics_ip_sums_sum_V_3_load = load i17 %cics_ip_sums_sum_V_3

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_3_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="17" op_0_bw="17">
<![CDATA[
:8 %cics_ip_sums_sum_V_4_load = load i17 %cics_ip_sums_sum_V_4

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17">
<![CDATA[
:9 %cics_ip_sums_sum_V_6_load = load i17 %cics_ip_sums_sum_V_6

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="17">
<![CDATA[
:10 %cics_ip_sums_sum_V_7_load = load i17 %cics_ip_sums_sum_V_7

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_7_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17">
<![CDATA[
:11 %cics_ip_sums_sum_V_8_load = load i17 %cics_ip_sums_sum_V_8

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="17">
<![CDATA[
:12 %cics_ip_sums_sum_V_9_load = load i17 %cics_ip_sums_sum_V_9

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_9_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17">
<![CDATA[
:13 %cics_ip_sums_sum_V_10_load = load i17 %cics_ip_sums_sum_V_10

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17">
<![CDATA[
:14 %cics_ip_sums_sum_V_11_load = load i17 %cics_ip_sums_sum_V_11

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_11_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="17" op_0_bw="17">
<![CDATA[
:15 %cics_ip_sums_sum_V_12_load = load i17 %cics_ip_sums_sum_V_12

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="17">
<![CDATA[
:16 %cics_ip_sums_sum_V_13_load = load i17 %cics_ip_sums_sum_V_13

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_13_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17">
<![CDATA[
:17 %cics_ip_sums_sum_V_14_load = load i17 %cics_ip_sums_sum_V_14

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="17" op_0_bw="17">
<![CDATA[
:18 %cics_ip_sums_sum_V_15_load = load i17 %cics_ip_sums_sum_V_15

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_15_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="17" op_0_bw="17">
<![CDATA[
:19 %cics_ip_sums_sum_V_16_load = load i17 %cics_ip_sums_sum_V_16

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17">
<![CDATA[
:20 %cics_ip_sums_sum_V_17_load = load i17 %cics_ip_sums_sum_V_17

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_17_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17">
<![CDATA[
:21 %cics_ip_sums_sum_V_18_load = load i17 %cics_ip_sums_sum_V_18

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="17" op_0_bw="17">
<![CDATA[
:22 %cics_ip_sums_sum_V_19_load = load i17 %cics_ip_sums_sum_V_19

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_19_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="17">
<![CDATA[
:23 %cics_ip_sums_sum_V_20_load = load i17 %cics_ip_sums_sum_V_20

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="17" op_0_bw="17">
<![CDATA[
:24 %cics_ip_sums_sum_V_21_load = load i17 %cics_ip_sums_sum_V_21

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_21_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="17">
<![CDATA[
:25 %cics_ip_sums_sum_V_22_load = load i17 %cics_ip_sums_sum_V_22

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="17">
<![CDATA[
:26 %cics_ip_sums_sum_V_23_load = load i17 %cics_ip_sums_sum_V_23

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_23_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17">
<![CDATA[
:27 %cics_ip_sums_sum_V_24_load = load i17 %cics_ip_sums_sum_V_24

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="17">
<![CDATA[
:28 %cics_ip_sums_sum_V_25_load = load i17 %cics_ip_sums_sum_V_25

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_25_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17">
<![CDATA[
:29 %cics_ip_sums_sum_V_26_load = load i17 %cics_ip_sums_sum_V_26

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="17">
<![CDATA[
:30 %cics_ip_sums_sum_V_27_load = load i17 %cics_ip_sums_sum_V_27

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_27_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17">
<![CDATA[
:31 %cics_ip_sums_sum_V_28_load = load i17 %cics_ip_sums_sum_V_28

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="17">
<![CDATA[
:32 %cics_ip_sums_sum_V_29_load = load i17 %cics_ip_sums_sum_V_29

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_29_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:33 %br_ln493 = br i1 %cics_firstWord_load, void %._crit_edge1.i, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln493"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="577">
<![CDATA[
_ifconv:0 %trunc_ln674 = trunc i577 %dataStreamBuffer0_read

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1 %p_Result_4_i_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="577">
<![CDATA[
_ifconv:2 %trunc_ln674_1 = trunc i577 %dataStreamBuffer0_read

]]></Node>
<StgValue><ssdm name="trunc_ln674_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:3 %p_Result_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln674_1, i8 %p_Result_4_i_i

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:4 %icmp_ln1072 = icmp_ne  i4 %trunc_ln674, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:5 %zext_ln885 = zext i16 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln885"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:6 %trunc_ln885 = trunc i17 %cics_ip_sums_sum_V_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln885"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:7 %add_ln885 = add i17 %cics_ip_sums_sum_V_0_load, i17 %zext_ln885

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:9 %zext_ln1691 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln1691"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:10 %add_ln229_79 = add i16 %p_Result_s, i16 %zext_ln1691

]]></Node>
<StgValue><ssdm name="add_ln229_79"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11 %add_ln229 = add i16 %add_ln229_79, i16 %trunc_ln885

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:12 %zext_ln507 = zext i16 %add_ln229

]]></Node>
<StgValue><ssdm name="zext_ln507"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:13 %select_ln1072 = select i1 %icmp_ln1072, i17 %zext_ln507, i17 %cics_ip_sums_sum_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln1072"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14 %p_Result_4_i186_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_4_i186_i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15 %p_Result_6_i187_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="p_Result_6_i187_i"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:16 %p_Result_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i187_i, i8 %p_Result_4_i186_i

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:17 %zext_ln885_29 = zext i16 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln885_29"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:18 %trunc_ln885_10 = trunc i17 %cics_ip_sums_sum_V_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_10"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:19 %add_ln885_31 = add i17 %cics_ip_sums_sum_V_1_load, i17 %zext_ln885_29

]]></Node>
<StgValue><ssdm name="add_ln885_31"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:20 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_31, i32 16

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:21 %zext_ln1691_32 = zext i1 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln1691_32"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:22 %add_ln229_80 = add i16 %p_Result_4, i16 %zext_ln1691_32

]]></Node>
<StgValue><ssdm name="add_ln229_80"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23 %add_ln229_51 = add i16 %add_ln229_80, i16 %trunc_ln885_10

]]></Node>
<StgValue><ssdm name="add_ln229_51"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:24 %zext_ln507_1 = zext i16 %add_ln229_51

]]></Node>
<StgValue><ssdm name="zext_ln507_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:25 %select_ln1072_1 = select i1 %icmp_ln1072, i17 %zext_ln507_1, i17 %cics_ip_sums_sum_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln1072_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26 %p_Result_4_i189_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_4_i189_i"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27 %p_Result_6_i190_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="p_Result_6_i190_i"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:28 %p_Result_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i190_i, i8 %p_Result_4_i189_i

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="3" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29 %tmp_32 = partselect i3 @_ssdm_op_PartSelect.i3.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:30 %icmp_ln1072_1 = icmp_ne  i3 %tmp_32, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:31 %zext_ln885_30 = zext i16 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln885_30"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:32 %trunc_ln885_11 = trunc i17 %cics_ip_sums_sum_V_2_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_11"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:33 %add_ln885_32 = add i17 %cics_ip_sums_sum_V_2_load, i17 %zext_ln885_30

]]></Node>
<StgValue><ssdm name="add_ln885_32"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:34 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_32, i32 16

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:35 %zext_ln1691_33 = zext i1 %tmp_33

]]></Node>
<StgValue><ssdm name="zext_ln1691_33"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:36 %add_ln229_81 = add i16 %p_Result_5, i16 %zext_ln1691_33

]]></Node>
<StgValue><ssdm name="add_ln229_81"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:37 %add_ln229_52 = add i16 %add_ln229_81, i16 %trunc_ln885_11

]]></Node>
<StgValue><ssdm name="add_ln229_52"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:38 %zext_ln507_2 = zext i16 %add_ln229_52

]]></Node>
<StgValue><ssdm name="zext_ln507_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:39 %select_ln1072_2 = select i1 %icmp_ln1072_1, i17 %zext_ln507_2, i17 %cics_ip_sums_sum_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln1072_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:40 %p_Result_4_i192_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4_i192_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41 %p_Result_6_i193_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="p_Result_6_i193_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:42 %p_Result_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i193_i, i8 %p_Result_4_i192_i

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:43 %zext_ln885_31 = zext i16 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln885_31"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:44 %trunc_ln885_12 = trunc i17 %cics_ip_sums_sum_V_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_12"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:45 %add_ln885_33 = add i17 %cics_ip_sums_sum_V_3_load, i17 %zext_ln885_31

]]></Node>
<StgValue><ssdm name="add_ln885_33"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:46 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_33, i32 16

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:47 %zext_ln1691_34 = zext i1 %tmp_34

]]></Node>
<StgValue><ssdm name="zext_ln1691_34"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:48 %add_ln229_82 = add i16 %p_Result_6, i16 %zext_ln1691_34

]]></Node>
<StgValue><ssdm name="add_ln229_82"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:49 %add_ln229_53 = add i16 %add_ln229_82, i16 %trunc_ln885_12

]]></Node>
<StgValue><ssdm name="add_ln229_53"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:50 %zext_ln507_3 = zext i16 %add_ln229_53

]]></Node>
<StgValue><ssdm name="zext_ln507_3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:51 %select_ln1072_3 = select i1 %icmp_ln1072_1, i17 %zext_ln507_3, i17 %cics_ip_sums_sum_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln1072_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52 %p_Result_4_i195_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="p_Result_4_i195_i"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:53 %p_Result_6_i196_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="p_Result_6_i196_i"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:54 %p_Result_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i196_i, i8 %p_Result_4_i195_i

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:55 %icmp_ln1072_2 = icmp_ugt  i4 %trunc_ln674, i4 2

]]></Node>
<StgValue><ssdm name="icmp_ln1072_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:56 %zext_ln885_32 = zext i16 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln885_32"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:57 %trunc_ln885_13 = trunc i17 %cics_ip_sums_sum_V_4_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_13"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:58 %add_ln885_34 = add i17 %cics_ip_sums_sum_V_4_load, i17 %zext_ln885_32

]]></Node>
<StgValue><ssdm name="add_ln885_34"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:59 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_34, i32 16

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:60 %zext_ln1691_35 = zext i1 %tmp_35

]]></Node>
<StgValue><ssdm name="zext_ln1691_35"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:61 %add_ln229_83 = add i16 %p_Result_7, i16 %zext_ln1691_35

]]></Node>
<StgValue><ssdm name="add_ln229_83"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:62 %add_ln229_54 = add i16 %add_ln229_83, i16 %trunc_ln885_13

]]></Node>
<StgValue><ssdm name="add_ln229_54"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:63 %zext_ln507_4 = zext i16 %add_ln229_54

]]></Node>
<StgValue><ssdm name="zext_ln507_4"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:64 %select_ln1072_4 = select i1 %icmp_ln1072_2, i17 %zext_ln507_4, i17 %cics_ip_sums_sum_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln1072_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:65 %p_Result_4_i198_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="p_Result_4_i198_i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:66 %p_Result_6_i199_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="p_Result_6_i199_i"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:67 %p_Result_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i199_i, i8 %p_Result_4_i198_i

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:68 %tmp_36 = partselect i2 @_ssdm_op_PartSelect.i2.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:69 %icmp_ln1072_3 = icmp_ne  i2 %tmp_36, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1072_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:70 %zext_ln885_33 = zext i16 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln885_33"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:71 %trunc_ln885_14 = trunc i17 %cics_ip_sums_sum_V_6_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_14"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:72 %add_ln885_35 = add i17 %cics_ip_sums_sum_V_6_load, i17 %zext_ln885_33

]]></Node>
<StgValue><ssdm name="add_ln885_35"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:73 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_35, i32 16

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:74 %zext_ln1691_36 = zext i1 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln1691_36"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:75 %add_ln229_84 = add i16 %p_Result_8, i16 %zext_ln1691_36

]]></Node>
<StgValue><ssdm name="add_ln229_84"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:76 %add_ln229_55 = add i16 %add_ln229_84, i16 %trunc_ln885_14

]]></Node>
<StgValue><ssdm name="add_ln229_55"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:77 %zext_ln507_5 = zext i16 %add_ln229_55

]]></Node>
<StgValue><ssdm name="zext_ln507_5"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:78 %select_ln1072_5 = select i1 %icmp_ln1072_3, i17 %zext_ln507_5, i17 %cics_ip_sums_sum_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln1072_5"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:79 %p_Result_4_i201_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_4_i201_i"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:80 %p_Result_6_i202_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="p_Result_6_i202_i"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:81 %p_Result_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i202_i, i8 %p_Result_4_i201_i

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:82 %zext_ln885_34 = zext i16 %p_Result_9

]]></Node>
<StgValue><ssdm name="zext_ln885_34"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:83 %trunc_ln885_15 = trunc i17 %cics_ip_sums_sum_V_7_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_15"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:84 %add_ln885_36 = add i17 %cics_ip_sums_sum_V_7_load, i17 %zext_ln885_34

]]></Node>
<StgValue><ssdm name="add_ln885_36"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:85 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_36, i32 16

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:86 %zext_ln1691_37 = zext i1 %tmp_38

]]></Node>
<StgValue><ssdm name="zext_ln1691_37"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:87 %add_ln229_85 = add i16 %p_Result_9, i16 %zext_ln1691_37

]]></Node>
<StgValue><ssdm name="add_ln229_85"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:88 %add_ln229_56 = add i16 %add_ln229_85, i16 %trunc_ln885_15

]]></Node>
<StgValue><ssdm name="add_ln229_56"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:89 %zext_ln507_6 = zext i16 %add_ln229_56

]]></Node>
<StgValue><ssdm name="zext_ln507_6"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:90 %select_ln1072_6 = select i1 %icmp_ln1072_3, i17 %zext_ln507_6, i17 %cics_ip_sums_sum_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln1072_6"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:91 %p_Result_4_i204_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="p_Result_4_i204_i"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:92 %p_Result_6_i205_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="p_Result_6_i205_i"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:93 %p_Result_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i205_i, i8 %p_Result_4_i204_i

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:94 %icmp_ln1072_4 = icmp_ugt  i4 %trunc_ln674, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln1072_4"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:95 %zext_ln885_35 = zext i16 %p_Result_10

]]></Node>
<StgValue><ssdm name="zext_ln885_35"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:96 %trunc_ln885_16 = trunc i17 %cics_ip_sums_sum_V_8_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_16"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:97 %add_ln885_37 = add i17 %cics_ip_sums_sum_V_8_load, i17 %zext_ln885_35

]]></Node>
<StgValue><ssdm name="add_ln885_37"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:98 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_37, i32 16

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:99 %zext_ln1691_38 = zext i1 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln1691_38"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:100 %add_ln229_86 = add i16 %p_Result_10, i16 %zext_ln1691_38

]]></Node>
<StgValue><ssdm name="add_ln229_86"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:101 %add_ln229_57 = add i16 %add_ln229_86, i16 %trunc_ln885_16

]]></Node>
<StgValue><ssdm name="add_ln229_57"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:102 %zext_ln507_7 = zext i16 %add_ln229_57

]]></Node>
<StgValue><ssdm name="zext_ln507_7"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:103 %select_ln1072_7 = select i1 %icmp_ln1072_4, i17 %zext_ln507_7, i17 %cics_ip_sums_sum_V_8_load

]]></Node>
<StgValue><ssdm name="select_ln1072_7"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:104 %p_Result_4_i207_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_4_i207_i"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:105 %p_Result_6_i208_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="p_Result_6_i208_i"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:106 %p_Result_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i208_i, i8 %p_Result_4_i207_i

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:107 %zext_ln885_36 = zext i16 %p_Result_11

]]></Node>
<StgValue><ssdm name="zext_ln885_36"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:108 %trunc_ln885_17 = trunc i17 %cics_ip_sums_sum_V_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_17"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:109 %add_ln885_38 = add i17 %cics_ip_sums_sum_V_9_load, i17 %zext_ln885_36

]]></Node>
<StgValue><ssdm name="add_ln885_38"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:110 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_38, i32 16

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:111 %zext_ln1691_39 = zext i1 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln1691_39"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:112 %add_ln229_87 = add i16 %p_Result_11, i16 %zext_ln1691_39

]]></Node>
<StgValue><ssdm name="add_ln229_87"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:113 %add_ln229_58 = add i16 %add_ln229_87, i16 %trunc_ln885_17

]]></Node>
<StgValue><ssdm name="add_ln229_58"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:114 %zext_ln507_8 = zext i16 %add_ln229_58

]]></Node>
<StgValue><ssdm name="zext_ln507_8"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:115 %select_ln1072_8 = select i1 %icmp_ln1072_4, i17 %zext_ln507_8, i17 %cics_ip_sums_sum_V_9_load

]]></Node>
<StgValue><ssdm name="select_ln1072_8"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:116 %p_Result_4_i210_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="p_Result_4_i210_i"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:117 %p_Result_6_i211_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="p_Result_6_i211_i"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:118 %p_Result_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i211_i, i8 %p_Result_4_i210_i

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:119 %icmp_ln1072_5 = icmp_ugt  i4 %trunc_ln674, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln1072_5"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:120 %zext_ln885_37 = zext i16 %p_Result_12

]]></Node>
<StgValue><ssdm name="zext_ln885_37"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:121 %trunc_ln885_18 = trunc i17 %cics_ip_sums_sum_V_10_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_18"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:122 %add_ln885_39 = add i17 %cics_ip_sums_sum_V_10_load, i17 %zext_ln885_37

]]></Node>
<StgValue><ssdm name="add_ln885_39"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:123 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_39, i32 16

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:124 %zext_ln1691_40 = zext i1 %tmp_41

]]></Node>
<StgValue><ssdm name="zext_ln1691_40"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:125 %add_ln229_88 = add i16 %p_Result_12, i16 %zext_ln1691_40

]]></Node>
<StgValue><ssdm name="add_ln229_88"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:126 %add_ln229_59 = add i16 %add_ln229_88, i16 %trunc_ln885_18

]]></Node>
<StgValue><ssdm name="add_ln229_59"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:127 %zext_ln507_9 = zext i16 %add_ln229_59

]]></Node>
<StgValue><ssdm name="zext_ln507_9"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:128 %select_ln1072_9 = select i1 %icmp_ln1072_5, i17 %zext_ln507_9, i17 %cics_ip_sums_sum_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln1072_9"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:129 %p_Result_4_i213_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_4_i213_i"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:130 %p_Result_6_i214_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="p_Result_6_i214_i"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:131 %p_Result_13 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i214_i, i8 %p_Result_4_i213_i

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:132 %zext_ln885_38 = zext i16 %p_Result_13

]]></Node>
<StgValue><ssdm name="zext_ln885_38"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:133 %trunc_ln885_19 = trunc i17 %cics_ip_sums_sum_V_11_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_19"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:134 %add_ln885_40 = add i17 %cics_ip_sums_sum_V_11_load, i17 %zext_ln885_38

]]></Node>
<StgValue><ssdm name="add_ln885_40"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:135 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_40, i32 16

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:136 %zext_ln1691_41 = zext i1 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln1691_41"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:137 %add_ln229_89 = add i16 %p_Result_13, i16 %zext_ln1691_41

]]></Node>
<StgValue><ssdm name="add_ln229_89"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:138 %add_ln229_60 = add i16 %add_ln229_89, i16 %trunc_ln885_19

]]></Node>
<StgValue><ssdm name="add_ln229_60"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:139 %zext_ln507_10 = zext i16 %add_ln229_60

]]></Node>
<StgValue><ssdm name="zext_ln507_10"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:140 %select_ln1072_10 = select i1 %icmp_ln1072_5, i17 %zext_ln507_10, i17 %cics_ip_sums_sum_V_11_load

]]></Node>
<StgValue><ssdm name="select_ln1072_10"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:141 %p_Result_4_i216_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="p_Result_4_i216_i"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:142 %p_Result_6_i217_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="p_Result_6_i217_i"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:143 %p_Result_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i217_i, i8 %p_Result_4_i216_i

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:144 %icmp_ln1072_6 = icmp_ugt  i4 %trunc_ln674, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln1072_6"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:145 %zext_ln885_39 = zext i16 %p_Result_14

]]></Node>
<StgValue><ssdm name="zext_ln885_39"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:146 %trunc_ln885_20 = trunc i17 %cics_ip_sums_sum_V_12_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_20"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:147 %add_ln885_41 = add i17 %cics_ip_sums_sum_V_12_load, i17 %zext_ln885_39

]]></Node>
<StgValue><ssdm name="add_ln885_41"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:148 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_41, i32 16

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:149 %zext_ln1691_42 = zext i1 %tmp_43

]]></Node>
<StgValue><ssdm name="zext_ln1691_42"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:150 %add_ln229_90 = add i16 %p_Result_14, i16 %zext_ln1691_42

]]></Node>
<StgValue><ssdm name="add_ln229_90"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:151 %add_ln229_61 = add i16 %add_ln229_90, i16 %trunc_ln885_20

]]></Node>
<StgValue><ssdm name="add_ln229_61"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:152 %zext_ln507_11 = zext i16 %add_ln229_61

]]></Node>
<StgValue><ssdm name="zext_ln507_11"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:153 %select_ln1072_11 = select i1 %icmp_ln1072_6, i17 %zext_ln507_11, i17 %cics_ip_sums_sum_V_12_load

]]></Node>
<StgValue><ssdm name="select_ln1072_11"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:154 %p_Result_4_i219_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_4_i219_i"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:155 %p_Result_6_i220_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="p_Result_6_i220_i"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:156 %p_Result_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i220_i, i8 %p_Result_4_i219_i

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:157 %zext_ln885_40 = zext i16 %p_Result_15

]]></Node>
<StgValue><ssdm name="zext_ln885_40"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:158 %trunc_ln885_21 = trunc i17 %cics_ip_sums_sum_V_13_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_21"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:159 %add_ln885_42 = add i17 %cics_ip_sums_sum_V_13_load, i17 %zext_ln885_40

]]></Node>
<StgValue><ssdm name="add_ln885_42"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:160 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_42, i32 16

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:161 %zext_ln1691_43 = zext i1 %tmp_44

]]></Node>
<StgValue><ssdm name="zext_ln1691_43"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:162 %add_ln229_91 = add i16 %p_Result_15, i16 %zext_ln1691_43

]]></Node>
<StgValue><ssdm name="add_ln229_91"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:163 %add_ln229_62 = add i16 %add_ln229_91, i16 %trunc_ln885_21

]]></Node>
<StgValue><ssdm name="add_ln229_62"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:164 %zext_ln507_12 = zext i16 %add_ln229_62

]]></Node>
<StgValue><ssdm name="zext_ln507_12"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:165 %select_ln1072_12 = select i1 %icmp_ln1072_6, i17 %zext_ln507_12, i17 %cics_ip_sums_sum_V_13_load

]]></Node>
<StgValue><ssdm name="select_ln1072_12"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:166 %p_Result_4_i222_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="p_Result_4_i222_i"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:167 %p_Result_6_i223_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="p_Result_6_i223_i"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:168 %p_Result_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i223_i, i8 %p_Result_4_i222_i

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
_ifconv:169 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %dataStreamBuffer0_read, i32 3

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:170 %zext_ln885_41 = zext i16 %p_Result_16

]]></Node>
<StgValue><ssdm name="zext_ln885_41"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:171 %trunc_ln885_22 = trunc i17 %cics_ip_sums_sum_V_14_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_22"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:172 %add_ln885_43 = add i17 %cics_ip_sums_sum_V_14_load, i17 %zext_ln885_41

]]></Node>
<StgValue><ssdm name="add_ln885_43"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:173 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_43, i32 16

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:174 %zext_ln1691_44 = zext i1 %tmp_46

]]></Node>
<StgValue><ssdm name="zext_ln1691_44"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:175 %add_ln229_92 = add i16 %p_Result_16, i16 %zext_ln1691_44

]]></Node>
<StgValue><ssdm name="add_ln229_92"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:176 %add_ln229_63 = add i16 %add_ln229_92, i16 %trunc_ln885_22

]]></Node>
<StgValue><ssdm name="add_ln229_63"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:177 %zext_ln507_13 = zext i16 %add_ln229_63

]]></Node>
<StgValue><ssdm name="zext_ln507_13"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:178 %select_ln1072_13 = select i1 %tmp_45, i17 %zext_ln507_13, i17 %cics_ip_sums_sum_V_14_load

]]></Node>
<StgValue><ssdm name="select_ln1072_13"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:179 %p_Result_4_i225_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_4_i225_i"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:180 %p_Result_6_i226_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="p_Result_6_i226_i"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:181 %p_Result_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i226_i, i8 %p_Result_4_i225_i

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:182 %zext_ln885_42 = zext i16 %p_Result_17

]]></Node>
<StgValue><ssdm name="zext_ln885_42"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:183 %trunc_ln885_23 = trunc i17 %cics_ip_sums_sum_V_15_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_23"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:184 %add_ln885_44 = add i17 %cics_ip_sums_sum_V_15_load, i17 %zext_ln885_42

]]></Node>
<StgValue><ssdm name="add_ln885_44"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:185 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_44, i32 16

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:186 %zext_ln1691_45 = zext i1 %tmp_47

]]></Node>
<StgValue><ssdm name="zext_ln1691_45"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:187 %add_ln229_93 = add i16 %p_Result_17, i16 %zext_ln1691_45

]]></Node>
<StgValue><ssdm name="add_ln229_93"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:188 %add_ln229_64 = add i16 %add_ln229_93, i16 %trunc_ln885_23

]]></Node>
<StgValue><ssdm name="add_ln229_64"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:189 %zext_ln507_14 = zext i16 %add_ln229_64

]]></Node>
<StgValue><ssdm name="zext_ln507_14"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:190 %select_ln1072_14 = select i1 %tmp_45, i17 %zext_ln507_14, i17 %cics_ip_sums_sum_V_15_load

]]></Node>
<StgValue><ssdm name="select_ln1072_14"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:191 %p_Result_4_i228_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 264, i32 271

]]></Node>
<StgValue><ssdm name="p_Result_4_i228_i"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:192 %p_Result_6_i229_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 256, i32 263

]]></Node>
<StgValue><ssdm name="p_Result_6_i229_i"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:193 %p_Result_18 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i229_i, i8 %p_Result_4_i228_i

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:194 %icmp_ln1072_7 = icmp_ugt  i4 %trunc_ln674, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln1072_7"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:195 %zext_ln885_43 = zext i16 %p_Result_18

]]></Node>
<StgValue><ssdm name="zext_ln885_43"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:196 %trunc_ln885_24 = trunc i17 %cics_ip_sums_sum_V_16_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_24"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:197 %add_ln885_45 = add i17 %cics_ip_sums_sum_V_16_load, i17 %zext_ln885_43

]]></Node>
<StgValue><ssdm name="add_ln885_45"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:198 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_45, i32 16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:199 %zext_ln1691_46 = zext i1 %tmp_48

]]></Node>
<StgValue><ssdm name="zext_ln1691_46"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:200 %add_ln229_94 = add i16 %p_Result_18, i16 %zext_ln1691_46

]]></Node>
<StgValue><ssdm name="add_ln229_94"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:201 %add_ln229_65 = add i16 %add_ln229_94, i16 %trunc_ln885_24

]]></Node>
<StgValue><ssdm name="add_ln229_65"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:202 %zext_ln507_15 = zext i16 %add_ln229_65

]]></Node>
<StgValue><ssdm name="zext_ln507_15"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:203 %select_ln1072_15 = select i1 %icmp_ln1072_7, i17 %zext_ln507_15, i17 %cics_ip_sums_sum_V_16_load

]]></Node>
<StgValue><ssdm name="select_ln1072_15"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:204 %p_Result_4_i231_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 280, i32 287

]]></Node>
<StgValue><ssdm name="p_Result_4_i231_i"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:205 %p_Result_6_i232_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 272, i32 279

]]></Node>
<StgValue><ssdm name="p_Result_6_i232_i"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:206 %p_Result_19 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i232_i, i8 %p_Result_4_i231_i

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:207 %zext_ln885_44 = zext i16 %p_Result_19

]]></Node>
<StgValue><ssdm name="zext_ln885_44"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:208 %trunc_ln885_25 = trunc i17 %cics_ip_sums_sum_V_17_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_25"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:209 %add_ln885_46 = add i17 %cics_ip_sums_sum_V_17_load, i17 %zext_ln885_44

]]></Node>
<StgValue><ssdm name="add_ln885_46"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:210 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_46, i32 16

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:211 %zext_ln1691_47 = zext i1 %tmp_49

]]></Node>
<StgValue><ssdm name="zext_ln1691_47"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:212 %add_ln229_95 = add i16 %p_Result_19, i16 %zext_ln1691_47

]]></Node>
<StgValue><ssdm name="add_ln229_95"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:213 %add_ln229_66 = add i16 %add_ln229_95, i16 %trunc_ln885_25

]]></Node>
<StgValue><ssdm name="add_ln229_66"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:214 %zext_ln507_16 = zext i16 %add_ln229_66

]]></Node>
<StgValue><ssdm name="zext_ln507_16"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:215 %select_ln1072_16 = select i1 %icmp_ln1072_7, i17 %zext_ln507_16, i17 %cics_ip_sums_sum_V_17_load

]]></Node>
<StgValue><ssdm name="select_ln1072_16"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:216 %p_Result_4_i234_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 296, i32 303

]]></Node>
<StgValue><ssdm name="p_Result_4_i234_i"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:217 %p_Result_6_i235_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 288, i32 295

]]></Node>
<StgValue><ssdm name="p_Result_6_i235_i"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:218 %p_Result_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i235_i, i8 %p_Result_4_i234_i

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:219 %icmp_ln1072_8 = icmp_ugt  i4 %trunc_ln674, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln1072_8"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:220 %zext_ln885_45 = zext i16 %p_Result_20

]]></Node>
<StgValue><ssdm name="zext_ln885_45"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:221 %trunc_ln885_26 = trunc i17 %cics_ip_sums_sum_V_18_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_26"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:222 %add_ln885_47 = add i17 %cics_ip_sums_sum_V_18_load, i17 %zext_ln885_45

]]></Node>
<StgValue><ssdm name="add_ln885_47"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:223 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_47, i32 16

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:224 %zext_ln1691_48 = zext i1 %tmp_50

]]></Node>
<StgValue><ssdm name="zext_ln1691_48"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:225 %add_ln229_96 = add i16 %p_Result_20, i16 %zext_ln1691_48

]]></Node>
<StgValue><ssdm name="add_ln229_96"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:226 %add_ln229_67 = add i16 %add_ln229_96, i16 %trunc_ln885_26

]]></Node>
<StgValue><ssdm name="add_ln229_67"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:227 %zext_ln507_17 = zext i16 %add_ln229_67

]]></Node>
<StgValue><ssdm name="zext_ln507_17"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:228 %select_ln1072_17 = select i1 %icmp_ln1072_8, i17 %zext_ln507_17, i17 %cics_ip_sums_sum_V_18_load

]]></Node>
<StgValue><ssdm name="select_ln1072_17"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:229 %p_Result_4_i237_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 312, i32 319

]]></Node>
<StgValue><ssdm name="p_Result_4_i237_i"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:230 %p_Result_6_i238_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 304, i32 311

]]></Node>
<StgValue><ssdm name="p_Result_6_i238_i"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:231 %p_Result_21 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i238_i, i8 %p_Result_4_i237_i

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:232 %zext_ln885_46 = zext i16 %p_Result_21

]]></Node>
<StgValue><ssdm name="zext_ln885_46"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:233 %trunc_ln885_27 = trunc i17 %cics_ip_sums_sum_V_19_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_27"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:234 %add_ln885_48 = add i17 %cics_ip_sums_sum_V_19_load, i17 %zext_ln885_46

]]></Node>
<StgValue><ssdm name="add_ln885_48"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:235 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_48, i32 16

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:236 %zext_ln1691_49 = zext i1 %tmp_51

]]></Node>
<StgValue><ssdm name="zext_ln1691_49"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:237 %add_ln229_97 = add i16 %p_Result_21, i16 %zext_ln1691_49

]]></Node>
<StgValue><ssdm name="add_ln229_97"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:238 %add_ln229_68 = add i16 %add_ln229_97, i16 %trunc_ln885_27

]]></Node>
<StgValue><ssdm name="add_ln229_68"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:239 %zext_ln507_18 = zext i16 %add_ln229_68

]]></Node>
<StgValue><ssdm name="zext_ln507_18"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:240 %select_ln1072_18 = select i1 %icmp_ln1072_8, i17 %zext_ln507_18, i17 %cics_ip_sums_sum_V_19_load

]]></Node>
<StgValue><ssdm name="select_ln1072_18"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:241 %p_Result_4_i240_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 328, i32 335

]]></Node>
<StgValue><ssdm name="p_Result_4_i240_i"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:242 %p_Result_6_i241_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 320, i32 327

]]></Node>
<StgValue><ssdm name="p_Result_6_i241_i"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:243 %p_Result_22 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i241_i, i8 %p_Result_4_i240_i

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:244 %icmp_ln1072_9 = icmp_ugt  i4 %trunc_ln674, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln1072_9"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:245 %zext_ln885_47 = zext i16 %p_Result_22

]]></Node>
<StgValue><ssdm name="zext_ln885_47"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:246 %trunc_ln885_28 = trunc i17 %cics_ip_sums_sum_V_20_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_28"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:247 %add_ln885_49 = add i17 %cics_ip_sums_sum_V_20_load, i17 %zext_ln885_47

]]></Node>
<StgValue><ssdm name="add_ln885_49"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:248 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_49, i32 16

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:249 %zext_ln1691_50 = zext i1 %tmp_52

]]></Node>
<StgValue><ssdm name="zext_ln1691_50"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:250 %add_ln229_98 = add i16 %p_Result_22, i16 %zext_ln1691_50

]]></Node>
<StgValue><ssdm name="add_ln229_98"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:251 %add_ln229_69 = add i16 %add_ln229_98, i16 %trunc_ln885_28

]]></Node>
<StgValue><ssdm name="add_ln229_69"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:252 %zext_ln507_19 = zext i16 %add_ln229_69

]]></Node>
<StgValue><ssdm name="zext_ln507_19"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:253 %select_ln1072_19 = select i1 %icmp_ln1072_9, i17 %zext_ln507_19, i17 %cics_ip_sums_sum_V_20_load

]]></Node>
<StgValue><ssdm name="select_ln1072_19"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:254 %p_Result_4_i243_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 344, i32 351

]]></Node>
<StgValue><ssdm name="p_Result_4_i243_i"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:255 %p_Result_6_i244_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 336, i32 343

]]></Node>
<StgValue><ssdm name="p_Result_6_i244_i"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:256 %p_Result_23 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i244_i, i8 %p_Result_4_i243_i

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:257 %zext_ln885_48 = zext i16 %p_Result_23

]]></Node>
<StgValue><ssdm name="zext_ln885_48"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:258 %trunc_ln885_29 = trunc i17 %cics_ip_sums_sum_V_21_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_29"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:259 %add_ln885_50 = add i17 %cics_ip_sums_sum_V_21_load, i17 %zext_ln885_48

]]></Node>
<StgValue><ssdm name="add_ln885_50"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:260 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_50, i32 16

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:261 %zext_ln1691_51 = zext i1 %tmp_53

]]></Node>
<StgValue><ssdm name="zext_ln1691_51"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:262 %add_ln229_99 = add i16 %p_Result_23, i16 %zext_ln1691_51

]]></Node>
<StgValue><ssdm name="add_ln229_99"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:263 %add_ln229_70 = add i16 %add_ln229_99, i16 %trunc_ln885_29

]]></Node>
<StgValue><ssdm name="add_ln229_70"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:264 %zext_ln507_20 = zext i16 %add_ln229_70

]]></Node>
<StgValue><ssdm name="zext_ln507_20"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:265 %select_ln1072_20 = select i1 %icmp_ln1072_9, i17 %zext_ln507_20, i17 %cics_ip_sums_sum_V_21_load

]]></Node>
<StgValue><ssdm name="select_ln1072_20"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:266 %p_Result_4_i246_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 360, i32 367

]]></Node>
<StgValue><ssdm name="p_Result_4_i246_i"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:267 %p_Result_6_i247_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 352, i32 359

]]></Node>
<StgValue><ssdm name="p_Result_6_i247_i"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:268 %p_Result_24 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i247_i, i8 %p_Result_4_i246_i

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:269 %icmp_ln1072_10 = icmp_ugt  i4 %trunc_ln674, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln1072_10"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:270 %zext_ln885_49 = zext i16 %p_Result_24

]]></Node>
<StgValue><ssdm name="zext_ln885_49"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:271 %trunc_ln885_30 = trunc i17 %cics_ip_sums_sum_V_22_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_30"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:272 %add_ln885_51 = add i17 %cics_ip_sums_sum_V_22_load, i17 %zext_ln885_49

]]></Node>
<StgValue><ssdm name="add_ln885_51"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:273 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_51, i32 16

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:274 %zext_ln1691_52 = zext i1 %tmp_54

]]></Node>
<StgValue><ssdm name="zext_ln1691_52"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:275 %add_ln229_100 = add i16 %p_Result_24, i16 %zext_ln1691_52

]]></Node>
<StgValue><ssdm name="add_ln229_100"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:276 %add_ln229_71 = add i16 %add_ln229_100, i16 %trunc_ln885_30

]]></Node>
<StgValue><ssdm name="add_ln229_71"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:277 %zext_ln507_21 = zext i16 %add_ln229_71

]]></Node>
<StgValue><ssdm name="zext_ln507_21"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:278 %select_ln1072_21 = select i1 %icmp_ln1072_10, i17 %zext_ln507_21, i17 %cics_ip_sums_sum_V_22_load

]]></Node>
<StgValue><ssdm name="select_ln1072_21"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:279 %p_Result_4_i249_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 376, i32 383

]]></Node>
<StgValue><ssdm name="p_Result_4_i249_i"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:280 %p_Result_6_i250_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 368, i32 375

]]></Node>
<StgValue><ssdm name="p_Result_6_i250_i"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:281 %p_Result_25 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i250_i, i8 %p_Result_4_i249_i

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:282 %zext_ln885_50 = zext i16 %p_Result_25

]]></Node>
<StgValue><ssdm name="zext_ln885_50"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:283 %trunc_ln885_31 = trunc i17 %cics_ip_sums_sum_V_23_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_31"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:284 %add_ln885_52 = add i17 %cics_ip_sums_sum_V_23_load, i17 %zext_ln885_50

]]></Node>
<StgValue><ssdm name="add_ln885_52"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:285 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_52, i32 16

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:286 %zext_ln1691_53 = zext i1 %tmp_55

]]></Node>
<StgValue><ssdm name="zext_ln1691_53"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:287 %add_ln229_101 = add i16 %p_Result_25, i16 %zext_ln1691_53

]]></Node>
<StgValue><ssdm name="add_ln229_101"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:288 %add_ln229_72 = add i16 %add_ln229_101, i16 %trunc_ln885_31

]]></Node>
<StgValue><ssdm name="add_ln229_72"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:289 %zext_ln507_22 = zext i16 %add_ln229_72

]]></Node>
<StgValue><ssdm name="zext_ln507_22"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:290 %select_ln1072_22 = select i1 %icmp_ln1072_10, i17 %zext_ln507_22, i17 %cics_ip_sums_sum_V_23_load

]]></Node>
<StgValue><ssdm name="select_ln1072_22"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:291 %p_Result_4_i252_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 392, i32 399

]]></Node>
<StgValue><ssdm name="p_Result_4_i252_i"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:292 %p_Result_6_i253_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 384, i32 391

]]></Node>
<StgValue><ssdm name="p_Result_6_i253_i"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:293 %p_Result_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i253_i, i8 %p_Result_4_i252_i

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:294 %icmp_ln1072_11 = icmp_ugt  i4 %trunc_ln674, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln1072_11"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:295 %zext_ln885_51 = zext i16 %p_Result_26

]]></Node>
<StgValue><ssdm name="zext_ln885_51"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:296 %trunc_ln885_32 = trunc i17 %cics_ip_sums_sum_V_24_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_32"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:297 %add_ln885_53 = add i17 %cics_ip_sums_sum_V_24_load, i17 %zext_ln885_51

]]></Node>
<StgValue><ssdm name="add_ln885_53"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:298 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_53, i32 16

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:299 %zext_ln1691_54 = zext i1 %tmp_56

]]></Node>
<StgValue><ssdm name="zext_ln1691_54"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:300 %add_ln229_102 = add i16 %p_Result_26, i16 %zext_ln1691_54

]]></Node>
<StgValue><ssdm name="add_ln229_102"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:301 %add_ln229_73 = add i16 %add_ln229_102, i16 %trunc_ln885_32

]]></Node>
<StgValue><ssdm name="add_ln229_73"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:302 %zext_ln507_23 = zext i16 %add_ln229_73

]]></Node>
<StgValue><ssdm name="zext_ln507_23"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:303 %select_ln1072_23 = select i1 %icmp_ln1072_11, i17 %zext_ln507_23, i17 %cics_ip_sums_sum_V_24_load

]]></Node>
<StgValue><ssdm name="select_ln1072_23"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:304 %p_Result_4_i255_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 408, i32 415

]]></Node>
<StgValue><ssdm name="p_Result_4_i255_i"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:305 %p_Result_6_i256_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 400, i32 407

]]></Node>
<StgValue><ssdm name="p_Result_6_i256_i"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:306 %p_Result_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i256_i, i8 %p_Result_4_i255_i

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:307 %zext_ln885_52 = zext i16 %p_Result_27

]]></Node>
<StgValue><ssdm name="zext_ln885_52"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:308 %trunc_ln885_33 = trunc i17 %cics_ip_sums_sum_V_25_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_33"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:309 %add_ln885_54 = add i17 %cics_ip_sums_sum_V_25_load, i17 %zext_ln885_52

]]></Node>
<StgValue><ssdm name="add_ln885_54"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:310 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_54, i32 16

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:311 %zext_ln1691_55 = zext i1 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln1691_55"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:312 %add_ln229_103 = add i16 %p_Result_27, i16 %zext_ln1691_55

]]></Node>
<StgValue><ssdm name="add_ln229_103"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:313 %add_ln229_74 = add i16 %add_ln229_103, i16 %trunc_ln885_33

]]></Node>
<StgValue><ssdm name="add_ln229_74"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:314 %zext_ln507_24 = zext i16 %add_ln229_74

]]></Node>
<StgValue><ssdm name="zext_ln507_24"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:315 %select_ln1072_24 = select i1 %icmp_ln1072_11, i17 %zext_ln507_24, i17 %cics_ip_sums_sum_V_25_load

]]></Node>
<StgValue><ssdm name="select_ln1072_24"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:316 %p_Result_4_i258_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 424, i32 431

]]></Node>
<StgValue><ssdm name="p_Result_4_i258_i"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:317 %p_Result_6_i259_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 416, i32 423

]]></Node>
<StgValue><ssdm name="p_Result_6_i259_i"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:318 %p_Result_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i259_i, i8 %p_Result_4_i258_i

]]></Node>
<StgValue><ssdm name="p_Result_28"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:319 %icmp_ln1072_12 = icmp_ugt  i4 %trunc_ln674, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln1072_12"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:320 %zext_ln885_53 = zext i16 %p_Result_28

]]></Node>
<StgValue><ssdm name="zext_ln885_53"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:321 %trunc_ln885_34 = trunc i17 %cics_ip_sums_sum_V_26_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_34"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:322 %add_ln885_55 = add i17 %cics_ip_sums_sum_V_26_load, i17 %zext_ln885_53

]]></Node>
<StgValue><ssdm name="add_ln885_55"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:323 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_55, i32 16

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:324 %zext_ln1691_56 = zext i1 %tmp_58

]]></Node>
<StgValue><ssdm name="zext_ln1691_56"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:325 %add_ln229_104 = add i16 %p_Result_28, i16 %zext_ln1691_56

]]></Node>
<StgValue><ssdm name="add_ln229_104"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:326 %add_ln229_75 = add i16 %add_ln229_104, i16 %trunc_ln885_34

]]></Node>
<StgValue><ssdm name="add_ln229_75"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:327 %zext_ln507_25 = zext i16 %add_ln229_75

]]></Node>
<StgValue><ssdm name="zext_ln507_25"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:328 %select_ln1072_25 = select i1 %icmp_ln1072_12, i17 %zext_ln507_25, i17 %cics_ip_sums_sum_V_26_load

]]></Node>
<StgValue><ssdm name="select_ln1072_25"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:329 %p_Result_4_i261_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 440, i32 447

]]></Node>
<StgValue><ssdm name="p_Result_4_i261_i"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:330 %p_Result_6_i262_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 432, i32 439

]]></Node>
<StgValue><ssdm name="p_Result_6_i262_i"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:331 %p_Result_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i262_i, i8 %p_Result_4_i261_i

]]></Node>
<StgValue><ssdm name="p_Result_29"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:332 %zext_ln885_54 = zext i16 %p_Result_29

]]></Node>
<StgValue><ssdm name="zext_ln885_54"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:333 %trunc_ln885_35 = trunc i17 %cics_ip_sums_sum_V_27_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_35"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:334 %add_ln885_56 = add i17 %cics_ip_sums_sum_V_27_load, i17 %zext_ln885_54

]]></Node>
<StgValue><ssdm name="add_ln885_56"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:335 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_56, i32 16

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:336 %zext_ln1691_57 = zext i1 %tmp_59

]]></Node>
<StgValue><ssdm name="zext_ln1691_57"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:337 %add_ln229_105 = add i16 %p_Result_29, i16 %zext_ln1691_57

]]></Node>
<StgValue><ssdm name="add_ln229_105"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:338 %add_ln229_76 = add i16 %add_ln229_105, i16 %trunc_ln885_35

]]></Node>
<StgValue><ssdm name="add_ln229_76"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:339 %zext_ln507_26 = zext i16 %add_ln229_76

]]></Node>
<StgValue><ssdm name="zext_ln507_26"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:340 %select_ln1072_26 = select i1 %icmp_ln1072_12, i17 %zext_ln507_26, i17 %cics_ip_sums_sum_V_27_load

]]></Node>
<StgValue><ssdm name="select_ln1072_26"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:341 %p_Result_4_i264_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 456, i32 463

]]></Node>
<StgValue><ssdm name="p_Result_4_i264_i"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:342 %p_Result_6_i265_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 448, i32 455

]]></Node>
<StgValue><ssdm name="p_Result_6_i265_i"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:343 %p_Result_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i265_i, i8 %p_Result_4_i264_i

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:344 %icmp_ln1072_13 = icmp_eq  i4 %trunc_ln674, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln1072_13"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:345 %zext_ln885_55 = zext i16 %p_Result_30

]]></Node>
<StgValue><ssdm name="zext_ln885_55"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:346 %trunc_ln885_36 = trunc i17 %cics_ip_sums_sum_V_28_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_36"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:347 %add_ln885_57 = add i17 %cics_ip_sums_sum_V_28_load, i17 %zext_ln885_55

]]></Node>
<StgValue><ssdm name="add_ln885_57"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:348 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_57, i32 16

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:349 %zext_ln1691_58 = zext i1 %tmp_60

]]></Node>
<StgValue><ssdm name="zext_ln1691_58"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:350 %add_ln229_106 = add i16 %p_Result_30, i16 %zext_ln1691_58

]]></Node>
<StgValue><ssdm name="add_ln229_106"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:351 %add_ln229_77 = add i16 %add_ln229_106, i16 %trunc_ln885_36

]]></Node>
<StgValue><ssdm name="add_ln229_77"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:352 %zext_ln507_27 = zext i16 %add_ln229_77

]]></Node>
<StgValue><ssdm name="zext_ln507_27"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:353 %select_ln1072_27 = select i1 %icmp_ln1072_13, i17 %zext_ln507_27, i17 %cics_ip_sums_sum_V_28_load

]]></Node>
<StgValue><ssdm name="select_ln1072_27"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:354 %p_Result_4_i267_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 472, i32 479

]]></Node>
<StgValue><ssdm name="p_Result_4_i267_i"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:355 %p_Result_6_i268_i = partselect i8 @_ssdm_op_PartSelect.i8.i577.i32.i32, i577 %dataStreamBuffer0_read, i32 464, i32 471

]]></Node>
<StgValue><ssdm name="p_Result_6_i268_i"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:356 %p_Result_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %p_Result_6_i268_i, i8 %p_Result_4_i267_i

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:357 %zext_ln885_56 = zext i16 %p_Result_31

]]></Node>
<StgValue><ssdm name="zext_ln885_56"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="17">
<![CDATA[
_ifconv:358 %trunc_ln885_37 = trunc i17 %cics_ip_sums_sum_V_29_load

]]></Node>
<StgValue><ssdm name="trunc_ln885_37"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ifconv:359 %add_ln885_58 = add i17 %cics_ip_sums_sum_V_29_load, i17 %zext_ln885_56

]]></Node>
<StgValue><ssdm name="add_ln885_58"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ifconv:360 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_58, i32 16

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="1">
<![CDATA[
_ifconv:361 %zext_ln1691_59 = zext i1 %tmp_61

]]></Node>
<StgValue><ssdm name="zext_ln1691_59"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:362 %add_ln229_107 = add i16 %p_Result_31, i16 %zext_ln1691_59

]]></Node>
<StgValue><ssdm name="add_ln229_107"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:363 %add_ln229_78 = add i16 %add_ln229_107, i16 %trunc_ln885_37

]]></Node>
<StgValue><ssdm name="add_ln229_78"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="17" op_0_bw="16">
<![CDATA[
_ifconv:364 %zext_ln507_28 = zext i16 %add_ln229_78

]]></Node>
<StgValue><ssdm name="zext_ln507_28"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
_ifconv:365 %select_ln1072_28 = select i1 %icmp_ln1072_13, i17 %zext_ln507_28, i17 %cics_ip_sums_sum_V_29_load

]]></Node>
<StgValue><ssdm name="select_ln1072_28"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:369 %br_ln512 = br void %._crit_edge1.i

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:0 %cics_firstWord_flag_0_i = phi i1 1, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_firstWord_flag_0_i"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:1 %cics_ip_sums_sum_V_0_flag_1_i = phi i1 %icmp_ln1072, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_flag_1_i"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:2 %cics_ip_sums_sum_V_0_new_1_i = phi i17 %select_ln1072, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_0_new_1_i"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:3 %cics_ip_sums_sum_V_1_new_0_i = phi i17 %select_ln1072_1, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_1_new_0_i"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:4 %cics_ip_sums_sum_V_2_flag_0_i = phi i1 %icmp_ln1072_1, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_flag_0_i"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:5 %cics_ip_sums_sum_V_2_new_0_i = phi i17 %select_ln1072_2, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_2_new_0_i"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:6 %cics_ip_sums_sum_V_3_new_0_i = phi i17 %select_ln1072_3, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_3_new_0_i"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:7 %cics_ip_sums_sum_V_4_flag_0_i = phi i1 %icmp_ln1072_2, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_flag_0_i"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:8 %cics_ip_sums_sum_V_4_new_0_i = phi i17 %select_ln1072_4, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_4_new_0_i"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:9 %cics_ip_sums_sum_V_6_flag_0_i = phi i1 %icmp_ln1072_3, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_flag_0_i"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:10 %cics_ip_sums_sum_V_6_new_0_i = phi i17 %select_ln1072_5, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_6_new_0_i"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:11 %cics_ip_sums_sum_V_7_new_0_i = phi i17 %select_ln1072_6, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_7_new_0_i"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:12 %cics_ip_sums_sum_V_8_flag_0_i = phi i1 %icmp_ln1072_4, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_flag_0_i"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:13 %cics_ip_sums_sum_V_8_new_0_i = phi i17 %select_ln1072_7, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_8_new_0_i"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:14 %cics_ip_sums_sum_V_9_new_0_i = phi i17 %select_ln1072_8, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_9_new_0_i"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:15 %cics_ip_sums_sum_V_10_flag_0_i = phi i1 %icmp_ln1072_5, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_flag_0_i"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:16 %cics_ip_sums_sum_V_10_new_0_i = phi i17 %select_ln1072_9, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_10_new_0_i"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:17 %cics_ip_sums_sum_V_11_new_0_i = phi i17 %select_ln1072_10, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_11_new_0_i"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:18 %cics_ip_sums_sum_V_12_flag_0_i = phi i1 %icmp_ln1072_6, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_flag_0_i"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:19 %cics_ip_sums_sum_V_12_new_0_i = phi i17 %select_ln1072_11, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_12_new_0_i"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:20 %cics_ip_sums_sum_V_13_new_0_i = phi i17 %select_ln1072_12, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_13_new_0_i"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:21 %cics_ip_sums_sum_V_14_flag_0_i = phi i1 %tmp_45, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_flag_0_i"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:22 %cics_ip_sums_sum_V_14_new_0_i = phi i17 %select_ln1072_13, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_14_new_0_i"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:23 %cics_ip_sums_sum_V_15_new_0_i = phi i17 %select_ln1072_14, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_15_new_0_i"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:24 %cics_ip_sums_sum_V_16_flag_0_i = phi i1 %icmp_ln1072_7, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_flag_0_i"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:25 %cics_ip_sums_sum_V_16_new_0_i = phi i17 %select_ln1072_15, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_16_new_0_i"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:26 %cics_ip_sums_sum_V_17_new_0_i = phi i17 %select_ln1072_16, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_17_new_0_i"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:27 %cics_ip_sums_sum_V_18_flag_0_i = phi i1 %icmp_ln1072_8, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_flag_0_i"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:28 %cics_ip_sums_sum_V_18_new_0_i = phi i17 %select_ln1072_17, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_18_new_0_i"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:29 %cics_ip_sums_sum_V_19_new_0_i = phi i17 %select_ln1072_18, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_19_new_0_i"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:30 %cics_ip_sums_sum_V_20_flag_0_i = phi i1 %icmp_ln1072_9, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_flag_0_i"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:31 %cics_ip_sums_sum_V_20_new_0_i = phi i17 %select_ln1072_19, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_20_new_0_i"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:32 %cics_ip_sums_sum_V_21_new_0_i = phi i17 %select_ln1072_20, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_21_new_0_i"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:33 %cics_ip_sums_sum_V_22_flag_0_i = phi i1 %icmp_ln1072_10, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_flag_0_i"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:34 %cics_ip_sums_sum_V_22_new_0_i = phi i17 %select_ln1072_21, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_22_new_0_i"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:35 %cics_ip_sums_sum_V_23_new_0_i = phi i17 %select_ln1072_22, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_23_new_0_i"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:36 %cics_ip_sums_sum_V_24_flag_0_i = phi i1 %icmp_ln1072_11, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_flag_0_i"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:37 %cics_ip_sums_sum_V_24_new_0_i = phi i17 %select_ln1072_23, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_24_new_0_i"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:38 %cics_ip_sums_sum_V_25_new_0_i = phi i17 %select_ln1072_24, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_25_new_0_i"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:39 %cics_ip_sums_sum_V_26_flag_0_i = phi i1 %icmp_ln1072_12, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_flag_0_i"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:40 %cics_ip_sums_sum_V_26_new_0_i = phi i17 %select_ln1072_25, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_26_new_0_i"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:41 %cics_ip_sums_sum_V_27_new_0_i = phi i17 %select_ln1072_26, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_27_new_0_i"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge1.i:42 %cics_ip_sums_sum_V_28_flag_0_i = phi i1 %icmp_ln1072_13, void %_ifconv, i1 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_flag_0_i"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:43 %cics_ip_sums_sum_V_28_new_0_i = phi i17 %select_ln1072_27, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_28_new_0_i"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
._crit_edge1.i:44 %cics_ip_sums_sum_V_29_new_0_i = phi i17 %select_ln1072_28, void %_ifconv, i17 0, void

]]></Node>
<StgValue><ssdm name="cics_ip_sums_sum_V_29_new_0_i"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:45 %or_ln514 = or i1 %tmp_last_V, i1 %cics_firstWord_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:46 %or_ln514_1 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_0_flag_1_i

]]></Node>
<StgValue><ssdm name="or_ln514_1"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:47 %select_ln514 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_0_new_1_i

]]></Node>
<StgValue><ssdm name="select_ln514"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:48 %select_ln514_1 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_1_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_1"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:49 %or_ln514_2 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_2_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_2"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:50 %select_ln514_2 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_2_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_2"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:51 %select_ln514_3 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_3_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_3"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:52 %or_ln514_3 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_4_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_3"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:53 %select_ln514_4 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_4_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_4"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:54 %or_ln514_4 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_6_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_4"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:55 %select_ln514_5 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_6_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_5"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:56 %select_ln514_6 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_7_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_6"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:57 %or_ln514_5 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_8_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_5"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:58 %select_ln514_7 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_8_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_7"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:59 %select_ln514_8 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_9_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_8"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:60 %or_ln514_6 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_10_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_6"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:61 %select_ln514_9 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_10_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_9"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:62 %select_ln514_10 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_11_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_10"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:63 %or_ln514_7 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_12_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_7"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:64 %select_ln514_11 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_12_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_11"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:65 %select_ln514_12 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_13_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_12"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:66 %or_ln514_8 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_14_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_8"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:67 %select_ln514_13 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_14_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_13"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:68 %select_ln514_14 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_15_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_14"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:69 %or_ln514_9 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_16_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_9"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:70 %select_ln514_15 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_16_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_15"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:71 %select_ln514_16 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_17_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_16"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:72 %or_ln514_10 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_18_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_10"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:73 %select_ln514_17 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_18_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_17"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:74 %select_ln514_18 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_19_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_18"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:75 %or_ln514_11 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_20_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_11"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:76 %select_ln514_19 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_20_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_19"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:77 %select_ln514_20 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_21_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_20"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:78 %or_ln514_12 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_22_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_12"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:79 %select_ln514_21 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_22_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_21"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:80 %select_ln514_22 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_23_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_22"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:81 %or_ln514_13 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_24_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_13"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:82 %select_ln514_23 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_24_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_23"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:83 %select_ln514_24 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_25_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_24"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:84 %or_ln514_14 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_26_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_14"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:85 %select_ln514_25 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_26_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_25"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:86 %select_ln514_26 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_27_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_26"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1.i:87 %or_ln514_15 = or i1 %tmp_last_V, i1 %cics_ip_sums_sum_V_28_flag_0_i

]]></Node>
<StgValue><ssdm name="or_ln514_15"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:88 %select_ln514_27 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_28_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_27"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
._crit_edge1.i:89 %select_ln514_28 = select i1 %tmp_last_V, i17 0, i17 %cics_ip_sums_sum_V_29_new_0_i

]]></Node>
<StgValue><ssdm name="select_ln514_28"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1.i:90 %br_ln514 = br i1 %or_ln514_15, void %._crit_edge4.new183.i, void %mergeST184.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST184.i:0 %store_ln519 = store i17 %select_ln514_28, i17 %cics_ip_sums_sum_V_29

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST184.i:1 %store_ln519 = store i17 %select_ln514_27, i17 %cics_ip_sums_sum_V_28

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
mergeST184.i:2 %br_ln0 = br void %._crit_edge4.new183.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new183.i:0 %br_ln514 = br i1 %or_ln514_14, void %._crit_edge4.new179.i, void %mergeST180.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST180.i:0 %store_ln519 = store i17 %select_ln514_26, i17 %cics_ip_sums_sum_V_27

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST180.i:1 %store_ln519 = store i17 %select_ln514_25, i17 %cics_ip_sums_sum_V_26

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0">
<![CDATA[
mergeST180.i:2 %br_ln0 = br void %._crit_edge4.new179.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new179.i:0 %br_ln514 = br i1 %or_ln514_13, void %._crit_edge4.new175.i, void %mergeST176.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST176.i:0 %store_ln519 = store i17 %select_ln514_24, i17 %cics_ip_sums_sum_V_25

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST176.i:1 %store_ln519 = store i17 %select_ln514_23, i17 %cics_ip_sums_sum_V_24

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
mergeST176.i:2 %br_ln0 = br void %._crit_edge4.new175.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new175.i:0 %br_ln514 = br i1 %or_ln514_12, void %._crit_edge4.new171.i, void %mergeST172.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST172.i:0 %store_ln519 = store i17 %select_ln514_22, i17 %cics_ip_sums_sum_V_23

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST172.i:1 %store_ln519 = store i17 %select_ln514_21, i17 %cics_ip_sums_sum_V_22

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
mergeST172.i:2 %br_ln0 = br void %._crit_edge4.new171.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new171.i:0 %br_ln514 = br i1 %or_ln514_11, void %._crit_edge4.new167.i, void %mergeST168.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST168.i:0 %store_ln519 = store i17 %select_ln514_20, i17 %cics_ip_sums_sum_V_21

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST168.i:1 %store_ln519 = store i17 %select_ln514_19, i17 %cics_ip_sums_sum_V_20

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
mergeST168.i:2 %br_ln0 = br void %._crit_edge4.new167.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new167.i:0 %br_ln514 = br i1 %or_ln514_10, void %._crit_edge4.new163.i, void %mergeST164.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST164.i:0 %store_ln519 = store i17 %select_ln514_18, i17 %cics_ip_sums_sum_V_19

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST164.i:1 %store_ln519 = store i17 %select_ln514_17, i17 %cics_ip_sums_sum_V_18

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
mergeST164.i:2 %br_ln0 = br void %._crit_edge4.new163.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new163.i:0 %br_ln514 = br i1 %or_ln514_9, void %._crit_edge4.new159.i, void %mergeST160.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST160.i:0 %store_ln519 = store i17 %select_ln514_16, i17 %cics_ip_sums_sum_V_17

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST160.i:1 %store_ln519 = store i17 %select_ln514_15, i17 %cics_ip_sums_sum_V_16

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0">
<![CDATA[
mergeST160.i:2 %br_ln0 = br void %._crit_edge4.new159.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new159.i:0 %br_ln514 = br i1 %or_ln514_8, void %._crit_edge4.new155.i, void %mergeST156.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST156.i:0 %store_ln519 = store i17 %select_ln514_14, i17 %cics_ip_sums_sum_V_15

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST156.i:1 %store_ln519 = store i17 %select_ln514_13, i17 %cics_ip_sums_sum_V_14

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
mergeST156.i:2 %br_ln0 = br void %._crit_edge4.new155.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new155.i:0 %br_ln514 = br i1 %or_ln514_7, void %._crit_edge4.new151.i, void %mergeST152.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST152.i:0 %store_ln519 = store i17 %select_ln514_12, i17 %cics_ip_sums_sum_V_13

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST152.i:1 %store_ln519 = store i17 %select_ln514_11, i17 %cics_ip_sums_sum_V_12

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
mergeST152.i:2 %br_ln0 = br void %._crit_edge4.new151.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new151.i:0 %br_ln514 = br i1 %or_ln514_6, void %._crit_edge4.new147.i, void %mergeST148.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST148.i:0 %store_ln519 = store i17 %select_ln514_10, i17 %cics_ip_sums_sum_V_11

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST148.i:1 %store_ln519 = store i17 %select_ln514_9, i17 %cics_ip_sums_sum_V_10

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0">
<![CDATA[
mergeST148.i:2 %br_ln0 = br void %._crit_edge4.new147.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new147.i:0 %br_ln514 = br i1 %or_ln514_5, void %._crit_edge4.new143.i, void %mergeST144.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST144.i:0 %store_ln519 = store i17 %select_ln514_8, i17 %cics_ip_sums_sum_V_9

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST144.i:1 %store_ln519 = store i17 %select_ln514_7, i17 %cics_ip_sums_sum_V_8

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0">
<![CDATA[
mergeST144.i:2 %br_ln0 = br void %._crit_edge4.new143.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new143.i:0 %br_ln514 = br i1 %or_ln514_4, void %._crit_edge4.new139.i, void %mergeST140.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST140.i:0 %store_ln519 = store i17 %select_ln514_6, i17 %cics_ip_sums_sum_V_7

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST140.i:1 %store_ln519 = store i17 %select_ln514_5, i17 %cics_ip_sums_sum_V_6

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
mergeST140.i:2 %br_ln0 = br void %._crit_edge4.new139.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new139.i:0 %br_ln514 = br i1 %or_ln514_3, void %._crit_edge4.new137.i, void %mergeST136.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST136.i:0 %store_ln519 = store i17 %select_ln514_4, i17 %cics_ip_sums_sum_V_4

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
mergeST136.i:1 %br_ln0 = br void %._crit_edge4.new137.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new137.i:0 %br_ln514 = br i1 %or_ln514_2, void %._crit_edge4.new133.i, void %mergeST134.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST134.i:0 %store_ln519 = store i17 %select_ln514_3, i17 %cics_ip_sums_sum_V_3

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST134.i:1 %store_ln519 = store i17 %select_ln514_2, i17 %cics_ip_sums_sum_V_2

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
mergeST134.i:2 %br_ln0 = br void %._crit_edge4.new133.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new133.i:0 %br_ln514 = br i1 %or_ln514_1, void %._crit_edge4.new129.i, void %mergeST130.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST130.i:0 %store_ln519 = store i17 %select_ln514_1, i17 %cics_ip_sums_sum_V_1

]]></Node>
<StgValue><ssdm name="store_ln519"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
mergeST130.i:1 %store_ln506 = store i17 %select_ln514, i17 %cics_ip_sums_sum_V_0

]]></Node>
<StgValue><ssdm name="store_ln506"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0">
<![CDATA[
mergeST130.i:2 %br_ln0 = br void %._crit_edge4.new129.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.new129.i:0 %br_ln514 = br i1 %or_ln514, void %._crit_edge4.new.i, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln514"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln521 = store i1 %tmp_last_V, i1 %cics_firstWord

]]></Node>
<StgValue><ssdm name="store_ln521"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="or_ln514" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %._crit_edge4.new.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1009" op_0_bw="1009" op_1_bw="64" op_2_bw="17" op_3_bw="15" op_4_bw="17" op_5_bw="15" op_6_bw="17" op_7_bw="15" op_8_bw="17" op_9_bw="15" op_10_bw="17" op_11_bw="15" op_12_bw="17" op_13_bw="15" op_14_bw="17" op_15_bw="15" op_16_bw="17" op_17_bw="15" op_18_bw="17" op_19_bw="15" op_20_bw="17" op_21_bw="15" op_22_bw="17" op_23_bw="15" op_24_bw="17" op_25_bw="15" op_26_bw="17" op_27_bw="15" op_28_bw="17" op_29_bw="15" op_30_bw="17" op_31_bw="15" op_32_bw="17" op_33_bw="15" op_34_bw="17" op_35_bw="15" op_36_bw="17" op_37_bw="15" op_38_bw="17" op_39_bw="15" op_40_bw="17" op_41_bw="15" op_42_bw="17" op_43_bw="15" op_44_bw="17" op_45_bw="15" op_46_bw="17" op_47_bw="15" op_48_bw="17" op_49_bw="47" op_50_bw="17" op_51_bw="15" op_52_bw="17" op_53_bw="15" op_54_bw="17" op_55_bw="15" op_56_bw="17" op_57_bw="15" op_58_bw="17">
<![CDATA[
_ifconv:366 %tmp_22_i = bitconcatenate i1009 @_ssdm_op_BitConcatenate.i1009.i64.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i15.i17.i47.i17.i15.i17.i15.i17.i15.i17.i15.i17, i64 0, i17 %select_ln1072_28, i15 0, i17 %select_ln1072_27, i15 0, i17 %select_ln1072_26, i15 0, i17 %select_ln1072_25, i15 0, i17 %select_ln1072_24, i15 0, i17 %select_ln1072_23, i15 0, i17 %select_ln1072_22, i15 0, i17 %select_ln1072_21, i15 0, i17 %select_ln1072_20, i15 0, i17 %select_ln1072_19, i15 0, i17 %select_ln1072_18, i15 0, i17 %select_ln1072_17, i15 0, i17 %select_ln1072_16, i15 0, i17 %select_ln1072_15, i15 0, i17 %select_ln1072_14, i15 0, i17 %select_ln1072_13, i15 0, i17 %select_ln1072_12, i15 0, i17 %select_ln1072_11, i15 0, i17 %select_ln1072_10, i15 0, i17 %select_ln1072_9, i15 0, i17 %select_ln1072_8, i15 0, i17 %select_ln1072_7, i15 0, i17 %select_ln1072_6, i15 0, i17 %select_ln1072_5, i47 0, i17 %select_ln1072_4, i15 0, i17 %select_ln1072_3, i15 0, i17 %select_ln1072_2, i15 0, i17 %select_ln1072_1, i15 0, i17 %select_ln1072

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1024" op_0_bw="1009">
<![CDATA[
_ifconv:367 %zext_ln173 = zext i1009 %tmp_22_i

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
<literal name="cics_firstWord_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
_ifconv:368 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %subSumFifo, i1024 %zext_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0">
<![CDATA[
mac_compute_ipv4_checksum.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
