Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_3z24bki.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_6tlrwfy.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_r2wmb7q.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_burst_adapter_161/synth/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_eznt4gi.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_glc2kaq.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_54j6pka.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_cwpupmi.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_p6phnay.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_23evfkq.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_pvtvnwi.sv Line: 49
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv Line: 48
Info (10281): Verilog HDL Declaration information at ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/fpga/workspace/firework/a10-soc-devkit-ghrd/ghrd_10as066n2/altera_merlin_router_161/synth/ghrd_10as066n2_altera_merlin_router_161_vr26f3y.sv Line: 49
