--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml SOCMF.twx SOCMF.ncd -o SOCMF.twr SOCMF.pcf -ucf
SOC-Sword.ucf

Design file:              SOCMF.ncd
Physical constraint file: SOCMF.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.08 2012-12-17)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_50M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.806ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_28 (SLICE_X52Y67.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.618ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (0.983 - 1.136)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO16 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y52.A2      net (fanout=1)        0.674   ram_data_out<16>
    SLICE_X58Y52.A       Tilo                  0.043   Addr_out<15>
                                                       U4/Mmux_Cpu_data4bus81
    SLICE_X58Y52.C1      net (fanout=5)        0.370   Data_in<16>
    SLICE_X58Y52.CMUX    Tilo                  0.239   Addr_out<15>
                                                       U5/MUX1_DispData/Mmux_o_37
                                                       U5/MUX1_DispData/Mmux_o_2_f7_6
    SLICE_X54Y63.C1      net (fanout=15)       1.015   Disp_num<16>
    SLICE_X54Y63.C       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X55Y63.D2      net (fanout=2)        0.359   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X55Y63.D       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X55Y63.C5      net (fanout=1)        0.150   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X55Y63.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X52Y67.D2      net (fanout=1)        0.628   U6/XLXN_390<28>
    SLICE_X52Y67.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X52Y67.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X52Y67.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.618ns (2.263ns logic, 3.355ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.491ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (0.983 - 1.136)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO18 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y52.D4      net (fanout=1)        0.676   ram_data_out<18>
    SLICE_X54Y52.D       Tilo                  0.043   U10/counter0_Lock<11>
                                                       U4/Mmux_Cpu_data4bus101
    SLICE_X50Y51.C2      net (fanout=3)        0.539   Data_in<18>
    SLICE_X50Y51.CMUX    Tilo                  0.239   U1/U11/IorD
                                                       U5/MUX1_DispData/Mmux_o_39
                                                       U5/MUX1_DispData/Mmux_o_2_f7_8
    SLICE_X54Y63.C5      net (fanout=15)       0.717   Disp_num<18>
    SLICE_X54Y63.C       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X55Y63.D2      net (fanout=2)        0.359   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X55Y63.D       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X55Y63.C5      net (fanout=1)        0.150   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X55Y63.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X52Y67.D2      net (fanout=1)        0.628   U6/XLXN_390<28>
    SLICE_X52Y67.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X52Y67.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X52Y67.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.491ns (2.263ns logic, 3.228ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.439ns (Levels of Logic = 7)
  Clock Path Skew:      -0.153ns (0.983 - 1.136)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO17 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y52.C3      net (fanout=1)        0.675   ram_data_out<17>
    SLICE_X54Y52.C       Tilo                  0.043   U10/counter0_Lock<11>
                                                       U4/Mmux_Cpu_data4bus91
    SLICE_X55Y52.C2      net (fanout=5)        0.363   Data_in<17>
    SLICE_X55Y52.CMUX    Tilo                  0.244   U1/U11/MemWrite
                                                       U5/MUX1_DispData/Mmux_o_38
                                                       U5/MUX1_DispData/Mmux_o_2_f7_7
    SLICE_X54Y63.C4      net (fanout=14)       0.837   Disp_num<17>
    SLICE_X54Y63.C       Tilo                  0.043   U6/XLXN_390<31>
                                                       U6/SM1/HTS3/MSEG/XLXI_5
    SLICE_X55Y63.D2      net (fanout=2)        0.359   U6/SM1/HTS3/MSEG/XLXN_119
    SLICE_X55Y63.D       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_29
    SLICE_X55Y63.C5      net (fanout=1)        0.150   U6/SM1/HTS3/MSEG/XLXN_211
    SLICE_X55Y63.C       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_211
                                                       U6/SM1/HTS3/MSEG/XLXI_50
    SLICE_X52Y67.D2      net (fanout=1)        0.628   U6/XLXN_390<28>
    SLICE_X52Y67.D       Tilo                  0.043   U6/M2/buffer<28>
                                                       U6/M2/mux8411
    SLICE_X52Y67.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<28>
    SLICE_X52Y67.CLK     Tas                   0.009   U6/M2/buffer<28>
                                                       U6/M2/buffer_28_rstpot
                                                       U6/M2/buffer_28
    -------------------------------------------------  ---------------------------
    Total                                      5.439ns (2.268ns logic, 3.171ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X54Y66.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.602ns (Levels of Logic = 7)
  Clock Path Skew:      -0.154ns (0.982 - 1.136)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO5  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X55Y49.A1      net (fanout=1)        0.792   ram_data_out<5>
    SLICE_X55Y49.A       Tilo                  0.043   N11
                                                       U4/Mmux_Cpu_data4bus281
    SLICE_X55Y47.C1      net (fanout=3)        0.451   Data_in<5>
    SLICE_X55Y47.CMUX    Tilo                  0.244   U1/U11/MemtoReg<1>
                                                       U5/MUX1_DispData/Mmux_o_327
                                                       U5/MUX1_DispData/Mmux_o_2_f7_26
    SLICE_X54Y60.A5      net (fanout=14)       0.550   Disp_num<5>
    SLICE_X54Y60.A       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X54Y61.B4      net (fanout=2)        0.518   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X54Y61.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X54Y61.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X54Y61.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X54Y66.D1      net (fanout=1)        0.647   U6/XLXN_390<52>
    SLICE_X54Y66.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X54Y66.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X54Y66.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.602ns (2.236ns logic, 3.366ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.524ns (Levels of Logic = 7)
  Clock Path Skew:      -0.154ns (0.982 - 1.136)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO6  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y48.A6      net (fanout=1)        0.521   ram_data_out<6>
    SLICE_X54Y48.A       Tilo                  0.043   U1/U12/mdr/Q<19>
                                                       U4/Mmux_Cpu_data4bus291
    SLICE_X54Y47.C6      net (fanout=3)        0.192   Data_in<6>
    SLICE_X54Y47.CMUX    Tilo                  0.239   Addr_out<5>
                                                       U5/MUX1_DispData/Mmux_o_328
                                                       U5/MUX1_DispData/Mmux_o_2_f7_27
    SLICE_X54Y60.A2      net (fanout=15)       1.007   Disp_num<6>
    SLICE_X54Y60.A       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X54Y61.B4      net (fanout=2)        0.518   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X54Y61.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X54Y61.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X54Y61.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X54Y66.D1      net (fanout=1)        0.647   U6/XLXN_390<52>
    SLICE_X54Y66.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X54Y66.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X54Y66.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.524ns (2.231ns logic, 3.293ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.488ns (Levels of Logic = 7)
  Clock Path Skew:      -0.154ns (0.982 - 1.136)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO7  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X54Y53.D2      net (fanout=1)        0.687   ram_data_out<7>
    SLICE_X54Y53.D       Tilo                  0.043   U10/counter_Ctrl<2>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X55Y48.C5      net (fanout=3)        0.381   Data_in<7>
    SLICE_X55Y48.CMUX    Tilo                  0.244   U1/U11/RegDst<1>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X54Y60.A6      net (fanout=15)       0.611   Disp_num<7>
    SLICE_X54Y60.A       Tilo                  0.043   U6/XLXN_390<55>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X54Y61.B4      net (fanout=2)        0.518   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X54Y61.B       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X54Y61.A4      net (fanout=1)        0.244   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X54Y61.A       Tilo                  0.043   U6/SM1/HTS3/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X54Y66.D1      net (fanout=1)        0.647   U6/XLXN_390<52>
    SLICE_X54Y66.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X54Y66.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X54Y66.CLK     Tas                  -0.023   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (2.236ns logic, 3.252ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_36 (SLICE_X56Y64.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.542 - 0.624)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO13 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y53.A1      net (fanout=1)        0.574   ram_data_out<13>
    SLICE_X61Y53.A       Tilo                  0.043   Data_in<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X58Y50.C1      net (fanout=3)        0.635   Data_in<13>
    SLICE_X58Y50.CMUX    Tilo                  0.239   ram_data_in<12>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X61Y61.A2      net (fanout=14)       0.925   Disp_num<13>
    SLICE_X61Y61.A       Tilo                  0.043   U6/XLXN_390<39>
                                                       U6/SM1/HTS4/MSEG/XLXI_5
    SLICE_X59Y61.B4      net (fanout=2)        0.333   U6/SM1/HTS4/MSEG/XLXN_119
    SLICE_X59Y61.B       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X59Y61.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X59Y61.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X56Y64.D1      net (fanout=1)        0.544   U6/XLXN_390<36>
    SLICE_X56Y64.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X56Y64.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X56Y64.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.263ns logic, 3.402ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.542 - 0.624)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO13 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y53.A1      net (fanout=1)        0.574   ram_data_out<13>
    SLICE_X61Y53.A       Tilo                  0.043   Data_in<13>
                                                       U4/Mmux_Cpu_data4bus51
    SLICE_X58Y50.C1      net (fanout=3)        0.635   Data_in<13>
    SLICE_X58Y50.CMUX    Tilo                  0.239   ram_data_in<12>
                                                       U5/MUX1_DispData/Mmux_o_34
                                                       U5/MUX1_DispData/Mmux_o_2_f7_3
    SLICE_X59Y60.D1      net (fanout=14)       0.744   Disp_num<13>
    SLICE_X59Y60.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X59Y61.B2      net (fanout=2)        0.436   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X59Y61.B       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X59Y61.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X59Y61.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X56Y64.D1      net (fanout=1)        0.544   U6/XLXN_390<36>
    SLICE_X56Y64.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X56Y64.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X56Y64.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (2.263ns logic, 3.324ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.435ns (Levels of Logic = 7)
  Clock Path Skew:      -0.082ns (0.542 - 0.624)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO14 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y52.A2      net (fanout=1)        0.616   ram_data_out<14>
    SLICE_X63Y52.A       Tilo                  0.043   Data_in<14>
                                                       U4/Mmux_Cpu_data4bus61
    SLICE_X61Y50.C4      net (fanout=3)        0.539   Data_in<14>
    SLICE_X61Y50.CMUX    Tilo                  0.244   Addr_out<13>
                                                       U5/MUX1_DispData/Mmux_o_35
                                                       U5/MUX1_DispData/Mmux_o_2_f7_4
    SLICE_X59Y60.D3      net (fanout=15)       0.641   Disp_num<14>
    SLICE_X59Y60.D       Tilo                  0.043   U6/SM1/HTS4/MSEG/XLXN_26
                                                       U6/SM1/HTS4/MSEG/XLXI_6
    SLICE_X59Y61.B2      net (fanout=2)        0.436   U6/SM1/HTS4/MSEG/XLXN_26
    SLICE_X59Y61.B       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS4/MSEG/XLXI_29
    SLICE_X59Y61.A4      net (fanout=1)        0.232   U6/SM1/HTS4/MSEG/XLXN_211
    SLICE_X59Y61.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS4/MSEG/XLXI_50
    SLICE_X56Y64.D1      net (fanout=1)        0.544   U6/XLXN_390<36>
    SLICE_X56Y64.D       Tilo                  0.043   U6/M2/buffer<36>
                                                       U6/M2/mux9311
    SLICE_X56Y64.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<36>
    SLICE_X56Y64.CLK     Tas                   0.009   U6/M2/buffer<36>
                                                       U6/M2/buffer_36_rstpot
                                                       U6/M2/buffer_36
    -------------------------------------------------  ---------------------------
    Total                                      5.435ns (2.268ns logic, 3.167ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_50M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X31Y68.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.070 - 0.057)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y69.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X31Y68.A6      net (fanout=4)        0.120   U6/M2/shift_count<5>
    SLICE_X31Y68.CLK     Tah         (-Th)     0.032   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.188ns (0.068ns logic, 0.120ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X29Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.180ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_1 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.069 - 0.057)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_1 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y69.DQ      Tcko                  0.100   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_1
    SLICE_X29Y69.A6      net (fanout=5)        0.124   U6/M2/shift_count<1>
    SLICE_X29Y69.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.068ns logic, 0.124ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_0 (SLICE_X30Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.187ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/s_clk (FF)
  Destination:          U6/M2/shift_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.069 - 0.056)
  Source Clock:         clk_50mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/s_clk to U6/M2/shift_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y70.CQ      Tcko                  0.100   seg_clk_OBUF
                                                       U6/M2/s_clk
    SLICE_X30Y69.A6      net (fanout=7)        0.132   seg_clk_OBUF
    SLICE_X30Y69.CLK     Tah         (-Th)     0.032   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_0_rstpot
                                                       U6/M2/shift_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.200ns (0.068ns logic, 0.132ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    5.806|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2168 connections

Design statistics:
   Minimum period:   5.806ns{1}   (Maximum frequency: 172.236MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 21 17:26:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5120 MB



