INFO: [VRFC 10-163] Analyzing VHDL file "E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/8.traffic_lights/traffic/traffic.srcs/sources_1/new/tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tlc'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/8.traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_tlc'
ERROR: [VRFC 10-3353] formal port 'sig_s' has no actual or default value [E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/8.traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd:38]
ERROR: [VRFC 10-3782] unit 'testbench' ignored due to previous errors [E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/8.traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd:25]
INFO: [VRFC 10-3070] VHDL file 'E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/8.traffic_lights/traffic/traffic.srcs/sim_1/new/tb_tlc.vhd' ignored due to errors
