
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002710                       # Number of seconds simulated
sim_ticks                                  2709577000                       # Number of ticks simulated
final_tick                                 2709577000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164371                       # Simulator instruction rate (inst/s)
host_op_rate                                   330207                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36243538                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449892                       # Number of bytes of host memory used
host_seconds                                    74.76                       # Real time elapsed on the host
sim_insts                                    12288429                       # Number of instructions simulated
sim_ops                                      24686367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         285696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             373056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  3                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          32241195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         105439336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137680531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     32241195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         32241195                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          70860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                70860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          70860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         32241195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        105439336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137751391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4464.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002964846500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           51                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           51                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12356                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                771                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5830                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        854                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5830                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 370112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   52544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  373120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                54656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2709575000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5830                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    412.988235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   251.474257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.284179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          265     25.98%     25.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          219     21.47%     47.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          114     11.18%     58.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           69      6.76%     65.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           40      3.92%     69.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      3.33%     72.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           66      6.47%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.25%     81.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          190     18.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1020                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           51                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.313725                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.491898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    310.545874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             41     80.39%     80.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      9.80%     90.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.96%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      1.96%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      1.96%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      1.96%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      1.96%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            51                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           51                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.412548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     94.12%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.96%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      3.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            51                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       285696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        52544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 31154678.387069273740                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 105439336.103015348315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 19391956.751921057701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4464                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54710500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140902500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57763229500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40051.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31564.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  67638442.04                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     87181750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               195613000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28915000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15075.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33825.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       136.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        19.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4954                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     616                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.16                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     405382.26                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4619580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2428800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24254580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2349000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             50113260                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1744800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       182315640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        20698560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        517253940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              850032240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            313.714000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2594962250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2191000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2141419500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     53905750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      93495250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    399845500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2763180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1442100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17028900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1936620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         41795520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             47636040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2324640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       164835450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25159680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        525159480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              830081610                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            306.350995                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2599025750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3543500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2172055500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     65513750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      89327750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    361456500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  568320                       # Number of BP lookups
system.cpu.branchPred.condPredicted            568320                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             18265                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               459590                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   92098                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                505                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          459590                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             294717                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           164873                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4088                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5193303                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      499208                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1368                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           153                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1129324                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           174                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5419155                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1177343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12701233                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      568320                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             386815                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4140258                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36724                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           314                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          176                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1129257                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2867                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5336523                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.784841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.602228                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1595173     29.89%     29.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    38884      0.73%     30.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   349415      6.55%     37.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85339      1.60%     38.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   289034      5.42%     44.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    94271      1.77%     45.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    34031      0.64%     46.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    94000      1.76%     48.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2756376     51.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5336523                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.104872                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.343766                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1276949                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                342523                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3679607                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 19082                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  18362                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25380202                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  18362                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1288597                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  138351                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4587                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3685170                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                201456                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25341956                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2554                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10890                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    172                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 184867                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            28003488                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              53312117                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19255100                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          24908071                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              27263853                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   739635                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            104                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     97737                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5166607                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              504276                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148767                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            44316                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25159341                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 222                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  24989644                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             53798                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          473195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       895748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            158                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5336523                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.682758                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.497172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              406376      7.61%      7.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              261131      4.89%     12.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              589933     11.05%     23.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              435506      8.16%     31.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              783786     14.69%     46.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              573276     10.74%     57.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              660584     12.38%     69.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              730347     13.69%     83.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              895584     16.78%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5336523                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   31053      2.29%      2.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 69890      5.16%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%      7.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 10003      0.74%      8.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%      8.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            610008     45.08%     53.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           369995     27.34%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1318      0.10%     80.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   783      0.06%     80.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            260037     19.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               65      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             15299      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7566457     30.28%     30.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40066      0.16%     30.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1591      0.01%     30.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282465     17.14%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  729      0.00%     47.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81602      0.33%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1768      0.01%     47.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960941     11.85%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                744      0.00%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     59.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310002      9.24%     69.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30038      0.12%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      8.32%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               853919      3.42%     80.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              349586      1.40%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263645     17.06%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150728      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24989644                       # Type of FU issued
system.cpu.iq.rate                           4.611354                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1353177                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.054150                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17776207                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6603262                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6176984                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            38946579                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           19029580                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     18690910                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6214340                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                20113182                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           427832                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       173492                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9706                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10005                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           470                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  18362                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96248                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5406                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25159563                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               289                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5166607                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               504276                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                141                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    659                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4352                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12753                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7844                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                20597                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              24931240                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5073195                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             58404                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5572394                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   524157                       # Number of branches executed
system.cpu.iew.exec_stores                     499199                       # Number of stores executed
system.cpu.iew.exec_rate                     4.600577                       # Inst execution rate
system.cpu.iew.wb_sent                       24872873                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      24867894                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  14536590                       # num instructions producing a value
system.cpu.iew.wb_consumers                  22437507                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.588888                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.647870                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          473201                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             18300                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5269894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.684414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.830556                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       532557     10.11%     10.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       596643     11.32%     21.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       301442      5.72%     27.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       344409      6.54%     33.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       662195     12.57%     46.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       490380      9.31%     55.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       490059      9.30%     64.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       405093      7.69%     72.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1447116     27.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5269894                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12288429                       # Number of instructions committed
system.cpu.commit.committedOps               24686367                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487685                       # Number of memory references committed
system.cpu.commit.loads                       4993115                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     510547                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   18685366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10311057                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12144      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7401505     29.98%     30.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40051      0.16%     30.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     30.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     17.34%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80746      0.33%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     47.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.99%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      9.36%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      8.43%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821877      3.33%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344088      1.39%     82.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.90%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          24686367                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1447116                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     28982346                       # The number of ROB reads
system.cpu.rob.rob_writes                    50386168                       # The number of ROB writes
system.cpu.timesIdled                             771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12288429                       # Number of Instructions Simulated
system.cpu.committedOps                      24686367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.440997                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.440997                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.267591                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.267591                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18699368                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5338033                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  24714640                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 18539691                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2176358                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3600307                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6608506                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3726.453627                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 100                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.263158                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3726.453627                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.454889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.454889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4435                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.542603                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10501098                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10501098                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4740544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4740544                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492173                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5232717                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5232717                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5232717                       # number of overall hits
system.cpu.dcache.overall_hits::total         5232717                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13200                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13200                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15600                       # number of overall misses
system.cpu.dcache.overall_misses::total         15600                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    688081000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    688081000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    150406999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    150406999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    838487999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    838487999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    838487999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    838487999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4753744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4753744                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5248317                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5248317                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5248317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5248317                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002777                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004853                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002972                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52127.348485                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52127.348485                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62669.582917                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62669.582917                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53749.230705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53749.230705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53749.230705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53749.230705                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11739                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               180                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.216667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.dcache.writebacks::total                 3                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11134                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11134                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11136                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2066                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2066                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2398                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2398                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4464                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    134089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    134089000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    147906999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    147906999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    281995999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    281995999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    281995999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    281995999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000851                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64902.710552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64902.710552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61679.315680                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61679.315680                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63171.146729                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63171.146729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63171.146729                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63171.146729                       # average overall mshr miss latency
system.cpu.dcache.replacements                     19                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.219313                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              187790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               854                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            219.894614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.219313                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984803                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          403                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2259879                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2259879                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1127425                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1127425                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1127425                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1127425                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1127425                       # number of overall hits
system.cpu.icache.overall_hits::total         1127425                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1832                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1832                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1832                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1832                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1832                       # number of overall misses
system.cpu.icache.overall_misses::total          1832                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    124106499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    124106499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    124106499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    124106499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    124106499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    124106499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1129257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1129257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1129257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1129257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1129257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1129257                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001622                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001622                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001622                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001622                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001622                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001622                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67743.722162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67743.722162                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67743.722162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67743.722162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67743.722162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67743.722162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2059                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   187.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          854                       # number of writebacks
system.cpu.icache.writebacks::total               854                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          466                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          466                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1366                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1366                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     98421499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     98421499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     98421499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     98421499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     98421499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     98421499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001210                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72050.877745                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72050.877745                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72050.877745                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72050.877745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72050.877745                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72050.877745                       # average overall mshr miss latency
system.cpu.icache.replacements                    854                       # number of replacements
system.membus.snoop_filter.tot_requests          6703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          881                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2709577000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3431                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::WritebackClean          854                       # Transaction distribution
system.membus.trans_dist::CleanEvict               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2398                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2398                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1366                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2066                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       285888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       285888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  427904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5830                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001887                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.043400                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5819     99.81%     99.81% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5830                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11407500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7240996                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23545250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
