<profile>

<section name = "Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_417_2'" level="0">
<item name = "Date">Thu Dec 29 12:36:09 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.594 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">86, 86, 0.860 us, 0.860 us, 86, 86, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_417_2">84, 84, 5, 4, 1, 21, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 79, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 184, -</column>
<column name="Register">-, -, 71, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln417_fu_182_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln417_fu_176_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="or_ln22_10_fu_327_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln22_11_fu_337_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln22_12_fu_347_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln22_7_fu_297_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln22_8_fu_307_p2">or, 0, 0, 8, 8, 2</column>
<column name="or_ln22_9_fu_317_p2">or, 0, 0, 8, 8, 3</column>
<column name="or_ln22_fu_226_p2">or, 0, 0, 8, 8, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_19">9, 2, 5, 10</column>
<column name="buf_r_address0">26, 5, 8, 40</column>
<column name="buf_r_address1">26, 5, 8, 40</column>
<column name="buf_r_d0">26, 5, 8, 40</column>
<column name="buf_r_d1">26, 5, 8, 40</column>
<column name="i_fu_78">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_19_reg_364">5, 0, 5, 0</column>
<column name="i_fu_78">5, 0, 5, 0</column>
<column name="icmp_ln417_reg_369">1, 0, 1, 0</column>
<column name="shl_ln4_reg_378">5, 0, 8, 3</column>
<column name="trunc_ln22_2_reg_388">8, 0, 8, 0</column>
<column name="trunc_ln22_3_reg_393">8, 0, 8, 0</column>
<column name="trunc_ln22_4_reg_398">8, 0, 8, 0</column>
<column name="trunc_ln22_5_reg_403">8, 0, 8, 0</column>
<column name="trunc_ln22_6_reg_408">8, 0, 8, 0</column>
<column name="trunc_ln22_7_reg_413">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_417_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_417_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_417_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_417_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_417_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sample_eta_Pipeline_VITIS_LOOP_417_2, return value</column>
<column name="this_s_address0">out, 5, ap_memory, this_s, array</column>
<column name="this_s_ce0">out, 1, ap_memory, this_s, array</column>
<column name="this_s_q0">in, 64, ap_memory, this_s, array</column>
<column name="buf_r_address0">out, 8, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d0">out, 8, ap_memory, buf_r, array</column>
<column name="buf_r_address1">out, 8, ap_memory, buf_r, array</column>
<column name="buf_r_ce1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d1">out, 8, ap_memory, buf_r, array</column>
</table>
</item>
</section>
</profile>
