- backends: &id001
  - xilinx
  - intel
  - lattice
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_8_bit.sv
  inputs: &id002
  - - a
    - 8
  - - b
    - 8
  is_signed: true
  module_name: mult_0_stage_signed_8_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_8_bit.sv
  inputs: *id002
  is_signed: true
  module_name: mult_1_stage_signed_8_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_8_bit.sv
  inputs: *id002
  is_signed: true
  module_name: mult_2_stage_signed_8_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_8_bit.sv
  inputs: *id002
  is_signed: true
  module_name: mult_3_stage_signed_8_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_8_bit.sv
  inputs: *id002
  is_signed: false
  module_name: mult_0_stage_unsigned_8_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_8_bit.sv
  inputs: *id002
  is_signed: false
  module_name: mult_1_stage_unsigned_8_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_8_bit.sv
  inputs: *id002
  is_signed: false
  module_name: mult_2_stage_unsigned_8_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_8_bit.sv
  inputs: *id002
  is_signed: false
  module_name: mult_3_stage_unsigned_8_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_9_bit.sv
  inputs: &id003
  - - a
    - 9
  - - b
    - 9
  is_signed: true
  module_name: mult_0_stage_signed_9_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_9_bit.sv
  inputs: *id003
  is_signed: true
  module_name: mult_1_stage_signed_9_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_9_bit.sv
  inputs: *id003
  is_signed: true
  module_name: mult_2_stage_signed_9_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_9_bit.sv
  inputs: *id003
  is_signed: true
  module_name: mult_3_stage_signed_9_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_9_bit.sv
  inputs: *id003
  is_signed: false
  module_name: mult_0_stage_unsigned_9_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_9_bit.sv
  inputs: *id003
  is_signed: false
  module_name: mult_1_stage_unsigned_9_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_9_bit.sv
  inputs: *id003
  is_signed: false
  module_name: mult_2_stage_unsigned_9_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_9_bit.sv
  inputs: *id003
  is_signed: false
  module_name: mult_3_stage_unsigned_9_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_10_bit.sv
  inputs: &id004
  - - a
    - 10
  - - b
    - 10
  is_signed: true
  module_name: mult_0_stage_signed_10_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_10_bit.sv
  inputs: *id004
  is_signed: true
  module_name: mult_1_stage_signed_10_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_10_bit.sv
  inputs: *id004
  is_signed: true
  module_name: mult_2_stage_signed_10_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_10_bit.sv
  inputs: *id004
  is_signed: true
  module_name: mult_3_stage_signed_10_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_10_bit.sv
  inputs: *id004
  is_signed: false
  module_name: mult_0_stage_unsigned_10_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_10_bit.sv
  inputs: *id004
  is_signed: false
  module_name: mult_1_stage_unsigned_10_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_10_bit.sv
  inputs: *id004
  is_signed: false
  module_name: mult_2_stage_unsigned_10_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_10_bit.sv
  inputs: *id004
  is_signed: false
  module_name: mult_3_stage_unsigned_10_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_11_bit.sv
  inputs: &id005
  - - a
    - 11
  - - b
    - 11
  is_signed: true
  module_name: mult_0_stage_signed_11_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_11_bit.sv
  inputs: *id005
  is_signed: true
  module_name: mult_1_stage_signed_11_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_11_bit.sv
  inputs: *id005
  is_signed: true
  module_name: mult_2_stage_signed_11_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_11_bit.sv
  inputs: *id005
  is_signed: true
  module_name: mult_3_stage_signed_11_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_11_bit.sv
  inputs: *id005
  is_signed: false
  module_name: mult_0_stage_unsigned_11_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_11_bit.sv
  inputs: *id005
  is_signed: false
  module_name: mult_1_stage_unsigned_11_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_11_bit.sv
  inputs: *id005
  is_signed: false
  module_name: mult_2_stage_unsigned_11_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_11_bit.sv
  inputs: *id005
  is_signed: false
  module_name: mult_3_stage_unsigned_11_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_12_bit.sv
  inputs: &id006
  - - a
    - 12
  - - b
    - 12
  is_signed: true
  module_name: mult_0_stage_signed_12_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_12_bit.sv
  inputs: *id006
  is_signed: true
  module_name: mult_1_stage_signed_12_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_12_bit.sv
  inputs: *id006
  is_signed: true
  module_name: mult_2_stage_signed_12_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_12_bit.sv
  inputs: *id006
  is_signed: true
  module_name: mult_3_stage_signed_12_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_12_bit.sv
  inputs: *id006
  is_signed: false
  module_name: mult_0_stage_unsigned_12_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_12_bit.sv
  inputs: *id006
  is_signed: false
  module_name: mult_1_stage_unsigned_12_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_12_bit.sv
  inputs: *id006
  is_signed: false
  module_name: mult_2_stage_unsigned_12_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_12_bit.sv
  inputs: *id006
  is_signed: false
  module_name: mult_3_stage_unsigned_12_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_13_bit.sv
  inputs: &id007
  - - a
    - 13
  - - b
    - 13
  is_signed: true
  module_name: mult_0_stage_signed_13_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_13_bit.sv
  inputs: *id007
  is_signed: true
  module_name: mult_1_stage_signed_13_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_13_bit.sv
  inputs: *id007
  is_signed: true
  module_name: mult_2_stage_signed_13_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_13_bit.sv
  inputs: *id007
  is_signed: true
  module_name: mult_3_stage_signed_13_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_13_bit.sv
  inputs: *id007
  is_signed: false
  module_name: mult_0_stage_unsigned_13_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_13_bit.sv
  inputs: *id007
  is_signed: false
  module_name: mult_1_stage_unsigned_13_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_13_bit.sv
  inputs: *id007
  is_signed: false
  module_name: mult_2_stage_unsigned_13_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_13_bit.sv
  inputs: *id007
  is_signed: false
  module_name: mult_3_stage_unsigned_13_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_14_bit.sv
  inputs: &id008
  - - a
    - 14
  - - b
    - 14
  is_signed: true
  module_name: mult_0_stage_signed_14_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_14_bit.sv
  inputs: *id008
  is_signed: true
  module_name: mult_1_stage_signed_14_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_14_bit.sv
  inputs: *id008
  is_signed: true
  module_name: mult_2_stage_signed_14_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_14_bit.sv
  inputs: *id008
  is_signed: true
  module_name: mult_3_stage_signed_14_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_14_bit.sv
  inputs: *id008
  is_signed: false
  module_name: mult_0_stage_unsigned_14_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_14_bit.sv
  inputs: *id008
  is_signed: false
  module_name: mult_1_stage_unsigned_14_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_14_bit.sv
  inputs: *id008
  is_signed: false
  module_name: mult_2_stage_unsigned_14_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_14_bit.sv
  inputs: *id008
  is_signed: false
  module_name: mult_3_stage_unsigned_14_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_15_bit.sv
  inputs: &id009
  - - a
    - 15
  - - b
    - 15
  is_signed: true
  module_name: mult_0_stage_signed_15_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_15_bit.sv
  inputs: *id009
  is_signed: true
  module_name: mult_1_stage_signed_15_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_15_bit.sv
  inputs: *id009
  is_signed: true
  module_name: mult_2_stage_signed_15_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_15_bit.sv
  inputs: *id009
  is_signed: true
  module_name: mult_3_stage_signed_15_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_15_bit.sv
  inputs: *id009
  is_signed: false
  module_name: mult_0_stage_unsigned_15_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_15_bit.sv
  inputs: *id009
  is_signed: false
  module_name: mult_1_stage_unsigned_15_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_15_bit.sv
  inputs: *id009
  is_signed: false
  module_name: mult_2_stage_unsigned_15_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_15_bit.sv
  inputs: *id009
  is_signed: false
  module_name: mult_3_stage_unsigned_15_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_16_bit.sv
  inputs: &id010
  - - a
    - 16
  - - b
    - 16
  is_signed: true
  module_name: mult_0_stage_signed_16_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_16_bit.sv
  inputs: *id010
  is_signed: true
  module_name: mult_1_stage_signed_16_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_16_bit.sv
  inputs: *id010
  is_signed: true
  module_name: mult_2_stage_signed_16_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_16_bit.sv
  inputs: *id010
  is_signed: true
  module_name: mult_3_stage_signed_16_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_16_bit.sv
  inputs: *id010
  is_signed: false
  module_name: mult_0_stage_unsigned_16_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_16_bit.sv
  inputs: *id010
  is_signed: false
  module_name: mult_1_stage_unsigned_16_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_16_bit.sv
  inputs: *id010
  is_signed: false
  module_name: mult_2_stage_unsigned_16_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_16_bit.sv
  inputs: *id010
  is_signed: false
  module_name: mult_3_stage_unsigned_16_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_17_bit.sv
  inputs: &id011
  - - a
    - 17
  - - b
    - 17
  is_signed: true
  module_name: mult_0_stage_signed_17_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_17_bit.sv
  inputs: *id011
  is_signed: true
  module_name: mult_1_stage_signed_17_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_17_bit.sv
  inputs: *id011
  is_signed: true
  module_name: mult_2_stage_signed_17_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_17_bit.sv
  inputs: *id011
  is_signed: true
  module_name: mult_3_stage_signed_17_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_17_bit.sv
  inputs: *id011
  is_signed: false
  module_name: mult_0_stage_unsigned_17_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_17_bit.sv
  inputs: *id011
  is_signed: false
  module_name: mult_1_stage_unsigned_17_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_17_bit.sv
  inputs: *id011
  is_signed: false
  module_name: mult_2_stage_unsigned_17_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_17_bit.sv
  inputs: *id011
  is_signed: false
  module_name: mult_3_stage_unsigned_17_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_signed_18_bit.sv
  inputs: &id012
  - - a
    - 18
  - - b
    - 18
  is_signed: true
  module_name: mult_0_stage_signed_18_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_signed_18_bit.sv
  inputs: *id012
  is_signed: true
  module_name: mult_1_stage_signed_18_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_signed_18_bit.sv
  inputs: *id012
  is_signed: true
  module_name: mult_2_stage_signed_18_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_signed_18_bit.sv
  inputs: *id012
  is_signed: true
  module_name: mult_3_stage_signed_18_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_0_stage_unsigned_18_bit.sv
  inputs: *id012
  is_signed: false
  module_name: mult_0_stage_unsigned_18_bit
  stages: 0
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_1_stage_unsigned_18_bit.sv
  inputs: *id012
  is_signed: false
  module_name: mult_1_stage_unsigned_18_bit
  stages: 1
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_2_stage_unsigned_18_bit.sv
  inputs: *id012
  is_signed: false
  module_name: mult_2_stage_unsigned_18_bit
  stages: 2
  workload: mult
  xor_reduction: false
- backends: *id001
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mult_3_stage_unsigned_18_bit.sv
  inputs: *id012
  is_signed: false
  module_name: mult_3_stage_unsigned_18_bit
  stages: 3
  workload: mult
  xor_reduction: false
- backends: &id013
  - xilinx
  - lattice
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_8_bit.sv
  inputs: &id014
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  is_signed: true
  module_name: muladd_0_stage_signed_8_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_8_bit.sv
  inputs: *id014
  is_signed: true
  module_name: muladd_1_stage_signed_8_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_8_bit.sv
  inputs: *id014
  is_signed: true
  module_name: muladd_2_stage_signed_8_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_8_bit.sv
  inputs: *id014
  is_signed: true
  module_name: muladd_3_stage_signed_8_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_8_bit.sv
  inputs: *id014
  is_signed: false
  module_name: muladd_0_stage_unsigned_8_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_8_bit.sv
  inputs: *id014
  is_signed: false
  module_name: muladd_1_stage_unsigned_8_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_8_bit.sv
  inputs: *id014
  is_signed: false
  module_name: muladd_2_stage_unsigned_8_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_8_bit.sv
  inputs: *id014
  is_signed: false
  module_name: muladd_3_stage_unsigned_8_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_9_bit.sv
  inputs: &id015
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  is_signed: true
  module_name: muladd_0_stage_signed_9_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_9_bit.sv
  inputs: *id015
  is_signed: true
  module_name: muladd_1_stage_signed_9_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_9_bit.sv
  inputs: *id015
  is_signed: true
  module_name: muladd_2_stage_signed_9_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_9_bit.sv
  inputs: *id015
  is_signed: true
  module_name: muladd_3_stage_signed_9_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_9_bit.sv
  inputs: *id015
  is_signed: false
  module_name: muladd_0_stage_unsigned_9_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_9_bit.sv
  inputs: *id015
  is_signed: false
  module_name: muladd_1_stage_unsigned_9_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_9_bit.sv
  inputs: *id015
  is_signed: false
  module_name: muladd_2_stage_unsigned_9_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_9_bit.sv
  inputs: *id015
  is_signed: false
  module_name: muladd_3_stage_unsigned_9_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_10_bit.sv
  inputs: &id016
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  is_signed: true
  module_name: muladd_0_stage_signed_10_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_10_bit.sv
  inputs: *id016
  is_signed: true
  module_name: muladd_1_stage_signed_10_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_10_bit.sv
  inputs: *id016
  is_signed: true
  module_name: muladd_2_stage_signed_10_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_10_bit.sv
  inputs: *id016
  is_signed: true
  module_name: muladd_3_stage_signed_10_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_10_bit.sv
  inputs: *id016
  is_signed: false
  module_name: muladd_0_stage_unsigned_10_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_10_bit.sv
  inputs: *id016
  is_signed: false
  module_name: muladd_1_stage_unsigned_10_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_10_bit.sv
  inputs: *id016
  is_signed: false
  module_name: muladd_2_stage_unsigned_10_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_10_bit.sv
  inputs: *id016
  is_signed: false
  module_name: muladd_3_stage_unsigned_10_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_11_bit.sv
  inputs: &id017
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  is_signed: true
  module_name: muladd_0_stage_signed_11_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_11_bit.sv
  inputs: *id017
  is_signed: true
  module_name: muladd_1_stage_signed_11_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_11_bit.sv
  inputs: *id017
  is_signed: true
  module_name: muladd_2_stage_signed_11_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_11_bit.sv
  inputs: *id017
  is_signed: true
  module_name: muladd_3_stage_signed_11_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_11_bit.sv
  inputs: *id017
  is_signed: false
  module_name: muladd_0_stage_unsigned_11_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_11_bit.sv
  inputs: *id017
  is_signed: false
  module_name: muladd_1_stage_unsigned_11_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_11_bit.sv
  inputs: *id017
  is_signed: false
  module_name: muladd_2_stage_unsigned_11_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_11_bit.sv
  inputs: *id017
  is_signed: false
  module_name: muladd_3_stage_unsigned_11_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_12_bit.sv
  inputs: &id018
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  is_signed: true
  module_name: muladd_0_stage_signed_12_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_12_bit.sv
  inputs: *id018
  is_signed: true
  module_name: muladd_1_stage_signed_12_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_12_bit.sv
  inputs: *id018
  is_signed: true
  module_name: muladd_2_stage_signed_12_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_12_bit.sv
  inputs: *id018
  is_signed: true
  module_name: muladd_3_stage_signed_12_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_12_bit.sv
  inputs: *id018
  is_signed: false
  module_name: muladd_0_stage_unsigned_12_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_12_bit.sv
  inputs: *id018
  is_signed: false
  module_name: muladd_1_stage_unsigned_12_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_12_bit.sv
  inputs: *id018
  is_signed: false
  module_name: muladd_2_stage_unsigned_12_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_12_bit.sv
  inputs: *id018
  is_signed: false
  module_name: muladd_3_stage_unsigned_12_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_13_bit.sv
  inputs: &id019
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  is_signed: true
  module_name: muladd_0_stage_signed_13_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_13_bit.sv
  inputs: *id019
  is_signed: true
  module_name: muladd_1_stage_signed_13_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_13_bit.sv
  inputs: *id019
  is_signed: true
  module_name: muladd_2_stage_signed_13_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_13_bit.sv
  inputs: *id019
  is_signed: true
  module_name: muladd_3_stage_signed_13_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_13_bit.sv
  inputs: *id019
  is_signed: false
  module_name: muladd_0_stage_unsigned_13_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_13_bit.sv
  inputs: *id019
  is_signed: false
  module_name: muladd_1_stage_unsigned_13_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_13_bit.sv
  inputs: *id019
  is_signed: false
  module_name: muladd_2_stage_unsigned_13_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_13_bit.sv
  inputs: *id019
  is_signed: false
  module_name: muladd_3_stage_unsigned_13_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_14_bit.sv
  inputs: &id020
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  is_signed: true
  module_name: muladd_0_stage_signed_14_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_14_bit.sv
  inputs: *id020
  is_signed: true
  module_name: muladd_1_stage_signed_14_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_14_bit.sv
  inputs: *id020
  is_signed: true
  module_name: muladd_2_stage_signed_14_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_14_bit.sv
  inputs: *id020
  is_signed: true
  module_name: muladd_3_stage_signed_14_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_14_bit.sv
  inputs: *id020
  is_signed: false
  module_name: muladd_0_stage_unsigned_14_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_14_bit.sv
  inputs: *id020
  is_signed: false
  module_name: muladd_1_stage_unsigned_14_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_14_bit.sv
  inputs: *id020
  is_signed: false
  module_name: muladd_2_stage_unsigned_14_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_14_bit.sv
  inputs: *id020
  is_signed: false
  module_name: muladd_3_stage_unsigned_14_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_15_bit.sv
  inputs: &id021
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  is_signed: true
  module_name: muladd_0_stage_signed_15_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_15_bit.sv
  inputs: *id021
  is_signed: true
  module_name: muladd_1_stage_signed_15_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_15_bit.sv
  inputs: *id021
  is_signed: true
  module_name: muladd_2_stage_signed_15_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_15_bit.sv
  inputs: *id021
  is_signed: true
  module_name: muladd_3_stage_signed_15_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_15_bit.sv
  inputs: *id021
  is_signed: false
  module_name: muladd_0_stage_unsigned_15_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_15_bit.sv
  inputs: *id021
  is_signed: false
  module_name: muladd_1_stage_unsigned_15_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_15_bit.sv
  inputs: *id021
  is_signed: false
  module_name: muladd_2_stage_unsigned_15_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_15_bit.sv
  inputs: *id021
  is_signed: false
  module_name: muladd_3_stage_unsigned_15_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_16_bit.sv
  inputs: &id022
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  is_signed: true
  module_name: muladd_0_stage_signed_16_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_16_bit.sv
  inputs: *id022
  is_signed: true
  module_name: muladd_1_stage_signed_16_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_16_bit.sv
  inputs: *id022
  is_signed: true
  module_name: muladd_2_stage_signed_16_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_16_bit.sv
  inputs: *id022
  is_signed: true
  module_name: muladd_3_stage_signed_16_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_16_bit.sv
  inputs: *id022
  is_signed: false
  module_name: muladd_0_stage_unsigned_16_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_16_bit.sv
  inputs: *id022
  is_signed: false
  module_name: muladd_1_stage_unsigned_16_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_16_bit.sv
  inputs: *id022
  is_signed: false
  module_name: muladd_2_stage_unsigned_16_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_16_bit.sv
  inputs: *id022
  is_signed: false
  module_name: muladd_3_stage_unsigned_16_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_17_bit.sv
  inputs: &id023
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  is_signed: true
  module_name: muladd_0_stage_signed_17_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_17_bit.sv
  inputs: *id023
  is_signed: true
  module_name: muladd_1_stage_signed_17_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_17_bit.sv
  inputs: *id023
  is_signed: true
  module_name: muladd_2_stage_signed_17_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_17_bit.sv
  inputs: *id023
  is_signed: true
  module_name: muladd_3_stage_signed_17_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_17_bit.sv
  inputs: *id023
  is_signed: false
  module_name: muladd_0_stage_unsigned_17_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_17_bit.sv
  inputs: *id023
  is_signed: false
  module_name: muladd_1_stage_unsigned_17_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_17_bit.sv
  inputs: *id023
  is_signed: false
  module_name: muladd_2_stage_unsigned_17_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_17_bit.sv
  inputs: *id023
  is_signed: false
  module_name: muladd_3_stage_unsigned_17_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_signed_18_bit.sv
  inputs: &id024
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  is_signed: true
  module_name: muladd_0_stage_signed_18_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_signed_18_bit.sv
  inputs: *id024
  is_signed: true
  module_name: muladd_1_stage_signed_18_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_signed_18_bit.sv
  inputs: *id024
  is_signed: true
  module_name: muladd_2_stage_signed_18_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_signed_18_bit.sv
  inputs: *id024
  is_signed: true
  module_name: muladd_3_stage_signed_18_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_0_stage_unsigned_18_bit.sv
  inputs: *id024
  is_signed: false
  module_name: muladd_0_stage_unsigned_18_bit
  stages: 0
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_1_stage_unsigned_18_bit.sv
  inputs: *id024
  is_signed: false
  module_name: muladd_1_stage_unsigned_18_bit
  stages: 1
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_2_stage_unsigned_18_bit.sv
  inputs: *id024
  is_signed: false
  module_name: muladd_2_stage_unsigned_18_bit
  stages: 2
  workload: muladd
  xor_reduction: false
- backends: *id013
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/muladd_3_stage_unsigned_18_bit.sv
  inputs: *id024
  is_signed: false
  module_name: muladd_3_stage_unsigned_18_bit
  stages: 3
  workload: muladd
  xor_reduction: false
- backends: &id025
  - xilinx
  - lattice
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_8_bit.sv
  inputs: &id026
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  is_signed: true
  module_name: mulsub_0_stage_signed_8_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_8_bit.sv
  inputs: *id026
  is_signed: true
  module_name: mulsub_1_stage_signed_8_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_8_bit.sv
  inputs: *id026
  is_signed: true
  module_name: mulsub_2_stage_signed_8_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_8_bit.sv
  inputs: *id026
  is_signed: true
  module_name: mulsub_3_stage_signed_8_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_8_bit.sv
  inputs: *id026
  is_signed: false
  module_name: mulsub_0_stage_unsigned_8_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_8_bit.sv
  inputs: *id026
  is_signed: false
  module_name: mulsub_1_stage_unsigned_8_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_8_bit.sv
  inputs: *id026
  is_signed: false
  module_name: mulsub_2_stage_unsigned_8_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_8_bit.sv
  inputs: *id026
  is_signed: false
  module_name: mulsub_3_stage_unsigned_8_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_9_bit.sv
  inputs: &id027
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  is_signed: true
  module_name: mulsub_0_stage_signed_9_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_9_bit.sv
  inputs: *id027
  is_signed: true
  module_name: mulsub_1_stage_signed_9_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_9_bit.sv
  inputs: *id027
  is_signed: true
  module_name: mulsub_2_stage_signed_9_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_9_bit.sv
  inputs: *id027
  is_signed: true
  module_name: mulsub_3_stage_signed_9_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_9_bit.sv
  inputs: *id027
  is_signed: false
  module_name: mulsub_0_stage_unsigned_9_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_9_bit.sv
  inputs: *id027
  is_signed: false
  module_name: mulsub_1_stage_unsigned_9_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_9_bit.sv
  inputs: *id027
  is_signed: false
  module_name: mulsub_2_stage_unsigned_9_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_9_bit.sv
  inputs: *id027
  is_signed: false
  module_name: mulsub_3_stage_unsigned_9_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_10_bit.sv
  inputs: &id028
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  is_signed: true
  module_name: mulsub_0_stage_signed_10_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_10_bit.sv
  inputs: *id028
  is_signed: true
  module_name: mulsub_1_stage_signed_10_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_10_bit.sv
  inputs: *id028
  is_signed: true
  module_name: mulsub_2_stage_signed_10_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_10_bit.sv
  inputs: *id028
  is_signed: true
  module_name: mulsub_3_stage_signed_10_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_10_bit.sv
  inputs: *id028
  is_signed: false
  module_name: mulsub_0_stage_unsigned_10_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_10_bit.sv
  inputs: *id028
  is_signed: false
  module_name: mulsub_1_stage_unsigned_10_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_10_bit.sv
  inputs: *id028
  is_signed: false
  module_name: mulsub_2_stage_unsigned_10_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_10_bit.sv
  inputs: *id028
  is_signed: false
  module_name: mulsub_3_stage_unsigned_10_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_11_bit.sv
  inputs: &id029
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  is_signed: true
  module_name: mulsub_0_stage_signed_11_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_11_bit.sv
  inputs: *id029
  is_signed: true
  module_name: mulsub_1_stage_signed_11_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_11_bit.sv
  inputs: *id029
  is_signed: true
  module_name: mulsub_2_stage_signed_11_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_11_bit.sv
  inputs: *id029
  is_signed: true
  module_name: mulsub_3_stage_signed_11_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_11_bit.sv
  inputs: *id029
  is_signed: false
  module_name: mulsub_0_stage_unsigned_11_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_11_bit.sv
  inputs: *id029
  is_signed: false
  module_name: mulsub_1_stage_unsigned_11_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_11_bit.sv
  inputs: *id029
  is_signed: false
  module_name: mulsub_2_stage_unsigned_11_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_11_bit.sv
  inputs: *id029
  is_signed: false
  module_name: mulsub_3_stage_unsigned_11_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_12_bit.sv
  inputs: &id030
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  is_signed: true
  module_name: mulsub_0_stage_signed_12_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_12_bit.sv
  inputs: *id030
  is_signed: true
  module_name: mulsub_1_stage_signed_12_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_12_bit.sv
  inputs: *id030
  is_signed: true
  module_name: mulsub_2_stage_signed_12_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_12_bit.sv
  inputs: *id030
  is_signed: true
  module_name: mulsub_3_stage_signed_12_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_12_bit.sv
  inputs: *id030
  is_signed: false
  module_name: mulsub_0_stage_unsigned_12_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_12_bit.sv
  inputs: *id030
  is_signed: false
  module_name: mulsub_1_stage_unsigned_12_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_12_bit.sv
  inputs: *id030
  is_signed: false
  module_name: mulsub_2_stage_unsigned_12_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_12_bit.sv
  inputs: *id030
  is_signed: false
  module_name: mulsub_3_stage_unsigned_12_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_13_bit.sv
  inputs: &id031
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  is_signed: true
  module_name: mulsub_0_stage_signed_13_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_13_bit.sv
  inputs: *id031
  is_signed: true
  module_name: mulsub_1_stage_signed_13_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_13_bit.sv
  inputs: *id031
  is_signed: true
  module_name: mulsub_2_stage_signed_13_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_13_bit.sv
  inputs: *id031
  is_signed: true
  module_name: mulsub_3_stage_signed_13_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_13_bit.sv
  inputs: *id031
  is_signed: false
  module_name: mulsub_0_stage_unsigned_13_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_13_bit.sv
  inputs: *id031
  is_signed: false
  module_name: mulsub_1_stage_unsigned_13_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_13_bit.sv
  inputs: *id031
  is_signed: false
  module_name: mulsub_2_stage_unsigned_13_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_13_bit.sv
  inputs: *id031
  is_signed: false
  module_name: mulsub_3_stage_unsigned_13_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_14_bit.sv
  inputs: &id032
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  is_signed: true
  module_name: mulsub_0_stage_signed_14_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_14_bit.sv
  inputs: *id032
  is_signed: true
  module_name: mulsub_1_stage_signed_14_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_14_bit.sv
  inputs: *id032
  is_signed: true
  module_name: mulsub_2_stage_signed_14_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_14_bit.sv
  inputs: *id032
  is_signed: true
  module_name: mulsub_3_stage_signed_14_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_14_bit.sv
  inputs: *id032
  is_signed: false
  module_name: mulsub_0_stage_unsigned_14_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_14_bit.sv
  inputs: *id032
  is_signed: false
  module_name: mulsub_1_stage_unsigned_14_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_14_bit.sv
  inputs: *id032
  is_signed: false
  module_name: mulsub_2_stage_unsigned_14_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_14_bit.sv
  inputs: *id032
  is_signed: false
  module_name: mulsub_3_stage_unsigned_14_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_15_bit.sv
  inputs: &id033
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  is_signed: true
  module_name: mulsub_0_stage_signed_15_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_15_bit.sv
  inputs: *id033
  is_signed: true
  module_name: mulsub_1_stage_signed_15_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_15_bit.sv
  inputs: *id033
  is_signed: true
  module_name: mulsub_2_stage_signed_15_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_15_bit.sv
  inputs: *id033
  is_signed: true
  module_name: mulsub_3_stage_signed_15_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_15_bit.sv
  inputs: *id033
  is_signed: false
  module_name: mulsub_0_stage_unsigned_15_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_15_bit.sv
  inputs: *id033
  is_signed: false
  module_name: mulsub_1_stage_unsigned_15_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_15_bit.sv
  inputs: *id033
  is_signed: false
  module_name: mulsub_2_stage_unsigned_15_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_15_bit.sv
  inputs: *id033
  is_signed: false
  module_name: mulsub_3_stage_unsigned_15_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_16_bit.sv
  inputs: &id034
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  is_signed: true
  module_name: mulsub_0_stage_signed_16_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_16_bit.sv
  inputs: *id034
  is_signed: true
  module_name: mulsub_1_stage_signed_16_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_16_bit.sv
  inputs: *id034
  is_signed: true
  module_name: mulsub_2_stage_signed_16_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_16_bit.sv
  inputs: *id034
  is_signed: true
  module_name: mulsub_3_stage_signed_16_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_16_bit.sv
  inputs: *id034
  is_signed: false
  module_name: mulsub_0_stage_unsigned_16_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_16_bit.sv
  inputs: *id034
  is_signed: false
  module_name: mulsub_1_stage_unsigned_16_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_16_bit.sv
  inputs: *id034
  is_signed: false
  module_name: mulsub_2_stage_unsigned_16_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_16_bit.sv
  inputs: *id034
  is_signed: false
  module_name: mulsub_3_stage_unsigned_16_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_17_bit.sv
  inputs: &id035
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  is_signed: true
  module_name: mulsub_0_stage_signed_17_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_17_bit.sv
  inputs: *id035
  is_signed: true
  module_name: mulsub_1_stage_signed_17_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_17_bit.sv
  inputs: *id035
  is_signed: true
  module_name: mulsub_2_stage_signed_17_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_17_bit.sv
  inputs: *id035
  is_signed: true
  module_name: mulsub_3_stage_signed_17_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_17_bit.sv
  inputs: *id035
  is_signed: false
  module_name: mulsub_0_stage_unsigned_17_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_17_bit.sv
  inputs: *id035
  is_signed: false
  module_name: mulsub_1_stage_unsigned_17_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_17_bit.sv
  inputs: *id035
  is_signed: false
  module_name: mulsub_2_stage_unsigned_17_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_17_bit.sv
  inputs: *id035
  is_signed: false
  module_name: mulsub_3_stage_unsigned_17_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_signed_18_bit.sv
  inputs: &id036
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  is_signed: true
  module_name: mulsub_0_stage_signed_18_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_signed_18_bit.sv
  inputs: *id036
  is_signed: true
  module_name: mulsub_1_stage_signed_18_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_signed_18_bit.sv
  inputs: *id036
  is_signed: true
  module_name: mulsub_2_stage_signed_18_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_signed_18_bit.sv
  inputs: *id036
  is_signed: true
  module_name: mulsub_3_stage_signed_18_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_0_stage_unsigned_18_bit.sv
  inputs: *id036
  is_signed: false
  module_name: mulsub_0_stage_unsigned_18_bit
  stages: 0
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_1_stage_unsigned_18_bit.sv
  inputs: *id036
  is_signed: false
  module_name: mulsub_1_stage_unsigned_18_bit
  stages: 1
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_2_stage_unsigned_18_bit.sv
  inputs: *id036
  is_signed: false
  module_name: mulsub_2_stage_unsigned_18_bit
  stages: 2
  workload: mulsub
  xor_reduction: false
- backends: *id025
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/mulsub_3_stage_unsigned_18_bit.sv
  inputs: *id036
  is_signed: false
  module_name: mulsub_3_stage_unsigned_18_bit
  stages: 3
  workload: mulsub
  xor_reduction: false
- backends: &id037
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_8_bit.sv
  inputs: &id038
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: addmuladd_0_stage_signed_8_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_8_bit.sv
  inputs: *id038
  is_signed: true
  module_name: addmuladd_1_stage_signed_8_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_8_bit.sv
  inputs: *id038
  is_signed: true
  module_name: addmuladd_2_stage_signed_8_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_8_bit.sv
  inputs: *id038
  is_signed: true
  module_name: addmuladd_3_stage_signed_8_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_8_bit.sv
  inputs: *id038
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_8_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_8_bit.sv
  inputs: *id038
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_8_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_8_bit.sv
  inputs: *id038
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_8_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_8_bit.sv
  inputs: *id038
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_8_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_9_bit.sv
  inputs: &id039
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: addmuladd_0_stage_signed_9_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_9_bit.sv
  inputs: *id039
  is_signed: true
  module_name: addmuladd_1_stage_signed_9_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_9_bit.sv
  inputs: *id039
  is_signed: true
  module_name: addmuladd_2_stage_signed_9_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_9_bit.sv
  inputs: *id039
  is_signed: true
  module_name: addmuladd_3_stage_signed_9_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_9_bit.sv
  inputs: *id039
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_9_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_9_bit.sv
  inputs: *id039
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_9_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_9_bit.sv
  inputs: *id039
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_9_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_9_bit.sv
  inputs: *id039
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_9_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_10_bit.sv
  inputs: &id040
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: addmuladd_0_stage_signed_10_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_10_bit.sv
  inputs: *id040
  is_signed: true
  module_name: addmuladd_1_stage_signed_10_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_10_bit.sv
  inputs: *id040
  is_signed: true
  module_name: addmuladd_2_stage_signed_10_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_10_bit.sv
  inputs: *id040
  is_signed: true
  module_name: addmuladd_3_stage_signed_10_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_10_bit.sv
  inputs: *id040
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_10_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_10_bit.sv
  inputs: *id040
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_10_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_10_bit.sv
  inputs: *id040
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_10_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_10_bit.sv
  inputs: *id040
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_10_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_11_bit.sv
  inputs: &id041
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: addmuladd_0_stage_signed_11_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_11_bit.sv
  inputs: *id041
  is_signed: true
  module_name: addmuladd_1_stage_signed_11_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_11_bit.sv
  inputs: *id041
  is_signed: true
  module_name: addmuladd_2_stage_signed_11_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_11_bit.sv
  inputs: *id041
  is_signed: true
  module_name: addmuladd_3_stage_signed_11_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_11_bit.sv
  inputs: *id041
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_11_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_11_bit.sv
  inputs: *id041
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_11_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_11_bit.sv
  inputs: *id041
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_11_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_11_bit.sv
  inputs: *id041
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_11_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_12_bit.sv
  inputs: &id042
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: addmuladd_0_stage_signed_12_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_12_bit.sv
  inputs: *id042
  is_signed: true
  module_name: addmuladd_1_stage_signed_12_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_12_bit.sv
  inputs: *id042
  is_signed: true
  module_name: addmuladd_2_stage_signed_12_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_12_bit.sv
  inputs: *id042
  is_signed: true
  module_name: addmuladd_3_stage_signed_12_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_12_bit.sv
  inputs: *id042
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_12_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_12_bit.sv
  inputs: *id042
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_12_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_12_bit.sv
  inputs: *id042
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_12_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_12_bit.sv
  inputs: *id042
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_12_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_13_bit.sv
  inputs: &id043
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: addmuladd_0_stage_signed_13_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_13_bit.sv
  inputs: *id043
  is_signed: true
  module_name: addmuladd_1_stage_signed_13_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_13_bit.sv
  inputs: *id043
  is_signed: true
  module_name: addmuladd_2_stage_signed_13_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_13_bit.sv
  inputs: *id043
  is_signed: true
  module_name: addmuladd_3_stage_signed_13_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_13_bit.sv
  inputs: *id043
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_13_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_13_bit.sv
  inputs: *id043
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_13_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_13_bit.sv
  inputs: *id043
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_13_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_13_bit.sv
  inputs: *id043
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_13_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_14_bit.sv
  inputs: &id044
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: addmuladd_0_stage_signed_14_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_14_bit.sv
  inputs: *id044
  is_signed: true
  module_name: addmuladd_1_stage_signed_14_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_14_bit.sv
  inputs: *id044
  is_signed: true
  module_name: addmuladd_2_stage_signed_14_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_14_bit.sv
  inputs: *id044
  is_signed: true
  module_name: addmuladd_3_stage_signed_14_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_14_bit.sv
  inputs: *id044
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_14_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_14_bit.sv
  inputs: *id044
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_14_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_14_bit.sv
  inputs: *id044
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_14_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_14_bit.sv
  inputs: *id044
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_14_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_15_bit.sv
  inputs: &id045
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: addmuladd_0_stage_signed_15_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_15_bit.sv
  inputs: *id045
  is_signed: true
  module_name: addmuladd_1_stage_signed_15_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_15_bit.sv
  inputs: *id045
  is_signed: true
  module_name: addmuladd_2_stage_signed_15_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_15_bit.sv
  inputs: *id045
  is_signed: true
  module_name: addmuladd_3_stage_signed_15_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_15_bit.sv
  inputs: *id045
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_15_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_15_bit.sv
  inputs: *id045
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_15_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_15_bit.sv
  inputs: *id045
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_15_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_15_bit.sv
  inputs: *id045
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_15_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_16_bit.sv
  inputs: &id046
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: addmuladd_0_stage_signed_16_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_16_bit.sv
  inputs: *id046
  is_signed: true
  module_name: addmuladd_1_stage_signed_16_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_16_bit.sv
  inputs: *id046
  is_signed: true
  module_name: addmuladd_2_stage_signed_16_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_16_bit.sv
  inputs: *id046
  is_signed: true
  module_name: addmuladd_3_stage_signed_16_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_16_bit.sv
  inputs: *id046
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_16_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_16_bit.sv
  inputs: *id046
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_16_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_16_bit.sv
  inputs: *id046
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_16_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_16_bit.sv
  inputs: *id046
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_16_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_17_bit.sv
  inputs: &id047
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: addmuladd_0_stage_signed_17_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_17_bit.sv
  inputs: *id047
  is_signed: true
  module_name: addmuladd_1_stage_signed_17_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_17_bit.sv
  inputs: *id047
  is_signed: true
  module_name: addmuladd_2_stage_signed_17_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_17_bit.sv
  inputs: *id047
  is_signed: true
  module_name: addmuladd_3_stage_signed_17_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_17_bit.sv
  inputs: *id047
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_17_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_17_bit.sv
  inputs: *id047
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_17_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_17_bit.sv
  inputs: *id047
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_17_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_17_bit.sv
  inputs: *id047
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_17_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_signed_18_bit.sv
  inputs: &id048
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: addmuladd_0_stage_signed_18_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_signed_18_bit.sv
  inputs: *id048
  is_signed: true
  module_name: addmuladd_1_stage_signed_18_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_signed_18_bit.sv
  inputs: *id048
  is_signed: true
  module_name: addmuladd_2_stage_signed_18_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_signed_18_bit.sv
  inputs: *id048
  is_signed: true
  module_name: addmuladd_3_stage_signed_18_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_0_stage_unsigned_18_bit.sv
  inputs: *id048
  is_signed: false
  module_name: addmuladd_0_stage_unsigned_18_bit
  stages: 0
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_1_stage_unsigned_18_bit.sv
  inputs: *id048
  is_signed: false
  module_name: addmuladd_1_stage_unsigned_18_bit
  stages: 1
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_2_stage_unsigned_18_bit.sv
  inputs: *id048
  is_signed: false
  module_name: addmuladd_2_stage_unsigned_18_bit
  stages: 2
  workload: addmuladd
  xor_reduction: false
- backends: *id037
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuladd_3_stage_unsigned_18_bit.sv
  inputs: *id048
  is_signed: false
  module_name: addmuladd_3_stage_unsigned_18_bit
  stages: 3
  workload: addmuladd
  xor_reduction: false
- backends: &id049
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_8_bit.sv
  inputs: &id050
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: addmulsub_0_stage_signed_8_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_8_bit.sv
  inputs: *id050
  is_signed: true
  module_name: addmulsub_1_stage_signed_8_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_8_bit.sv
  inputs: *id050
  is_signed: true
  module_name: addmulsub_2_stage_signed_8_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_8_bit.sv
  inputs: *id050
  is_signed: true
  module_name: addmulsub_3_stage_signed_8_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_8_bit.sv
  inputs: *id050
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_8_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_8_bit.sv
  inputs: *id050
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_8_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_8_bit.sv
  inputs: *id050
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_8_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_8_bit.sv
  inputs: *id050
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_8_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_9_bit.sv
  inputs: &id051
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: addmulsub_0_stage_signed_9_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_9_bit.sv
  inputs: *id051
  is_signed: true
  module_name: addmulsub_1_stage_signed_9_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_9_bit.sv
  inputs: *id051
  is_signed: true
  module_name: addmulsub_2_stage_signed_9_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_9_bit.sv
  inputs: *id051
  is_signed: true
  module_name: addmulsub_3_stage_signed_9_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_9_bit.sv
  inputs: *id051
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_9_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_9_bit.sv
  inputs: *id051
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_9_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_9_bit.sv
  inputs: *id051
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_9_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_9_bit.sv
  inputs: *id051
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_9_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_10_bit.sv
  inputs: &id052
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: addmulsub_0_stage_signed_10_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_10_bit.sv
  inputs: *id052
  is_signed: true
  module_name: addmulsub_1_stage_signed_10_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_10_bit.sv
  inputs: *id052
  is_signed: true
  module_name: addmulsub_2_stage_signed_10_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_10_bit.sv
  inputs: *id052
  is_signed: true
  module_name: addmulsub_3_stage_signed_10_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_10_bit.sv
  inputs: *id052
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_10_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_10_bit.sv
  inputs: *id052
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_10_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_10_bit.sv
  inputs: *id052
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_10_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_10_bit.sv
  inputs: *id052
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_10_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_11_bit.sv
  inputs: &id053
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: addmulsub_0_stage_signed_11_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_11_bit.sv
  inputs: *id053
  is_signed: true
  module_name: addmulsub_1_stage_signed_11_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_11_bit.sv
  inputs: *id053
  is_signed: true
  module_name: addmulsub_2_stage_signed_11_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_11_bit.sv
  inputs: *id053
  is_signed: true
  module_name: addmulsub_3_stage_signed_11_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_11_bit.sv
  inputs: *id053
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_11_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_11_bit.sv
  inputs: *id053
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_11_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_11_bit.sv
  inputs: *id053
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_11_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_11_bit.sv
  inputs: *id053
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_11_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_12_bit.sv
  inputs: &id054
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: addmulsub_0_stage_signed_12_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_12_bit.sv
  inputs: *id054
  is_signed: true
  module_name: addmulsub_1_stage_signed_12_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_12_bit.sv
  inputs: *id054
  is_signed: true
  module_name: addmulsub_2_stage_signed_12_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_12_bit.sv
  inputs: *id054
  is_signed: true
  module_name: addmulsub_3_stage_signed_12_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_12_bit.sv
  inputs: *id054
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_12_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_12_bit.sv
  inputs: *id054
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_12_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_12_bit.sv
  inputs: *id054
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_12_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_12_bit.sv
  inputs: *id054
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_12_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_13_bit.sv
  inputs: &id055
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: addmulsub_0_stage_signed_13_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_13_bit.sv
  inputs: *id055
  is_signed: true
  module_name: addmulsub_1_stage_signed_13_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_13_bit.sv
  inputs: *id055
  is_signed: true
  module_name: addmulsub_2_stage_signed_13_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_13_bit.sv
  inputs: *id055
  is_signed: true
  module_name: addmulsub_3_stage_signed_13_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_13_bit.sv
  inputs: *id055
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_13_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_13_bit.sv
  inputs: *id055
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_13_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_13_bit.sv
  inputs: *id055
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_13_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_13_bit.sv
  inputs: *id055
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_13_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_14_bit.sv
  inputs: &id056
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: addmulsub_0_stage_signed_14_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_14_bit.sv
  inputs: *id056
  is_signed: true
  module_name: addmulsub_1_stage_signed_14_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_14_bit.sv
  inputs: *id056
  is_signed: true
  module_name: addmulsub_2_stage_signed_14_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_14_bit.sv
  inputs: *id056
  is_signed: true
  module_name: addmulsub_3_stage_signed_14_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_14_bit.sv
  inputs: *id056
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_14_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_14_bit.sv
  inputs: *id056
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_14_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_14_bit.sv
  inputs: *id056
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_14_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_14_bit.sv
  inputs: *id056
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_14_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_15_bit.sv
  inputs: &id057
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: addmulsub_0_stage_signed_15_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_15_bit.sv
  inputs: *id057
  is_signed: true
  module_name: addmulsub_1_stage_signed_15_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_15_bit.sv
  inputs: *id057
  is_signed: true
  module_name: addmulsub_2_stage_signed_15_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_15_bit.sv
  inputs: *id057
  is_signed: true
  module_name: addmulsub_3_stage_signed_15_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_15_bit.sv
  inputs: *id057
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_15_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_15_bit.sv
  inputs: *id057
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_15_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_15_bit.sv
  inputs: *id057
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_15_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_15_bit.sv
  inputs: *id057
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_15_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_16_bit.sv
  inputs: &id058
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: addmulsub_0_stage_signed_16_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_16_bit.sv
  inputs: *id058
  is_signed: true
  module_name: addmulsub_1_stage_signed_16_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_16_bit.sv
  inputs: *id058
  is_signed: true
  module_name: addmulsub_2_stage_signed_16_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_16_bit.sv
  inputs: *id058
  is_signed: true
  module_name: addmulsub_3_stage_signed_16_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_16_bit.sv
  inputs: *id058
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_16_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_16_bit.sv
  inputs: *id058
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_16_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_16_bit.sv
  inputs: *id058
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_16_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_16_bit.sv
  inputs: *id058
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_16_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_17_bit.sv
  inputs: &id059
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: addmulsub_0_stage_signed_17_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_17_bit.sv
  inputs: *id059
  is_signed: true
  module_name: addmulsub_1_stage_signed_17_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_17_bit.sv
  inputs: *id059
  is_signed: true
  module_name: addmulsub_2_stage_signed_17_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_17_bit.sv
  inputs: *id059
  is_signed: true
  module_name: addmulsub_3_stage_signed_17_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_17_bit.sv
  inputs: *id059
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_17_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_17_bit.sv
  inputs: *id059
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_17_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_17_bit.sv
  inputs: *id059
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_17_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_17_bit.sv
  inputs: *id059
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_17_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_signed_18_bit.sv
  inputs: &id060
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: addmulsub_0_stage_signed_18_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_signed_18_bit.sv
  inputs: *id060
  is_signed: true
  module_name: addmulsub_1_stage_signed_18_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_signed_18_bit.sv
  inputs: *id060
  is_signed: true
  module_name: addmulsub_2_stage_signed_18_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_signed_18_bit.sv
  inputs: *id060
  is_signed: true
  module_name: addmulsub_3_stage_signed_18_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_0_stage_unsigned_18_bit.sv
  inputs: *id060
  is_signed: false
  module_name: addmulsub_0_stage_unsigned_18_bit
  stages: 0
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_1_stage_unsigned_18_bit.sv
  inputs: *id060
  is_signed: false
  module_name: addmulsub_1_stage_unsigned_18_bit
  stages: 1
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_2_stage_unsigned_18_bit.sv
  inputs: *id060
  is_signed: false
  module_name: addmulsub_2_stage_unsigned_18_bit
  stages: 2
  workload: addmulsub
  xor_reduction: false
- backends: *id049
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulsub_3_stage_unsigned_18_bit.sv
  inputs: *id060
  is_signed: false
  module_name: addmulsub_3_stage_unsigned_18_bit
  stages: 3
  workload: addmulsub
  xor_reduction: false
- backends: &id061
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_8_bit.sv
  inputs: &id062
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: submuladd_0_stage_signed_8_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_8_bit.sv
  inputs: *id062
  is_signed: true
  module_name: submuladd_1_stage_signed_8_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_8_bit.sv
  inputs: *id062
  is_signed: true
  module_name: submuladd_2_stage_signed_8_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_8_bit.sv
  inputs: *id062
  is_signed: true
  module_name: submuladd_3_stage_signed_8_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_8_bit.sv
  inputs: *id062
  is_signed: false
  module_name: submuladd_0_stage_unsigned_8_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_8_bit.sv
  inputs: *id062
  is_signed: false
  module_name: submuladd_1_stage_unsigned_8_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_8_bit.sv
  inputs: *id062
  is_signed: false
  module_name: submuladd_2_stage_unsigned_8_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_8_bit.sv
  inputs: *id062
  is_signed: false
  module_name: submuladd_3_stage_unsigned_8_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_9_bit.sv
  inputs: &id063
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: submuladd_0_stage_signed_9_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_9_bit.sv
  inputs: *id063
  is_signed: true
  module_name: submuladd_1_stage_signed_9_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_9_bit.sv
  inputs: *id063
  is_signed: true
  module_name: submuladd_2_stage_signed_9_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_9_bit.sv
  inputs: *id063
  is_signed: true
  module_name: submuladd_3_stage_signed_9_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_9_bit.sv
  inputs: *id063
  is_signed: false
  module_name: submuladd_0_stage_unsigned_9_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_9_bit.sv
  inputs: *id063
  is_signed: false
  module_name: submuladd_1_stage_unsigned_9_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_9_bit.sv
  inputs: *id063
  is_signed: false
  module_name: submuladd_2_stage_unsigned_9_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_9_bit.sv
  inputs: *id063
  is_signed: false
  module_name: submuladd_3_stage_unsigned_9_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_10_bit.sv
  inputs: &id064
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: submuladd_0_stage_signed_10_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_10_bit.sv
  inputs: *id064
  is_signed: true
  module_name: submuladd_1_stage_signed_10_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_10_bit.sv
  inputs: *id064
  is_signed: true
  module_name: submuladd_2_stage_signed_10_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_10_bit.sv
  inputs: *id064
  is_signed: true
  module_name: submuladd_3_stage_signed_10_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_10_bit.sv
  inputs: *id064
  is_signed: false
  module_name: submuladd_0_stage_unsigned_10_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_10_bit.sv
  inputs: *id064
  is_signed: false
  module_name: submuladd_1_stage_unsigned_10_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_10_bit.sv
  inputs: *id064
  is_signed: false
  module_name: submuladd_2_stage_unsigned_10_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_10_bit.sv
  inputs: *id064
  is_signed: false
  module_name: submuladd_3_stage_unsigned_10_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_11_bit.sv
  inputs: &id065
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: submuladd_0_stage_signed_11_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_11_bit.sv
  inputs: *id065
  is_signed: true
  module_name: submuladd_1_stage_signed_11_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_11_bit.sv
  inputs: *id065
  is_signed: true
  module_name: submuladd_2_stage_signed_11_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_11_bit.sv
  inputs: *id065
  is_signed: true
  module_name: submuladd_3_stage_signed_11_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_11_bit.sv
  inputs: *id065
  is_signed: false
  module_name: submuladd_0_stage_unsigned_11_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_11_bit.sv
  inputs: *id065
  is_signed: false
  module_name: submuladd_1_stage_unsigned_11_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_11_bit.sv
  inputs: *id065
  is_signed: false
  module_name: submuladd_2_stage_unsigned_11_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_11_bit.sv
  inputs: *id065
  is_signed: false
  module_name: submuladd_3_stage_unsigned_11_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_12_bit.sv
  inputs: &id066
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: submuladd_0_stage_signed_12_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_12_bit.sv
  inputs: *id066
  is_signed: true
  module_name: submuladd_1_stage_signed_12_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_12_bit.sv
  inputs: *id066
  is_signed: true
  module_name: submuladd_2_stage_signed_12_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_12_bit.sv
  inputs: *id066
  is_signed: true
  module_name: submuladd_3_stage_signed_12_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_12_bit.sv
  inputs: *id066
  is_signed: false
  module_name: submuladd_0_stage_unsigned_12_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_12_bit.sv
  inputs: *id066
  is_signed: false
  module_name: submuladd_1_stage_unsigned_12_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_12_bit.sv
  inputs: *id066
  is_signed: false
  module_name: submuladd_2_stage_unsigned_12_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_12_bit.sv
  inputs: *id066
  is_signed: false
  module_name: submuladd_3_stage_unsigned_12_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_13_bit.sv
  inputs: &id067
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: submuladd_0_stage_signed_13_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_13_bit.sv
  inputs: *id067
  is_signed: true
  module_name: submuladd_1_stage_signed_13_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_13_bit.sv
  inputs: *id067
  is_signed: true
  module_name: submuladd_2_stage_signed_13_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_13_bit.sv
  inputs: *id067
  is_signed: true
  module_name: submuladd_3_stage_signed_13_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_13_bit.sv
  inputs: *id067
  is_signed: false
  module_name: submuladd_0_stage_unsigned_13_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_13_bit.sv
  inputs: *id067
  is_signed: false
  module_name: submuladd_1_stage_unsigned_13_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_13_bit.sv
  inputs: *id067
  is_signed: false
  module_name: submuladd_2_stage_unsigned_13_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_13_bit.sv
  inputs: *id067
  is_signed: false
  module_name: submuladd_3_stage_unsigned_13_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_14_bit.sv
  inputs: &id068
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: submuladd_0_stage_signed_14_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_14_bit.sv
  inputs: *id068
  is_signed: true
  module_name: submuladd_1_stage_signed_14_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_14_bit.sv
  inputs: *id068
  is_signed: true
  module_name: submuladd_2_stage_signed_14_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_14_bit.sv
  inputs: *id068
  is_signed: true
  module_name: submuladd_3_stage_signed_14_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_14_bit.sv
  inputs: *id068
  is_signed: false
  module_name: submuladd_0_stage_unsigned_14_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_14_bit.sv
  inputs: *id068
  is_signed: false
  module_name: submuladd_1_stage_unsigned_14_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_14_bit.sv
  inputs: *id068
  is_signed: false
  module_name: submuladd_2_stage_unsigned_14_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_14_bit.sv
  inputs: *id068
  is_signed: false
  module_name: submuladd_3_stage_unsigned_14_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_15_bit.sv
  inputs: &id069
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: submuladd_0_stage_signed_15_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_15_bit.sv
  inputs: *id069
  is_signed: true
  module_name: submuladd_1_stage_signed_15_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_15_bit.sv
  inputs: *id069
  is_signed: true
  module_name: submuladd_2_stage_signed_15_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_15_bit.sv
  inputs: *id069
  is_signed: true
  module_name: submuladd_3_stage_signed_15_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_15_bit.sv
  inputs: *id069
  is_signed: false
  module_name: submuladd_0_stage_unsigned_15_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_15_bit.sv
  inputs: *id069
  is_signed: false
  module_name: submuladd_1_stage_unsigned_15_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_15_bit.sv
  inputs: *id069
  is_signed: false
  module_name: submuladd_2_stage_unsigned_15_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_15_bit.sv
  inputs: *id069
  is_signed: false
  module_name: submuladd_3_stage_unsigned_15_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_16_bit.sv
  inputs: &id070
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: submuladd_0_stage_signed_16_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_16_bit.sv
  inputs: *id070
  is_signed: true
  module_name: submuladd_1_stage_signed_16_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_16_bit.sv
  inputs: *id070
  is_signed: true
  module_name: submuladd_2_stage_signed_16_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_16_bit.sv
  inputs: *id070
  is_signed: true
  module_name: submuladd_3_stage_signed_16_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_16_bit.sv
  inputs: *id070
  is_signed: false
  module_name: submuladd_0_stage_unsigned_16_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_16_bit.sv
  inputs: *id070
  is_signed: false
  module_name: submuladd_1_stage_unsigned_16_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_16_bit.sv
  inputs: *id070
  is_signed: false
  module_name: submuladd_2_stage_unsigned_16_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_16_bit.sv
  inputs: *id070
  is_signed: false
  module_name: submuladd_3_stage_unsigned_16_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_17_bit.sv
  inputs: &id071
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: submuladd_0_stage_signed_17_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_17_bit.sv
  inputs: *id071
  is_signed: true
  module_name: submuladd_1_stage_signed_17_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_17_bit.sv
  inputs: *id071
  is_signed: true
  module_name: submuladd_2_stage_signed_17_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_17_bit.sv
  inputs: *id071
  is_signed: true
  module_name: submuladd_3_stage_signed_17_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_17_bit.sv
  inputs: *id071
  is_signed: false
  module_name: submuladd_0_stage_unsigned_17_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_17_bit.sv
  inputs: *id071
  is_signed: false
  module_name: submuladd_1_stage_unsigned_17_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_17_bit.sv
  inputs: *id071
  is_signed: false
  module_name: submuladd_2_stage_unsigned_17_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_17_bit.sv
  inputs: *id071
  is_signed: false
  module_name: submuladd_3_stage_unsigned_17_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_signed_18_bit.sv
  inputs: &id072
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: submuladd_0_stage_signed_18_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_signed_18_bit.sv
  inputs: *id072
  is_signed: true
  module_name: submuladd_1_stage_signed_18_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_signed_18_bit.sv
  inputs: *id072
  is_signed: true
  module_name: submuladd_2_stage_signed_18_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_signed_18_bit.sv
  inputs: *id072
  is_signed: true
  module_name: submuladd_3_stage_signed_18_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_0_stage_unsigned_18_bit.sv
  inputs: *id072
  is_signed: false
  module_name: submuladd_0_stage_unsigned_18_bit
  stages: 0
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_1_stage_unsigned_18_bit.sv
  inputs: *id072
  is_signed: false
  module_name: submuladd_1_stage_unsigned_18_bit
  stages: 1
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_2_stage_unsigned_18_bit.sv
  inputs: *id072
  is_signed: false
  module_name: submuladd_2_stage_unsigned_18_bit
  stages: 2
  workload: submuladd
  xor_reduction: false
- backends: *id061
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuladd_3_stage_unsigned_18_bit.sv
  inputs: *id072
  is_signed: false
  module_name: submuladd_3_stage_unsigned_18_bit
  stages: 3
  workload: submuladd
  xor_reduction: false
- backends: &id073
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_8_bit.sv
  inputs: &id074
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: submulsub_0_stage_signed_8_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_8_bit.sv
  inputs: *id074
  is_signed: true
  module_name: submulsub_1_stage_signed_8_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_8_bit.sv
  inputs: *id074
  is_signed: true
  module_name: submulsub_2_stage_signed_8_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_8_bit.sv
  inputs: *id074
  is_signed: true
  module_name: submulsub_3_stage_signed_8_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_8_bit.sv
  inputs: *id074
  is_signed: false
  module_name: submulsub_0_stage_unsigned_8_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_8_bit.sv
  inputs: *id074
  is_signed: false
  module_name: submulsub_1_stage_unsigned_8_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_8_bit.sv
  inputs: *id074
  is_signed: false
  module_name: submulsub_2_stage_unsigned_8_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_8_bit.sv
  inputs: *id074
  is_signed: false
  module_name: submulsub_3_stage_unsigned_8_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_9_bit.sv
  inputs: &id075
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: submulsub_0_stage_signed_9_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_9_bit.sv
  inputs: *id075
  is_signed: true
  module_name: submulsub_1_stage_signed_9_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_9_bit.sv
  inputs: *id075
  is_signed: true
  module_name: submulsub_2_stage_signed_9_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_9_bit.sv
  inputs: *id075
  is_signed: true
  module_name: submulsub_3_stage_signed_9_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_9_bit.sv
  inputs: *id075
  is_signed: false
  module_name: submulsub_0_stage_unsigned_9_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_9_bit.sv
  inputs: *id075
  is_signed: false
  module_name: submulsub_1_stage_unsigned_9_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_9_bit.sv
  inputs: *id075
  is_signed: false
  module_name: submulsub_2_stage_unsigned_9_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_9_bit.sv
  inputs: *id075
  is_signed: false
  module_name: submulsub_3_stage_unsigned_9_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_10_bit.sv
  inputs: &id076
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: submulsub_0_stage_signed_10_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_10_bit.sv
  inputs: *id076
  is_signed: true
  module_name: submulsub_1_stage_signed_10_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_10_bit.sv
  inputs: *id076
  is_signed: true
  module_name: submulsub_2_stage_signed_10_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_10_bit.sv
  inputs: *id076
  is_signed: true
  module_name: submulsub_3_stage_signed_10_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_10_bit.sv
  inputs: *id076
  is_signed: false
  module_name: submulsub_0_stage_unsigned_10_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_10_bit.sv
  inputs: *id076
  is_signed: false
  module_name: submulsub_1_stage_unsigned_10_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_10_bit.sv
  inputs: *id076
  is_signed: false
  module_name: submulsub_2_stage_unsigned_10_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_10_bit.sv
  inputs: *id076
  is_signed: false
  module_name: submulsub_3_stage_unsigned_10_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_11_bit.sv
  inputs: &id077
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: submulsub_0_stage_signed_11_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_11_bit.sv
  inputs: *id077
  is_signed: true
  module_name: submulsub_1_stage_signed_11_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_11_bit.sv
  inputs: *id077
  is_signed: true
  module_name: submulsub_2_stage_signed_11_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_11_bit.sv
  inputs: *id077
  is_signed: true
  module_name: submulsub_3_stage_signed_11_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_11_bit.sv
  inputs: *id077
  is_signed: false
  module_name: submulsub_0_stage_unsigned_11_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_11_bit.sv
  inputs: *id077
  is_signed: false
  module_name: submulsub_1_stage_unsigned_11_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_11_bit.sv
  inputs: *id077
  is_signed: false
  module_name: submulsub_2_stage_unsigned_11_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_11_bit.sv
  inputs: *id077
  is_signed: false
  module_name: submulsub_3_stage_unsigned_11_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_12_bit.sv
  inputs: &id078
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: submulsub_0_stage_signed_12_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_12_bit.sv
  inputs: *id078
  is_signed: true
  module_name: submulsub_1_stage_signed_12_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_12_bit.sv
  inputs: *id078
  is_signed: true
  module_name: submulsub_2_stage_signed_12_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_12_bit.sv
  inputs: *id078
  is_signed: true
  module_name: submulsub_3_stage_signed_12_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_12_bit.sv
  inputs: *id078
  is_signed: false
  module_name: submulsub_0_stage_unsigned_12_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_12_bit.sv
  inputs: *id078
  is_signed: false
  module_name: submulsub_1_stage_unsigned_12_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_12_bit.sv
  inputs: *id078
  is_signed: false
  module_name: submulsub_2_stage_unsigned_12_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_12_bit.sv
  inputs: *id078
  is_signed: false
  module_name: submulsub_3_stage_unsigned_12_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_13_bit.sv
  inputs: &id079
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: submulsub_0_stage_signed_13_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_13_bit.sv
  inputs: *id079
  is_signed: true
  module_name: submulsub_1_stage_signed_13_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_13_bit.sv
  inputs: *id079
  is_signed: true
  module_name: submulsub_2_stage_signed_13_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_13_bit.sv
  inputs: *id079
  is_signed: true
  module_name: submulsub_3_stage_signed_13_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_13_bit.sv
  inputs: *id079
  is_signed: false
  module_name: submulsub_0_stage_unsigned_13_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_13_bit.sv
  inputs: *id079
  is_signed: false
  module_name: submulsub_1_stage_unsigned_13_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_13_bit.sv
  inputs: *id079
  is_signed: false
  module_name: submulsub_2_stage_unsigned_13_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_13_bit.sv
  inputs: *id079
  is_signed: false
  module_name: submulsub_3_stage_unsigned_13_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_14_bit.sv
  inputs: &id080
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: submulsub_0_stage_signed_14_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_14_bit.sv
  inputs: *id080
  is_signed: true
  module_name: submulsub_1_stage_signed_14_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_14_bit.sv
  inputs: *id080
  is_signed: true
  module_name: submulsub_2_stage_signed_14_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_14_bit.sv
  inputs: *id080
  is_signed: true
  module_name: submulsub_3_stage_signed_14_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_14_bit.sv
  inputs: *id080
  is_signed: false
  module_name: submulsub_0_stage_unsigned_14_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_14_bit.sv
  inputs: *id080
  is_signed: false
  module_name: submulsub_1_stage_unsigned_14_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_14_bit.sv
  inputs: *id080
  is_signed: false
  module_name: submulsub_2_stage_unsigned_14_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_14_bit.sv
  inputs: *id080
  is_signed: false
  module_name: submulsub_3_stage_unsigned_14_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_15_bit.sv
  inputs: &id081
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: submulsub_0_stage_signed_15_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_15_bit.sv
  inputs: *id081
  is_signed: true
  module_name: submulsub_1_stage_signed_15_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_15_bit.sv
  inputs: *id081
  is_signed: true
  module_name: submulsub_2_stage_signed_15_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_15_bit.sv
  inputs: *id081
  is_signed: true
  module_name: submulsub_3_stage_signed_15_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_15_bit.sv
  inputs: *id081
  is_signed: false
  module_name: submulsub_0_stage_unsigned_15_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_15_bit.sv
  inputs: *id081
  is_signed: false
  module_name: submulsub_1_stage_unsigned_15_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_15_bit.sv
  inputs: *id081
  is_signed: false
  module_name: submulsub_2_stage_unsigned_15_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_15_bit.sv
  inputs: *id081
  is_signed: false
  module_name: submulsub_3_stage_unsigned_15_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_16_bit.sv
  inputs: &id082
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: submulsub_0_stage_signed_16_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_16_bit.sv
  inputs: *id082
  is_signed: true
  module_name: submulsub_1_stage_signed_16_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_16_bit.sv
  inputs: *id082
  is_signed: true
  module_name: submulsub_2_stage_signed_16_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_16_bit.sv
  inputs: *id082
  is_signed: true
  module_name: submulsub_3_stage_signed_16_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_16_bit.sv
  inputs: *id082
  is_signed: false
  module_name: submulsub_0_stage_unsigned_16_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_16_bit.sv
  inputs: *id082
  is_signed: false
  module_name: submulsub_1_stage_unsigned_16_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_16_bit.sv
  inputs: *id082
  is_signed: false
  module_name: submulsub_2_stage_unsigned_16_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_16_bit.sv
  inputs: *id082
  is_signed: false
  module_name: submulsub_3_stage_unsigned_16_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_17_bit.sv
  inputs: &id083
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: submulsub_0_stage_signed_17_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_17_bit.sv
  inputs: *id083
  is_signed: true
  module_name: submulsub_1_stage_signed_17_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_17_bit.sv
  inputs: *id083
  is_signed: true
  module_name: submulsub_2_stage_signed_17_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_17_bit.sv
  inputs: *id083
  is_signed: true
  module_name: submulsub_3_stage_signed_17_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_17_bit.sv
  inputs: *id083
  is_signed: false
  module_name: submulsub_0_stage_unsigned_17_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_17_bit.sv
  inputs: *id083
  is_signed: false
  module_name: submulsub_1_stage_unsigned_17_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_17_bit.sv
  inputs: *id083
  is_signed: false
  module_name: submulsub_2_stage_unsigned_17_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_17_bit.sv
  inputs: *id083
  is_signed: false
  module_name: submulsub_3_stage_unsigned_17_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_signed_18_bit.sv
  inputs: &id084
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: submulsub_0_stage_signed_18_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_signed_18_bit.sv
  inputs: *id084
  is_signed: true
  module_name: submulsub_1_stage_signed_18_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_signed_18_bit.sv
  inputs: *id084
  is_signed: true
  module_name: submulsub_2_stage_signed_18_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_signed_18_bit.sv
  inputs: *id084
  is_signed: true
  module_name: submulsub_3_stage_signed_18_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_0_stage_unsigned_18_bit.sv
  inputs: *id084
  is_signed: false
  module_name: submulsub_0_stage_unsigned_18_bit
  stages: 0
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_1_stage_unsigned_18_bit.sv
  inputs: *id084
  is_signed: false
  module_name: submulsub_1_stage_unsigned_18_bit
  stages: 1
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_2_stage_unsigned_18_bit.sv
  inputs: *id084
  is_signed: false
  module_name: submulsub_2_stage_unsigned_18_bit
  stages: 2
  workload: submulsub
  xor_reduction: false
- backends: *id073
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulsub_3_stage_unsigned_18_bit.sv
  inputs: *id084
  is_signed: false
  module_name: submulsub_3_stage_unsigned_18_bit
  stages: 3
  workload: submulsub
  xor_reduction: false
- backends: &id085
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_8_bit.sv
  inputs: &id086
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: addmuland_0_stage_signed_8_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_8_bit.sv
  inputs: *id086
  is_signed: true
  module_name: addmuland_1_stage_signed_8_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_8_bit.sv
  inputs: *id086
  is_signed: true
  module_name: addmuland_2_stage_signed_8_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_8_bit.sv
  inputs: *id086
  is_signed: true
  module_name: addmuland_3_stage_signed_8_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_8_bit.sv
  inputs: *id086
  is_signed: false
  module_name: addmuland_0_stage_unsigned_8_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_8_bit.sv
  inputs: *id086
  is_signed: false
  module_name: addmuland_1_stage_unsigned_8_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_8_bit.sv
  inputs: *id086
  is_signed: false
  module_name: addmuland_2_stage_unsigned_8_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_8_bit.sv
  inputs: *id086
  is_signed: false
  module_name: addmuland_3_stage_unsigned_8_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_9_bit.sv
  inputs: &id087
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: addmuland_0_stage_signed_9_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_9_bit.sv
  inputs: *id087
  is_signed: true
  module_name: addmuland_1_stage_signed_9_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_9_bit.sv
  inputs: *id087
  is_signed: true
  module_name: addmuland_2_stage_signed_9_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_9_bit.sv
  inputs: *id087
  is_signed: true
  module_name: addmuland_3_stage_signed_9_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_9_bit.sv
  inputs: *id087
  is_signed: false
  module_name: addmuland_0_stage_unsigned_9_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_9_bit.sv
  inputs: *id087
  is_signed: false
  module_name: addmuland_1_stage_unsigned_9_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_9_bit.sv
  inputs: *id087
  is_signed: false
  module_name: addmuland_2_stage_unsigned_9_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_9_bit.sv
  inputs: *id087
  is_signed: false
  module_name: addmuland_3_stage_unsigned_9_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_10_bit.sv
  inputs: &id088
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: addmuland_0_stage_signed_10_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_10_bit.sv
  inputs: *id088
  is_signed: true
  module_name: addmuland_1_stage_signed_10_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_10_bit.sv
  inputs: *id088
  is_signed: true
  module_name: addmuland_2_stage_signed_10_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_10_bit.sv
  inputs: *id088
  is_signed: true
  module_name: addmuland_3_stage_signed_10_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_10_bit.sv
  inputs: *id088
  is_signed: false
  module_name: addmuland_0_stage_unsigned_10_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_10_bit.sv
  inputs: *id088
  is_signed: false
  module_name: addmuland_1_stage_unsigned_10_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_10_bit.sv
  inputs: *id088
  is_signed: false
  module_name: addmuland_2_stage_unsigned_10_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_10_bit.sv
  inputs: *id088
  is_signed: false
  module_name: addmuland_3_stage_unsigned_10_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_11_bit.sv
  inputs: &id089
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: addmuland_0_stage_signed_11_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_11_bit.sv
  inputs: *id089
  is_signed: true
  module_name: addmuland_1_stage_signed_11_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_11_bit.sv
  inputs: *id089
  is_signed: true
  module_name: addmuland_2_stage_signed_11_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_11_bit.sv
  inputs: *id089
  is_signed: true
  module_name: addmuland_3_stage_signed_11_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_11_bit.sv
  inputs: *id089
  is_signed: false
  module_name: addmuland_0_stage_unsigned_11_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_11_bit.sv
  inputs: *id089
  is_signed: false
  module_name: addmuland_1_stage_unsigned_11_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_11_bit.sv
  inputs: *id089
  is_signed: false
  module_name: addmuland_2_stage_unsigned_11_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_11_bit.sv
  inputs: *id089
  is_signed: false
  module_name: addmuland_3_stage_unsigned_11_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_12_bit.sv
  inputs: &id090
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: addmuland_0_stage_signed_12_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_12_bit.sv
  inputs: *id090
  is_signed: true
  module_name: addmuland_1_stage_signed_12_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_12_bit.sv
  inputs: *id090
  is_signed: true
  module_name: addmuland_2_stage_signed_12_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_12_bit.sv
  inputs: *id090
  is_signed: true
  module_name: addmuland_3_stage_signed_12_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_12_bit.sv
  inputs: *id090
  is_signed: false
  module_name: addmuland_0_stage_unsigned_12_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_12_bit.sv
  inputs: *id090
  is_signed: false
  module_name: addmuland_1_stage_unsigned_12_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_12_bit.sv
  inputs: *id090
  is_signed: false
  module_name: addmuland_2_stage_unsigned_12_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_12_bit.sv
  inputs: *id090
  is_signed: false
  module_name: addmuland_3_stage_unsigned_12_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_13_bit.sv
  inputs: &id091
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: addmuland_0_stage_signed_13_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_13_bit.sv
  inputs: *id091
  is_signed: true
  module_name: addmuland_1_stage_signed_13_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_13_bit.sv
  inputs: *id091
  is_signed: true
  module_name: addmuland_2_stage_signed_13_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_13_bit.sv
  inputs: *id091
  is_signed: true
  module_name: addmuland_3_stage_signed_13_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_13_bit.sv
  inputs: *id091
  is_signed: false
  module_name: addmuland_0_stage_unsigned_13_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_13_bit.sv
  inputs: *id091
  is_signed: false
  module_name: addmuland_1_stage_unsigned_13_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_13_bit.sv
  inputs: *id091
  is_signed: false
  module_name: addmuland_2_stage_unsigned_13_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_13_bit.sv
  inputs: *id091
  is_signed: false
  module_name: addmuland_3_stage_unsigned_13_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_14_bit.sv
  inputs: &id092
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: addmuland_0_stage_signed_14_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_14_bit.sv
  inputs: *id092
  is_signed: true
  module_name: addmuland_1_stage_signed_14_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_14_bit.sv
  inputs: *id092
  is_signed: true
  module_name: addmuland_2_stage_signed_14_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_14_bit.sv
  inputs: *id092
  is_signed: true
  module_name: addmuland_3_stage_signed_14_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_14_bit.sv
  inputs: *id092
  is_signed: false
  module_name: addmuland_0_stage_unsigned_14_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_14_bit.sv
  inputs: *id092
  is_signed: false
  module_name: addmuland_1_stage_unsigned_14_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_14_bit.sv
  inputs: *id092
  is_signed: false
  module_name: addmuland_2_stage_unsigned_14_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_14_bit.sv
  inputs: *id092
  is_signed: false
  module_name: addmuland_3_stage_unsigned_14_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_15_bit.sv
  inputs: &id093
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: addmuland_0_stage_signed_15_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_15_bit.sv
  inputs: *id093
  is_signed: true
  module_name: addmuland_1_stage_signed_15_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_15_bit.sv
  inputs: *id093
  is_signed: true
  module_name: addmuland_2_stage_signed_15_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_15_bit.sv
  inputs: *id093
  is_signed: true
  module_name: addmuland_3_stage_signed_15_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_15_bit.sv
  inputs: *id093
  is_signed: false
  module_name: addmuland_0_stage_unsigned_15_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_15_bit.sv
  inputs: *id093
  is_signed: false
  module_name: addmuland_1_stage_unsigned_15_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_15_bit.sv
  inputs: *id093
  is_signed: false
  module_name: addmuland_2_stage_unsigned_15_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_15_bit.sv
  inputs: *id093
  is_signed: false
  module_name: addmuland_3_stage_unsigned_15_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_16_bit.sv
  inputs: &id094
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: addmuland_0_stage_signed_16_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_16_bit.sv
  inputs: *id094
  is_signed: true
  module_name: addmuland_1_stage_signed_16_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_16_bit.sv
  inputs: *id094
  is_signed: true
  module_name: addmuland_2_stage_signed_16_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_16_bit.sv
  inputs: *id094
  is_signed: true
  module_name: addmuland_3_stage_signed_16_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_16_bit.sv
  inputs: *id094
  is_signed: false
  module_name: addmuland_0_stage_unsigned_16_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_16_bit.sv
  inputs: *id094
  is_signed: false
  module_name: addmuland_1_stage_unsigned_16_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_16_bit.sv
  inputs: *id094
  is_signed: false
  module_name: addmuland_2_stage_unsigned_16_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_16_bit.sv
  inputs: *id094
  is_signed: false
  module_name: addmuland_3_stage_unsigned_16_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_17_bit.sv
  inputs: &id095
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: addmuland_0_stage_signed_17_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_17_bit.sv
  inputs: *id095
  is_signed: true
  module_name: addmuland_1_stage_signed_17_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_17_bit.sv
  inputs: *id095
  is_signed: true
  module_name: addmuland_2_stage_signed_17_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_17_bit.sv
  inputs: *id095
  is_signed: true
  module_name: addmuland_3_stage_signed_17_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_17_bit.sv
  inputs: *id095
  is_signed: false
  module_name: addmuland_0_stage_unsigned_17_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_17_bit.sv
  inputs: *id095
  is_signed: false
  module_name: addmuland_1_stage_unsigned_17_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_17_bit.sv
  inputs: *id095
  is_signed: false
  module_name: addmuland_2_stage_unsigned_17_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_17_bit.sv
  inputs: *id095
  is_signed: false
  module_name: addmuland_3_stage_unsigned_17_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_signed_18_bit.sv
  inputs: &id096
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: addmuland_0_stage_signed_18_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_signed_18_bit.sv
  inputs: *id096
  is_signed: true
  module_name: addmuland_1_stage_signed_18_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_signed_18_bit.sv
  inputs: *id096
  is_signed: true
  module_name: addmuland_2_stage_signed_18_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_signed_18_bit.sv
  inputs: *id096
  is_signed: true
  module_name: addmuland_3_stage_signed_18_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_0_stage_unsigned_18_bit.sv
  inputs: *id096
  is_signed: false
  module_name: addmuland_0_stage_unsigned_18_bit
  stages: 0
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_1_stage_unsigned_18_bit.sv
  inputs: *id096
  is_signed: false
  module_name: addmuland_1_stage_unsigned_18_bit
  stages: 1
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_2_stage_unsigned_18_bit.sv
  inputs: *id096
  is_signed: false
  module_name: addmuland_2_stage_unsigned_18_bit
  stages: 2
  workload: addmuland
  xor_reduction: false
- backends: *id085
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmuland_3_stage_unsigned_18_bit.sv
  inputs: *id096
  is_signed: false
  module_name: addmuland_3_stage_unsigned_18_bit
  stages: 3
  workload: addmuland
  xor_reduction: false
- backends: &id097
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_8_bit.sv
  inputs: &id098
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: submuland_0_stage_signed_8_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_8_bit.sv
  inputs: *id098
  is_signed: true
  module_name: submuland_1_stage_signed_8_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_8_bit.sv
  inputs: *id098
  is_signed: true
  module_name: submuland_2_stage_signed_8_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_8_bit.sv
  inputs: *id098
  is_signed: true
  module_name: submuland_3_stage_signed_8_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_8_bit.sv
  inputs: *id098
  is_signed: false
  module_name: submuland_0_stage_unsigned_8_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_8_bit.sv
  inputs: *id098
  is_signed: false
  module_name: submuland_1_stage_unsigned_8_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_8_bit.sv
  inputs: *id098
  is_signed: false
  module_name: submuland_2_stage_unsigned_8_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_8_bit.sv
  inputs: *id098
  is_signed: false
  module_name: submuland_3_stage_unsigned_8_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_9_bit.sv
  inputs: &id099
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: submuland_0_stage_signed_9_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_9_bit.sv
  inputs: *id099
  is_signed: true
  module_name: submuland_1_stage_signed_9_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_9_bit.sv
  inputs: *id099
  is_signed: true
  module_name: submuland_2_stage_signed_9_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_9_bit.sv
  inputs: *id099
  is_signed: true
  module_name: submuland_3_stage_signed_9_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_9_bit.sv
  inputs: *id099
  is_signed: false
  module_name: submuland_0_stage_unsigned_9_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_9_bit.sv
  inputs: *id099
  is_signed: false
  module_name: submuland_1_stage_unsigned_9_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_9_bit.sv
  inputs: *id099
  is_signed: false
  module_name: submuland_2_stage_unsigned_9_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_9_bit.sv
  inputs: *id099
  is_signed: false
  module_name: submuland_3_stage_unsigned_9_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_10_bit.sv
  inputs: &id100
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: submuland_0_stage_signed_10_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_10_bit.sv
  inputs: *id100
  is_signed: true
  module_name: submuland_1_stage_signed_10_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_10_bit.sv
  inputs: *id100
  is_signed: true
  module_name: submuland_2_stage_signed_10_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_10_bit.sv
  inputs: *id100
  is_signed: true
  module_name: submuland_3_stage_signed_10_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_10_bit.sv
  inputs: *id100
  is_signed: false
  module_name: submuland_0_stage_unsigned_10_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_10_bit.sv
  inputs: *id100
  is_signed: false
  module_name: submuland_1_stage_unsigned_10_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_10_bit.sv
  inputs: *id100
  is_signed: false
  module_name: submuland_2_stage_unsigned_10_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_10_bit.sv
  inputs: *id100
  is_signed: false
  module_name: submuland_3_stage_unsigned_10_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_11_bit.sv
  inputs: &id101
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: submuland_0_stage_signed_11_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_11_bit.sv
  inputs: *id101
  is_signed: true
  module_name: submuland_1_stage_signed_11_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_11_bit.sv
  inputs: *id101
  is_signed: true
  module_name: submuland_2_stage_signed_11_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_11_bit.sv
  inputs: *id101
  is_signed: true
  module_name: submuland_3_stage_signed_11_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_11_bit.sv
  inputs: *id101
  is_signed: false
  module_name: submuland_0_stage_unsigned_11_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_11_bit.sv
  inputs: *id101
  is_signed: false
  module_name: submuland_1_stage_unsigned_11_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_11_bit.sv
  inputs: *id101
  is_signed: false
  module_name: submuland_2_stage_unsigned_11_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_11_bit.sv
  inputs: *id101
  is_signed: false
  module_name: submuland_3_stage_unsigned_11_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_12_bit.sv
  inputs: &id102
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: submuland_0_stage_signed_12_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_12_bit.sv
  inputs: *id102
  is_signed: true
  module_name: submuland_1_stage_signed_12_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_12_bit.sv
  inputs: *id102
  is_signed: true
  module_name: submuland_2_stage_signed_12_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_12_bit.sv
  inputs: *id102
  is_signed: true
  module_name: submuland_3_stage_signed_12_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_12_bit.sv
  inputs: *id102
  is_signed: false
  module_name: submuland_0_stage_unsigned_12_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_12_bit.sv
  inputs: *id102
  is_signed: false
  module_name: submuland_1_stage_unsigned_12_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_12_bit.sv
  inputs: *id102
  is_signed: false
  module_name: submuland_2_stage_unsigned_12_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_12_bit.sv
  inputs: *id102
  is_signed: false
  module_name: submuland_3_stage_unsigned_12_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_13_bit.sv
  inputs: &id103
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: submuland_0_stage_signed_13_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_13_bit.sv
  inputs: *id103
  is_signed: true
  module_name: submuland_1_stage_signed_13_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_13_bit.sv
  inputs: *id103
  is_signed: true
  module_name: submuland_2_stage_signed_13_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_13_bit.sv
  inputs: *id103
  is_signed: true
  module_name: submuland_3_stage_signed_13_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_13_bit.sv
  inputs: *id103
  is_signed: false
  module_name: submuland_0_stage_unsigned_13_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_13_bit.sv
  inputs: *id103
  is_signed: false
  module_name: submuland_1_stage_unsigned_13_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_13_bit.sv
  inputs: *id103
  is_signed: false
  module_name: submuland_2_stage_unsigned_13_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_13_bit.sv
  inputs: *id103
  is_signed: false
  module_name: submuland_3_stage_unsigned_13_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_14_bit.sv
  inputs: &id104
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: submuland_0_stage_signed_14_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_14_bit.sv
  inputs: *id104
  is_signed: true
  module_name: submuland_1_stage_signed_14_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_14_bit.sv
  inputs: *id104
  is_signed: true
  module_name: submuland_2_stage_signed_14_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_14_bit.sv
  inputs: *id104
  is_signed: true
  module_name: submuland_3_stage_signed_14_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_14_bit.sv
  inputs: *id104
  is_signed: false
  module_name: submuland_0_stage_unsigned_14_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_14_bit.sv
  inputs: *id104
  is_signed: false
  module_name: submuland_1_stage_unsigned_14_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_14_bit.sv
  inputs: *id104
  is_signed: false
  module_name: submuland_2_stage_unsigned_14_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_14_bit.sv
  inputs: *id104
  is_signed: false
  module_name: submuland_3_stage_unsigned_14_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_15_bit.sv
  inputs: &id105
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: submuland_0_stage_signed_15_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_15_bit.sv
  inputs: *id105
  is_signed: true
  module_name: submuland_1_stage_signed_15_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_15_bit.sv
  inputs: *id105
  is_signed: true
  module_name: submuland_2_stage_signed_15_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_15_bit.sv
  inputs: *id105
  is_signed: true
  module_name: submuland_3_stage_signed_15_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_15_bit.sv
  inputs: *id105
  is_signed: false
  module_name: submuland_0_stage_unsigned_15_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_15_bit.sv
  inputs: *id105
  is_signed: false
  module_name: submuland_1_stage_unsigned_15_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_15_bit.sv
  inputs: *id105
  is_signed: false
  module_name: submuland_2_stage_unsigned_15_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_15_bit.sv
  inputs: *id105
  is_signed: false
  module_name: submuland_3_stage_unsigned_15_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_16_bit.sv
  inputs: &id106
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: submuland_0_stage_signed_16_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_16_bit.sv
  inputs: *id106
  is_signed: true
  module_name: submuland_1_stage_signed_16_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_16_bit.sv
  inputs: *id106
  is_signed: true
  module_name: submuland_2_stage_signed_16_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_16_bit.sv
  inputs: *id106
  is_signed: true
  module_name: submuland_3_stage_signed_16_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_16_bit.sv
  inputs: *id106
  is_signed: false
  module_name: submuland_0_stage_unsigned_16_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_16_bit.sv
  inputs: *id106
  is_signed: false
  module_name: submuland_1_stage_unsigned_16_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_16_bit.sv
  inputs: *id106
  is_signed: false
  module_name: submuland_2_stage_unsigned_16_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_16_bit.sv
  inputs: *id106
  is_signed: false
  module_name: submuland_3_stage_unsigned_16_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_17_bit.sv
  inputs: &id107
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: submuland_0_stage_signed_17_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_17_bit.sv
  inputs: *id107
  is_signed: true
  module_name: submuland_1_stage_signed_17_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_17_bit.sv
  inputs: *id107
  is_signed: true
  module_name: submuland_2_stage_signed_17_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_17_bit.sv
  inputs: *id107
  is_signed: true
  module_name: submuland_3_stage_signed_17_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_17_bit.sv
  inputs: *id107
  is_signed: false
  module_name: submuland_0_stage_unsigned_17_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_17_bit.sv
  inputs: *id107
  is_signed: false
  module_name: submuland_1_stage_unsigned_17_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_17_bit.sv
  inputs: *id107
  is_signed: false
  module_name: submuland_2_stage_unsigned_17_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_17_bit.sv
  inputs: *id107
  is_signed: false
  module_name: submuland_3_stage_unsigned_17_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_signed_18_bit.sv
  inputs: &id108
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: submuland_0_stage_signed_18_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_signed_18_bit.sv
  inputs: *id108
  is_signed: true
  module_name: submuland_1_stage_signed_18_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_signed_18_bit.sv
  inputs: *id108
  is_signed: true
  module_name: submuland_2_stage_signed_18_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_signed_18_bit.sv
  inputs: *id108
  is_signed: true
  module_name: submuland_3_stage_signed_18_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_0_stage_unsigned_18_bit.sv
  inputs: *id108
  is_signed: false
  module_name: submuland_0_stage_unsigned_18_bit
  stages: 0
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_1_stage_unsigned_18_bit.sv
  inputs: *id108
  is_signed: false
  module_name: submuland_1_stage_unsigned_18_bit
  stages: 1
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_2_stage_unsigned_18_bit.sv
  inputs: *id108
  is_signed: false
  module_name: submuland_2_stage_unsigned_18_bit
  stages: 2
  workload: submuland
  xor_reduction: false
- backends: *id097
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submuland_3_stage_unsigned_18_bit.sv
  inputs: *id108
  is_signed: false
  module_name: submuland_3_stage_unsigned_18_bit
  stages: 3
  workload: submuland
  xor_reduction: false
- backends: &id109
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_8_bit.sv
  inputs: &id110
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: addmulor_0_stage_signed_8_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_8_bit.sv
  inputs: *id110
  is_signed: true
  module_name: addmulor_1_stage_signed_8_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_8_bit.sv
  inputs: *id110
  is_signed: true
  module_name: addmulor_2_stage_signed_8_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_8_bit.sv
  inputs: *id110
  is_signed: true
  module_name: addmulor_3_stage_signed_8_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_8_bit.sv
  inputs: *id110
  is_signed: false
  module_name: addmulor_0_stage_unsigned_8_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_8_bit.sv
  inputs: *id110
  is_signed: false
  module_name: addmulor_1_stage_unsigned_8_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_8_bit.sv
  inputs: *id110
  is_signed: false
  module_name: addmulor_2_stage_unsigned_8_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_8_bit.sv
  inputs: *id110
  is_signed: false
  module_name: addmulor_3_stage_unsigned_8_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_9_bit.sv
  inputs: &id111
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: addmulor_0_stage_signed_9_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_9_bit.sv
  inputs: *id111
  is_signed: true
  module_name: addmulor_1_stage_signed_9_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_9_bit.sv
  inputs: *id111
  is_signed: true
  module_name: addmulor_2_stage_signed_9_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_9_bit.sv
  inputs: *id111
  is_signed: true
  module_name: addmulor_3_stage_signed_9_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_9_bit.sv
  inputs: *id111
  is_signed: false
  module_name: addmulor_0_stage_unsigned_9_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_9_bit.sv
  inputs: *id111
  is_signed: false
  module_name: addmulor_1_stage_unsigned_9_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_9_bit.sv
  inputs: *id111
  is_signed: false
  module_name: addmulor_2_stage_unsigned_9_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 9
  expect_fail:
  - lakeroad-xilinx
  - vivado
  - yosys-xilinx
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_9_bit.sv
  inputs: *id111
  is_signed: false
  module_name: addmulor_3_stage_unsigned_9_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_10_bit.sv
  inputs: &id112
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: addmulor_0_stage_signed_10_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_10_bit.sv
  inputs: *id112
  is_signed: true
  module_name: addmulor_1_stage_signed_10_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_10_bit.sv
  inputs: *id112
  is_signed: true
  module_name: addmulor_2_stage_signed_10_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_10_bit.sv
  inputs: *id112
  is_signed: true
  module_name: addmulor_3_stage_signed_10_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_10_bit.sv
  inputs: *id112
  is_signed: false
  module_name: addmulor_0_stage_unsigned_10_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_10_bit.sv
  inputs: *id112
  is_signed: false
  module_name: addmulor_1_stage_unsigned_10_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_10_bit.sv
  inputs: *id112
  is_signed: false
  module_name: addmulor_2_stage_unsigned_10_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_10_bit.sv
  inputs: *id112
  is_signed: false
  module_name: addmulor_3_stage_unsigned_10_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_11_bit.sv
  inputs: &id113
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: addmulor_0_stage_signed_11_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_11_bit.sv
  inputs: *id113
  is_signed: true
  module_name: addmulor_1_stage_signed_11_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_11_bit.sv
  inputs: *id113
  is_signed: true
  module_name: addmulor_2_stage_signed_11_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_11_bit.sv
  inputs: *id113
  is_signed: true
  module_name: addmulor_3_stage_signed_11_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_11_bit.sv
  inputs: *id113
  is_signed: false
  module_name: addmulor_0_stage_unsigned_11_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_11_bit.sv
  inputs: *id113
  is_signed: false
  module_name: addmulor_1_stage_unsigned_11_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_11_bit.sv
  inputs: *id113
  is_signed: false
  module_name: addmulor_2_stage_unsigned_11_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_11_bit.sv
  inputs: *id113
  is_signed: false
  module_name: addmulor_3_stage_unsigned_11_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_12_bit.sv
  inputs: &id114
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: addmulor_0_stage_signed_12_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_12_bit.sv
  inputs: *id114
  is_signed: true
  module_name: addmulor_1_stage_signed_12_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_12_bit.sv
  inputs: *id114
  is_signed: true
  module_name: addmulor_2_stage_signed_12_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_12_bit.sv
  inputs: *id114
  is_signed: true
  module_name: addmulor_3_stage_signed_12_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_12_bit.sv
  inputs: *id114
  is_signed: false
  module_name: addmulor_0_stage_unsigned_12_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_12_bit.sv
  inputs: *id114
  is_signed: false
  module_name: addmulor_1_stage_unsigned_12_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_12_bit.sv
  inputs: *id114
  is_signed: false
  module_name: addmulor_2_stage_unsigned_12_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_12_bit.sv
  inputs: *id114
  is_signed: false
  module_name: addmulor_3_stage_unsigned_12_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_13_bit.sv
  inputs: &id115
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: addmulor_0_stage_signed_13_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_13_bit.sv
  inputs: *id115
  is_signed: true
  module_name: addmulor_1_stage_signed_13_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_13_bit.sv
  inputs: *id115
  is_signed: true
  module_name: addmulor_2_stage_signed_13_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_13_bit.sv
  inputs: *id115
  is_signed: true
  module_name: addmulor_3_stage_signed_13_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_13_bit.sv
  inputs: *id115
  is_signed: false
  module_name: addmulor_0_stage_unsigned_13_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_13_bit.sv
  inputs: *id115
  is_signed: false
  module_name: addmulor_1_stage_unsigned_13_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_13_bit.sv
  inputs: *id115
  is_signed: false
  module_name: addmulor_2_stage_unsigned_13_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_13_bit.sv
  inputs: *id115
  is_signed: false
  module_name: addmulor_3_stage_unsigned_13_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_14_bit.sv
  inputs: &id116
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: addmulor_0_stage_signed_14_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_14_bit.sv
  inputs: *id116
  is_signed: true
  module_name: addmulor_1_stage_signed_14_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_14_bit.sv
  inputs: *id116
  is_signed: true
  module_name: addmulor_2_stage_signed_14_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_14_bit.sv
  inputs: *id116
  is_signed: true
  module_name: addmulor_3_stage_signed_14_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_14_bit.sv
  inputs: *id116
  is_signed: false
  module_name: addmulor_0_stage_unsigned_14_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_14_bit.sv
  inputs: *id116
  is_signed: false
  module_name: addmulor_1_stage_unsigned_14_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_14_bit.sv
  inputs: *id116
  is_signed: false
  module_name: addmulor_2_stage_unsigned_14_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_14_bit.sv
  inputs: *id116
  is_signed: false
  module_name: addmulor_3_stage_unsigned_14_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_15_bit.sv
  inputs: &id117
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: addmulor_0_stage_signed_15_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_15_bit.sv
  inputs: *id117
  is_signed: true
  module_name: addmulor_1_stage_signed_15_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_15_bit.sv
  inputs: *id117
  is_signed: true
  module_name: addmulor_2_stage_signed_15_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_15_bit.sv
  inputs: *id117
  is_signed: true
  module_name: addmulor_3_stage_signed_15_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_15_bit.sv
  inputs: *id117
  is_signed: false
  module_name: addmulor_0_stage_unsigned_15_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_15_bit.sv
  inputs: *id117
  is_signed: false
  module_name: addmulor_1_stage_unsigned_15_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_15_bit.sv
  inputs: *id117
  is_signed: false
  module_name: addmulor_2_stage_unsigned_15_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_15_bit.sv
  inputs: *id117
  is_signed: false
  module_name: addmulor_3_stage_unsigned_15_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_16_bit.sv
  inputs: &id118
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: addmulor_0_stage_signed_16_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_16_bit.sv
  inputs: *id118
  is_signed: true
  module_name: addmulor_1_stage_signed_16_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_16_bit.sv
  inputs: *id118
  is_signed: true
  module_name: addmulor_2_stage_signed_16_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_16_bit.sv
  inputs: *id118
  is_signed: true
  module_name: addmulor_3_stage_signed_16_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_16_bit.sv
  inputs: *id118
  is_signed: false
  module_name: addmulor_0_stage_unsigned_16_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_16_bit.sv
  inputs: *id118
  is_signed: false
  module_name: addmulor_1_stage_unsigned_16_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_16_bit.sv
  inputs: *id118
  is_signed: false
  module_name: addmulor_2_stage_unsigned_16_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_16_bit.sv
  inputs: *id118
  is_signed: false
  module_name: addmulor_3_stage_unsigned_16_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_17_bit.sv
  inputs: &id119
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: addmulor_0_stage_signed_17_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_17_bit.sv
  inputs: *id119
  is_signed: true
  module_name: addmulor_1_stage_signed_17_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_17_bit.sv
  inputs: *id119
  is_signed: true
  module_name: addmulor_2_stage_signed_17_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_17_bit.sv
  inputs: *id119
  is_signed: true
  module_name: addmulor_3_stage_signed_17_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_17_bit.sv
  inputs: *id119
  is_signed: false
  module_name: addmulor_0_stage_unsigned_17_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_17_bit.sv
  inputs: *id119
  is_signed: false
  module_name: addmulor_1_stage_unsigned_17_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_17_bit.sv
  inputs: *id119
  is_signed: false
  module_name: addmulor_2_stage_unsigned_17_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_17_bit.sv
  inputs: *id119
  is_signed: false
  module_name: addmulor_3_stage_unsigned_17_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_signed_18_bit.sv
  inputs: &id120
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: addmulor_0_stage_signed_18_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_signed_18_bit.sv
  inputs: *id120
  is_signed: true
  module_name: addmulor_1_stage_signed_18_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_signed_18_bit.sv
  inputs: *id120
  is_signed: true
  module_name: addmulor_2_stage_signed_18_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_signed_18_bit.sv
  inputs: *id120
  is_signed: true
  module_name: addmulor_3_stage_signed_18_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_0_stage_unsigned_18_bit.sv
  inputs: *id120
  is_signed: false
  module_name: addmulor_0_stage_unsigned_18_bit
  stages: 0
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_1_stage_unsigned_18_bit.sv
  inputs: *id120
  is_signed: false
  module_name: addmulor_1_stage_unsigned_18_bit
  stages: 1
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_2_stage_unsigned_18_bit.sv
  inputs: *id120
  is_signed: false
  module_name: addmulor_2_stage_unsigned_18_bit
  stages: 2
  workload: addmulor
  xor_reduction: false
- backends: *id109
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulor_3_stage_unsigned_18_bit.sv
  inputs: *id120
  is_signed: false
  module_name: addmulor_3_stage_unsigned_18_bit
  stages: 3
  workload: addmulor
  xor_reduction: false
- backends: &id121
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_8_bit.sv
  inputs: &id122
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: presubmul_0_stage_signed_8_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_8_bit.sv
  inputs: *id122
  is_signed: true
  module_name: presubmul_1_stage_signed_8_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_8_bit.sv
  inputs: *id122
  is_signed: true
  module_name: presubmul_2_stage_signed_8_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_8_bit.sv
  inputs: *id122
  is_signed: true
  module_name: presubmul_3_stage_signed_8_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_8_bit.sv
  inputs: *id122
  is_signed: false
  module_name: presubmul_0_stage_unsigned_8_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_8_bit.sv
  inputs: *id122
  is_signed: false
  module_name: presubmul_1_stage_unsigned_8_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_8_bit.sv
  inputs: *id122
  is_signed: false
  module_name: presubmul_2_stage_unsigned_8_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_8_bit.sv
  inputs: *id122
  is_signed: false
  module_name: presubmul_3_stage_unsigned_8_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_9_bit.sv
  inputs: &id123
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: presubmul_0_stage_signed_9_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_9_bit.sv
  inputs: *id123
  is_signed: true
  module_name: presubmul_1_stage_signed_9_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_9_bit.sv
  inputs: *id123
  is_signed: true
  module_name: presubmul_2_stage_signed_9_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_9_bit.sv
  inputs: *id123
  is_signed: true
  module_name: presubmul_3_stage_signed_9_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_9_bit.sv
  inputs: *id123
  is_signed: false
  module_name: presubmul_0_stage_unsigned_9_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_9_bit.sv
  inputs: *id123
  is_signed: false
  module_name: presubmul_1_stage_unsigned_9_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_9_bit.sv
  inputs: *id123
  is_signed: false
  module_name: presubmul_2_stage_unsigned_9_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_9_bit.sv
  inputs: *id123
  is_signed: false
  module_name: presubmul_3_stage_unsigned_9_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_10_bit.sv
  inputs: &id124
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: presubmul_0_stage_signed_10_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_10_bit.sv
  inputs: *id124
  is_signed: true
  module_name: presubmul_1_stage_signed_10_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_10_bit.sv
  inputs: *id124
  is_signed: true
  module_name: presubmul_2_stage_signed_10_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_10_bit.sv
  inputs: *id124
  is_signed: true
  module_name: presubmul_3_stage_signed_10_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_10_bit.sv
  inputs: *id124
  is_signed: false
  module_name: presubmul_0_stage_unsigned_10_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_10_bit.sv
  inputs: *id124
  is_signed: false
  module_name: presubmul_1_stage_unsigned_10_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_10_bit.sv
  inputs: *id124
  is_signed: false
  module_name: presubmul_2_stage_unsigned_10_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_10_bit.sv
  inputs: *id124
  is_signed: false
  module_name: presubmul_3_stage_unsigned_10_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_11_bit.sv
  inputs: &id125
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: presubmul_0_stage_signed_11_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_11_bit.sv
  inputs: *id125
  is_signed: true
  module_name: presubmul_1_stage_signed_11_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_11_bit.sv
  inputs: *id125
  is_signed: true
  module_name: presubmul_2_stage_signed_11_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_11_bit.sv
  inputs: *id125
  is_signed: true
  module_name: presubmul_3_stage_signed_11_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_11_bit.sv
  inputs: *id125
  is_signed: false
  module_name: presubmul_0_stage_unsigned_11_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_11_bit.sv
  inputs: *id125
  is_signed: false
  module_name: presubmul_1_stage_unsigned_11_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_11_bit.sv
  inputs: *id125
  is_signed: false
  module_name: presubmul_2_stage_unsigned_11_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_11_bit.sv
  inputs: *id125
  is_signed: false
  module_name: presubmul_3_stage_unsigned_11_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_12_bit.sv
  inputs: &id126
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: presubmul_0_stage_signed_12_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_12_bit.sv
  inputs: *id126
  is_signed: true
  module_name: presubmul_1_stage_signed_12_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_12_bit.sv
  inputs: *id126
  is_signed: true
  module_name: presubmul_2_stage_signed_12_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_12_bit.sv
  inputs: *id126
  is_signed: true
  module_name: presubmul_3_stage_signed_12_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_12_bit.sv
  inputs: *id126
  is_signed: false
  module_name: presubmul_0_stage_unsigned_12_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_12_bit.sv
  inputs: *id126
  is_signed: false
  module_name: presubmul_1_stage_unsigned_12_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_12_bit.sv
  inputs: *id126
  is_signed: false
  module_name: presubmul_2_stage_unsigned_12_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_12_bit.sv
  inputs: *id126
  is_signed: false
  module_name: presubmul_3_stage_unsigned_12_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_13_bit.sv
  inputs: &id127
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: presubmul_0_stage_signed_13_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_13_bit.sv
  inputs: *id127
  is_signed: true
  module_name: presubmul_1_stage_signed_13_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_13_bit.sv
  inputs: *id127
  is_signed: true
  module_name: presubmul_2_stage_signed_13_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_13_bit.sv
  inputs: *id127
  is_signed: true
  module_name: presubmul_3_stage_signed_13_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_13_bit.sv
  inputs: *id127
  is_signed: false
  module_name: presubmul_0_stage_unsigned_13_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_13_bit.sv
  inputs: *id127
  is_signed: false
  module_name: presubmul_1_stage_unsigned_13_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_13_bit.sv
  inputs: *id127
  is_signed: false
  module_name: presubmul_2_stage_unsigned_13_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_13_bit.sv
  inputs: *id127
  is_signed: false
  module_name: presubmul_3_stage_unsigned_13_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_14_bit.sv
  inputs: &id128
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: presubmul_0_stage_signed_14_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_14_bit.sv
  inputs: *id128
  is_signed: true
  module_name: presubmul_1_stage_signed_14_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_14_bit.sv
  inputs: *id128
  is_signed: true
  module_name: presubmul_2_stage_signed_14_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_14_bit.sv
  inputs: *id128
  is_signed: true
  module_name: presubmul_3_stage_signed_14_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_14_bit.sv
  inputs: *id128
  is_signed: false
  module_name: presubmul_0_stage_unsigned_14_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_14_bit.sv
  inputs: *id128
  is_signed: false
  module_name: presubmul_1_stage_unsigned_14_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_14_bit.sv
  inputs: *id128
  is_signed: false
  module_name: presubmul_2_stage_unsigned_14_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_14_bit.sv
  inputs: *id128
  is_signed: false
  module_name: presubmul_3_stage_unsigned_14_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_15_bit.sv
  inputs: &id129
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: presubmul_0_stage_signed_15_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_15_bit.sv
  inputs: *id129
  is_signed: true
  module_name: presubmul_1_stage_signed_15_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_15_bit.sv
  inputs: *id129
  is_signed: true
  module_name: presubmul_2_stage_signed_15_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_15_bit.sv
  inputs: *id129
  is_signed: true
  module_name: presubmul_3_stage_signed_15_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_15_bit.sv
  inputs: *id129
  is_signed: false
  module_name: presubmul_0_stage_unsigned_15_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_15_bit.sv
  inputs: *id129
  is_signed: false
  module_name: presubmul_1_stage_unsigned_15_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_15_bit.sv
  inputs: *id129
  is_signed: false
  module_name: presubmul_2_stage_unsigned_15_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_15_bit.sv
  inputs: *id129
  is_signed: false
  module_name: presubmul_3_stage_unsigned_15_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_16_bit.sv
  inputs: &id130
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: presubmul_0_stage_signed_16_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_16_bit.sv
  inputs: *id130
  is_signed: true
  module_name: presubmul_1_stage_signed_16_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_16_bit.sv
  inputs: *id130
  is_signed: true
  module_name: presubmul_2_stage_signed_16_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_16_bit.sv
  inputs: *id130
  is_signed: true
  module_name: presubmul_3_stage_signed_16_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_16_bit.sv
  inputs: *id130
  is_signed: false
  module_name: presubmul_0_stage_unsigned_16_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_16_bit.sv
  inputs: *id130
  is_signed: false
  module_name: presubmul_1_stage_unsigned_16_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_16_bit.sv
  inputs: *id130
  is_signed: false
  module_name: presubmul_2_stage_unsigned_16_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_16_bit.sv
  inputs: *id130
  is_signed: false
  module_name: presubmul_3_stage_unsigned_16_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_17_bit.sv
  inputs: &id131
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: presubmul_0_stage_signed_17_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_17_bit.sv
  inputs: *id131
  is_signed: true
  module_name: presubmul_1_stage_signed_17_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_17_bit.sv
  inputs: *id131
  is_signed: true
  module_name: presubmul_2_stage_signed_17_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_17_bit.sv
  inputs: *id131
  is_signed: true
  module_name: presubmul_3_stage_signed_17_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_17_bit.sv
  inputs: *id131
  is_signed: false
  module_name: presubmul_0_stage_unsigned_17_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_17_bit.sv
  inputs: *id131
  is_signed: false
  module_name: presubmul_1_stage_unsigned_17_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_17_bit.sv
  inputs: *id131
  is_signed: false
  module_name: presubmul_2_stage_unsigned_17_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_17_bit.sv
  inputs: *id131
  is_signed: false
  module_name: presubmul_3_stage_unsigned_17_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_signed_18_bit.sv
  inputs: &id132
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: presubmul_0_stage_signed_18_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_signed_18_bit.sv
  inputs: *id132
  is_signed: true
  module_name: presubmul_1_stage_signed_18_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_signed_18_bit.sv
  inputs: *id132
  is_signed: true
  module_name: presubmul_2_stage_signed_18_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_signed_18_bit.sv
  inputs: *id132
  is_signed: true
  module_name: presubmul_3_stage_signed_18_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_0_stage_unsigned_18_bit.sv
  inputs: *id132
  is_signed: false
  module_name: presubmul_0_stage_unsigned_18_bit
  stages: 0
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_1_stage_unsigned_18_bit.sv
  inputs: *id132
  is_signed: false
  module_name: presubmul_1_stage_unsigned_18_bit
  stages: 1
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_2_stage_unsigned_18_bit.sv
  inputs: *id132
  is_signed: false
  module_name: presubmul_2_stage_unsigned_18_bit
  stages: 2
  workload: presubmul
  xor_reduction: false
- backends: *id121
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/presubmul_3_stage_unsigned_18_bit.sv
  inputs: *id132
  is_signed: false
  module_name: presubmul_3_stage_unsigned_18_bit
  stages: 3
  workload: presubmul
  xor_reduction: false
- backends: &id133
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_8_bit.sv
  inputs: &id134
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: submulor_0_stage_signed_8_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_8_bit.sv
  inputs: *id134
  is_signed: true
  module_name: submulor_1_stage_signed_8_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_8_bit.sv
  inputs: *id134
  is_signed: true
  module_name: submulor_2_stage_signed_8_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_8_bit.sv
  inputs: *id134
  is_signed: true
  module_name: submulor_3_stage_signed_8_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_8_bit.sv
  inputs: *id134
  is_signed: false
  module_name: submulor_0_stage_unsigned_8_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_8_bit.sv
  inputs: *id134
  is_signed: false
  module_name: submulor_1_stage_unsigned_8_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_8_bit.sv
  inputs: *id134
  is_signed: false
  module_name: submulor_2_stage_unsigned_8_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_8_bit.sv
  inputs: *id134
  is_signed: false
  module_name: submulor_3_stage_unsigned_8_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_9_bit.sv
  inputs: &id135
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: submulor_0_stage_signed_9_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_9_bit.sv
  inputs: *id135
  is_signed: true
  module_name: submulor_1_stage_signed_9_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_9_bit.sv
  inputs: *id135
  is_signed: true
  module_name: submulor_2_stage_signed_9_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_9_bit.sv
  inputs: *id135
  is_signed: true
  module_name: submulor_3_stage_signed_9_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_9_bit.sv
  inputs: *id135
  is_signed: false
  module_name: submulor_0_stage_unsigned_9_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_9_bit.sv
  inputs: *id135
  is_signed: false
  module_name: submulor_1_stage_unsigned_9_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_9_bit.sv
  inputs: *id135
  is_signed: false
  module_name: submulor_2_stage_unsigned_9_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_9_bit.sv
  inputs: *id135
  is_signed: false
  module_name: submulor_3_stage_unsigned_9_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_10_bit.sv
  inputs: &id136
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: submulor_0_stage_signed_10_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_10_bit.sv
  inputs: *id136
  is_signed: true
  module_name: submulor_1_stage_signed_10_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_10_bit.sv
  inputs: *id136
  is_signed: true
  module_name: submulor_2_stage_signed_10_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_10_bit.sv
  inputs: *id136
  is_signed: true
  module_name: submulor_3_stage_signed_10_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_10_bit.sv
  inputs: *id136
  is_signed: false
  module_name: submulor_0_stage_unsigned_10_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_10_bit.sv
  inputs: *id136
  is_signed: false
  module_name: submulor_1_stage_unsigned_10_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_10_bit.sv
  inputs: *id136
  is_signed: false
  module_name: submulor_2_stage_unsigned_10_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_10_bit.sv
  inputs: *id136
  is_signed: false
  module_name: submulor_3_stage_unsigned_10_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_11_bit.sv
  inputs: &id137
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: submulor_0_stage_signed_11_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_11_bit.sv
  inputs: *id137
  is_signed: true
  module_name: submulor_1_stage_signed_11_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_11_bit.sv
  inputs: *id137
  is_signed: true
  module_name: submulor_2_stage_signed_11_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_11_bit.sv
  inputs: *id137
  is_signed: true
  module_name: submulor_3_stage_signed_11_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_11_bit.sv
  inputs: *id137
  is_signed: false
  module_name: submulor_0_stage_unsigned_11_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_11_bit.sv
  inputs: *id137
  is_signed: false
  module_name: submulor_1_stage_unsigned_11_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_11_bit.sv
  inputs: *id137
  is_signed: false
  module_name: submulor_2_stage_unsigned_11_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_11_bit.sv
  inputs: *id137
  is_signed: false
  module_name: submulor_3_stage_unsigned_11_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_12_bit.sv
  inputs: &id138
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: submulor_0_stage_signed_12_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_12_bit.sv
  inputs: *id138
  is_signed: true
  module_name: submulor_1_stage_signed_12_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_12_bit.sv
  inputs: *id138
  is_signed: true
  module_name: submulor_2_stage_signed_12_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_12_bit.sv
  inputs: *id138
  is_signed: true
  module_name: submulor_3_stage_signed_12_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_12_bit.sv
  inputs: *id138
  is_signed: false
  module_name: submulor_0_stage_unsigned_12_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_12_bit.sv
  inputs: *id138
  is_signed: false
  module_name: submulor_1_stage_unsigned_12_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_12_bit.sv
  inputs: *id138
  is_signed: false
  module_name: submulor_2_stage_unsigned_12_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_12_bit.sv
  inputs: *id138
  is_signed: false
  module_name: submulor_3_stage_unsigned_12_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_13_bit.sv
  inputs: &id139
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: submulor_0_stage_signed_13_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_13_bit.sv
  inputs: *id139
  is_signed: true
  module_name: submulor_1_stage_signed_13_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_13_bit.sv
  inputs: *id139
  is_signed: true
  module_name: submulor_2_stage_signed_13_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_13_bit.sv
  inputs: *id139
  is_signed: true
  module_name: submulor_3_stage_signed_13_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_13_bit.sv
  inputs: *id139
  is_signed: false
  module_name: submulor_0_stage_unsigned_13_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_13_bit.sv
  inputs: *id139
  is_signed: false
  module_name: submulor_1_stage_unsigned_13_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_13_bit.sv
  inputs: *id139
  is_signed: false
  module_name: submulor_2_stage_unsigned_13_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_13_bit.sv
  inputs: *id139
  is_signed: false
  module_name: submulor_3_stage_unsigned_13_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_14_bit.sv
  inputs: &id140
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: submulor_0_stage_signed_14_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_14_bit.sv
  inputs: *id140
  is_signed: true
  module_name: submulor_1_stage_signed_14_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_14_bit.sv
  inputs: *id140
  is_signed: true
  module_name: submulor_2_stage_signed_14_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_14_bit.sv
  inputs: *id140
  is_signed: true
  module_name: submulor_3_stage_signed_14_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_14_bit.sv
  inputs: *id140
  is_signed: false
  module_name: submulor_0_stage_unsigned_14_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_14_bit.sv
  inputs: *id140
  is_signed: false
  module_name: submulor_1_stage_unsigned_14_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_14_bit.sv
  inputs: *id140
  is_signed: false
  module_name: submulor_2_stage_unsigned_14_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_14_bit.sv
  inputs: *id140
  is_signed: false
  module_name: submulor_3_stage_unsigned_14_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_15_bit.sv
  inputs: &id141
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: submulor_0_stage_signed_15_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_15_bit.sv
  inputs: *id141
  is_signed: true
  module_name: submulor_1_stage_signed_15_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_15_bit.sv
  inputs: *id141
  is_signed: true
  module_name: submulor_2_stage_signed_15_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_15_bit.sv
  inputs: *id141
  is_signed: true
  module_name: submulor_3_stage_signed_15_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_15_bit.sv
  inputs: *id141
  is_signed: false
  module_name: submulor_0_stage_unsigned_15_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_15_bit.sv
  inputs: *id141
  is_signed: false
  module_name: submulor_1_stage_unsigned_15_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_15_bit.sv
  inputs: *id141
  is_signed: false
  module_name: submulor_2_stage_unsigned_15_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_15_bit.sv
  inputs: *id141
  is_signed: false
  module_name: submulor_3_stage_unsigned_15_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_16_bit.sv
  inputs: &id142
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: submulor_0_stage_signed_16_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_16_bit.sv
  inputs: *id142
  is_signed: true
  module_name: submulor_1_stage_signed_16_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_16_bit.sv
  inputs: *id142
  is_signed: true
  module_name: submulor_2_stage_signed_16_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_16_bit.sv
  inputs: *id142
  is_signed: true
  module_name: submulor_3_stage_signed_16_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_16_bit.sv
  inputs: *id142
  is_signed: false
  module_name: submulor_0_stage_unsigned_16_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_16_bit.sv
  inputs: *id142
  is_signed: false
  module_name: submulor_1_stage_unsigned_16_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_16_bit.sv
  inputs: *id142
  is_signed: false
  module_name: submulor_2_stage_unsigned_16_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_16_bit.sv
  inputs: *id142
  is_signed: false
  module_name: submulor_3_stage_unsigned_16_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_17_bit.sv
  inputs: &id143
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: submulor_0_stage_signed_17_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_17_bit.sv
  inputs: *id143
  is_signed: true
  module_name: submulor_1_stage_signed_17_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_17_bit.sv
  inputs: *id143
  is_signed: true
  module_name: submulor_2_stage_signed_17_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_17_bit.sv
  inputs: *id143
  is_signed: true
  module_name: submulor_3_stage_signed_17_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_17_bit.sv
  inputs: *id143
  is_signed: false
  module_name: submulor_0_stage_unsigned_17_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_17_bit.sv
  inputs: *id143
  is_signed: false
  module_name: submulor_1_stage_unsigned_17_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_17_bit.sv
  inputs: *id143
  is_signed: false
  module_name: submulor_2_stage_unsigned_17_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_17_bit.sv
  inputs: *id143
  is_signed: false
  module_name: submulor_3_stage_unsigned_17_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_signed_18_bit.sv
  inputs: &id144
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: submulor_0_stage_signed_18_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_signed_18_bit.sv
  inputs: *id144
  is_signed: true
  module_name: submulor_1_stage_signed_18_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_signed_18_bit.sv
  inputs: *id144
  is_signed: true
  module_name: submulor_2_stage_signed_18_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_signed_18_bit.sv
  inputs: *id144
  is_signed: true
  module_name: submulor_3_stage_signed_18_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_0_stage_unsigned_18_bit.sv
  inputs: *id144
  is_signed: false
  module_name: submulor_0_stage_unsigned_18_bit
  stages: 0
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_1_stage_unsigned_18_bit.sv
  inputs: *id144
  is_signed: false
  module_name: submulor_1_stage_unsigned_18_bit
  stages: 1
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_2_stage_unsigned_18_bit.sv
  inputs: *id144
  is_signed: false
  module_name: submulor_2_stage_unsigned_18_bit
  stages: 2
  workload: submulor
  xor_reduction: false
- backends: *id133
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulor_3_stage_unsigned_18_bit.sv
  inputs: *id144
  is_signed: false
  module_name: submulor_3_stage_unsigned_18_bit
  stages: 3
  workload: submulor
  xor_reduction: false
- backends: &id145
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_8_bit.sv
  inputs: &id146
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: addmulxor_0_stage_signed_8_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_8_bit.sv
  inputs: *id146
  is_signed: true
  module_name: addmulxor_1_stage_signed_8_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_8_bit.sv
  inputs: *id146
  is_signed: true
  module_name: addmulxor_2_stage_signed_8_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_8_bit.sv
  inputs: *id146
  is_signed: true
  module_name: addmulxor_3_stage_signed_8_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_8_bit.sv
  inputs: *id146
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_8_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_8_bit.sv
  inputs: *id146
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_8_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_8_bit.sv
  inputs: *id146
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_8_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_8_bit.sv
  inputs: *id146
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_8_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_9_bit.sv
  inputs: &id147
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: addmulxor_0_stage_signed_9_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_9_bit.sv
  inputs: *id147
  is_signed: true
  module_name: addmulxor_1_stage_signed_9_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_9_bit.sv
  inputs: *id147
  is_signed: true
  module_name: addmulxor_2_stage_signed_9_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_9_bit.sv
  inputs: *id147
  is_signed: true
  module_name: addmulxor_3_stage_signed_9_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_9_bit.sv
  inputs: *id147
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_9_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_9_bit.sv
  inputs: *id147
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_9_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_9_bit.sv
  inputs: *id147
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_9_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_9_bit.sv
  inputs: *id147
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_9_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_10_bit.sv
  inputs: &id148
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: addmulxor_0_stage_signed_10_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_10_bit.sv
  inputs: *id148
  is_signed: true
  module_name: addmulxor_1_stage_signed_10_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_10_bit.sv
  inputs: *id148
  is_signed: true
  module_name: addmulxor_2_stage_signed_10_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_10_bit.sv
  inputs: *id148
  is_signed: true
  module_name: addmulxor_3_stage_signed_10_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_10_bit.sv
  inputs: *id148
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_10_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_10_bit.sv
  inputs: *id148
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_10_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_10_bit.sv
  inputs: *id148
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_10_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_10_bit.sv
  inputs: *id148
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_10_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_11_bit.sv
  inputs: &id149
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: addmulxor_0_stage_signed_11_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_11_bit.sv
  inputs: *id149
  is_signed: true
  module_name: addmulxor_1_stage_signed_11_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_11_bit.sv
  inputs: *id149
  is_signed: true
  module_name: addmulxor_2_stage_signed_11_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_11_bit.sv
  inputs: *id149
  is_signed: true
  module_name: addmulxor_3_stage_signed_11_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_11_bit.sv
  inputs: *id149
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_11_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_11_bit.sv
  inputs: *id149
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_11_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_11_bit.sv
  inputs: *id149
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_11_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_11_bit.sv
  inputs: *id149
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_11_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_12_bit.sv
  inputs: &id150
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: addmulxor_0_stage_signed_12_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_12_bit.sv
  inputs: *id150
  is_signed: true
  module_name: addmulxor_1_stage_signed_12_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_12_bit.sv
  inputs: *id150
  is_signed: true
  module_name: addmulxor_2_stage_signed_12_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_12_bit.sv
  inputs: *id150
  is_signed: true
  module_name: addmulxor_3_stage_signed_12_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_12_bit.sv
  inputs: *id150
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_12_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_12_bit.sv
  inputs: *id150
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_12_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_12_bit.sv
  inputs: *id150
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_12_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_12_bit.sv
  inputs: *id150
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_12_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_13_bit.sv
  inputs: &id151
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: addmulxor_0_stage_signed_13_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_13_bit.sv
  inputs: *id151
  is_signed: true
  module_name: addmulxor_1_stage_signed_13_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_13_bit.sv
  inputs: *id151
  is_signed: true
  module_name: addmulxor_2_stage_signed_13_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_13_bit.sv
  inputs: *id151
  is_signed: true
  module_name: addmulxor_3_stage_signed_13_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_13_bit.sv
  inputs: *id151
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_13_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_13_bit.sv
  inputs: *id151
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_13_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_13_bit.sv
  inputs: *id151
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_13_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_13_bit.sv
  inputs: *id151
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_13_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_14_bit.sv
  inputs: &id152
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: addmulxor_0_stage_signed_14_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_14_bit.sv
  inputs: *id152
  is_signed: true
  module_name: addmulxor_1_stage_signed_14_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_14_bit.sv
  inputs: *id152
  is_signed: true
  module_name: addmulxor_2_stage_signed_14_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_14_bit.sv
  inputs: *id152
  is_signed: true
  module_name: addmulxor_3_stage_signed_14_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_14_bit.sv
  inputs: *id152
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_14_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_14_bit.sv
  inputs: *id152
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_14_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_14_bit.sv
  inputs: *id152
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_14_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_14_bit.sv
  inputs: *id152
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_14_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_15_bit.sv
  inputs: &id153
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: addmulxor_0_stage_signed_15_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_15_bit.sv
  inputs: *id153
  is_signed: true
  module_name: addmulxor_1_stage_signed_15_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_15_bit.sv
  inputs: *id153
  is_signed: true
  module_name: addmulxor_2_stage_signed_15_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_15_bit.sv
  inputs: *id153
  is_signed: true
  module_name: addmulxor_3_stage_signed_15_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_15_bit.sv
  inputs: *id153
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_15_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_15_bit.sv
  inputs: *id153
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_15_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_15_bit.sv
  inputs: *id153
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_15_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_15_bit.sv
  inputs: *id153
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_15_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_16_bit.sv
  inputs: &id154
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: addmulxor_0_stage_signed_16_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_16_bit.sv
  inputs: *id154
  is_signed: true
  module_name: addmulxor_1_stage_signed_16_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_16_bit.sv
  inputs: *id154
  is_signed: true
  module_name: addmulxor_2_stage_signed_16_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_16_bit.sv
  inputs: *id154
  is_signed: true
  module_name: addmulxor_3_stage_signed_16_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_16_bit.sv
  inputs: *id154
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_16_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_16_bit.sv
  inputs: *id154
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_16_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_16_bit.sv
  inputs: *id154
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_16_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_16_bit.sv
  inputs: *id154
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_16_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_17_bit.sv
  inputs: &id155
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: addmulxor_0_stage_signed_17_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_17_bit.sv
  inputs: *id155
  is_signed: true
  module_name: addmulxor_1_stage_signed_17_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_17_bit.sv
  inputs: *id155
  is_signed: true
  module_name: addmulxor_2_stage_signed_17_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_17_bit.sv
  inputs: *id155
  is_signed: true
  module_name: addmulxor_3_stage_signed_17_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_17_bit.sv
  inputs: *id155
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_17_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_17_bit.sv
  inputs: *id155
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_17_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_17_bit.sv
  inputs: *id155
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_17_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_17_bit.sv
  inputs: *id155
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_17_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_signed_18_bit.sv
  inputs: &id156
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: addmulxor_0_stage_signed_18_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_signed_18_bit.sv
  inputs: *id156
  is_signed: true
  module_name: addmulxor_1_stage_signed_18_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_signed_18_bit.sv
  inputs: *id156
  is_signed: true
  module_name: addmulxor_2_stage_signed_18_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_signed_18_bit.sv
  inputs: *id156
  is_signed: true
  module_name: addmulxor_3_stage_signed_18_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_0_stage_unsigned_18_bit.sv
  inputs: *id156
  is_signed: false
  module_name: addmulxor_0_stage_unsigned_18_bit
  stages: 0
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_1_stage_unsigned_18_bit.sv
  inputs: *id156
  is_signed: false
  module_name: addmulxor_1_stage_unsigned_18_bit
  stages: 1
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_2_stage_unsigned_18_bit.sv
  inputs: *id156
  is_signed: false
  module_name: addmulxor_2_stage_unsigned_18_bit
  stages: 2
  workload: addmulxor
  xor_reduction: false
- backends: *id145
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/addmulxor_3_stage_unsigned_18_bit.sv
  inputs: *id156
  is_signed: false
  module_name: addmulxor_3_stage_unsigned_18_bit
  stages: 3
  workload: addmulxor
  xor_reduction: false
- backends: &id157
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_8_bit.sv
  inputs: &id158
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  - - d
    - 8
  is_signed: true
  module_name: submulxor_0_stage_signed_8_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_8_bit.sv
  inputs: *id158
  is_signed: true
  module_name: submulxor_1_stage_signed_8_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_8_bit.sv
  inputs: *id158
  is_signed: true
  module_name: submulxor_2_stage_signed_8_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_8_bit.sv
  inputs: *id158
  is_signed: true
  module_name: submulxor_3_stage_signed_8_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_8_bit.sv
  inputs: *id158
  is_signed: false
  module_name: submulxor_0_stage_unsigned_8_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_8_bit.sv
  inputs: *id158
  is_signed: false
  module_name: submulxor_1_stage_unsigned_8_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_8_bit.sv
  inputs: *id158
  is_signed: false
  module_name: submulxor_2_stage_unsigned_8_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_8_bit.sv
  inputs: *id158
  is_signed: false
  module_name: submulxor_3_stage_unsigned_8_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_9_bit.sv
  inputs: &id159
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  - - d
    - 9
  is_signed: true
  module_name: submulxor_0_stage_signed_9_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_9_bit.sv
  inputs: *id159
  is_signed: true
  module_name: submulxor_1_stage_signed_9_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_9_bit.sv
  inputs: *id159
  is_signed: true
  module_name: submulxor_2_stage_signed_9_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_9_bit.sv
  inputs: *id159
  is_signed: true
  module_name: submulxor_3_stage_signed_9_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_9_bit.sv
  inputs: *id159
  is_signed: false
  module_name: submulxor_0_stage_unsigned_9_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_9_bit.sv
  inputs: *id159
  is_signed: false
  module_name: submulxor_1_stage_unsigned_9_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_9_bit.sv
  inputs: *id159
  is_signed: false
  module_name: submulxor_2_stage_unsigned_9_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_9_bit.sv
  inputs: *id159
  is_signed: false
  module_name: submulxor_3_stage_unsigned_9_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_10_bit.sv
  inputs: &id160
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  - - d
    - 10
  is_signed: true
  module_name: submulxor_0_stage_signed_10_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_10_bit.sv
  inputs: *id160
  is_signed: true
  module_name: submulxor_1_stage_signed_10_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_10_bit.sv
  inputs: *id160
  is_signed: true
  module_name: submulxor_2_stage_signed_10_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_10_bit.sv
  inputs: *id160
  is_signed: true
  module_name: submulxor_3_stage_signed_10_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_10_bit.sv
  inputs: *id160
  is_signed: false
  module_name: submulxor_0_stage_unsigned_10_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_10_bit.sv
  inputs: *id160
  is_signed: false
  module_name: submulxor_1_stage_unsigned_10_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_10_bit.sv
  inputs: *id160
  is_signed: false
  module_name: submulxor_2_stage_unsigned_10_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_10_bit.sv
  inputs: *id160
  is_signed: false
  module_name: submulxor_3_stage_unsigned_10_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_11_bit.sv
  inputs: &id161
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  - - d
    - 11
  is_signed: true
  module_name: submulxor_0_stage_signed_11_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_11_bit.sv
  inputs: *id161
  is_signed: true
  module_name: submulxor_1_stage_signed_11_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_11_bit.sv
  inputs: *id161
  is_signed: true
  module_name: submulxor_2_stage_signed_11_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_11_bit.sv
  inputs: *id161
  is_signed: true
  module_name: submulxor_3_stage_signed_11_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_11_bit.sv
  inputs: *id161
  is_signed: false
  module_name: submulxor_0_stage_unsigned_11_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_11_bit.sv
  inputs: *id161
  is_signed: false
  module_name: submulxor_1_stage_unsigned_11_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_11_bit.sv
  inputs: *id161
  is_signed: false
  module_name: submulxor_2_stage_unsigned_11_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_11_bit.sv
  inputs: *id161
  is_signed: false
  module_name: submulxor_3_stage_unsigned_11_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_12_bit.sv
  inputs: &id162
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  - - d
    - 12
  is_signed: true
  module_name: submulxor_0_stage_signed_12_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_12_bit.sv
  inputs: *id162
  is_signed: true
  module_name: submulxor_1_stage_signed_12_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_12_bit.sv
  inputs: *id162
  is_signed: true
  module_name: submulxor_2_stage_signed_12_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_12_bit.sv
  inputs: *id162
  is_signed: true
  module_name: submulxor_3_stage_signed_12_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_12_bit.sv
  inputs: *id162
  is_signed: false
  module_name: submulxor_0_stage_unsigned_12_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_12_bit.sv
  inputs: *id162
  is_signed: false
  module_name: submulxor_1_stage_unsigned_12_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_12_bit.sv
  inputs: *id162
  is_signed: false
  module_name: submulxor_2_stage_unsigned_12_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_12_bit.sv
  inputs: *id162
  is_signed: false
  module_name: submulxor_3_stage_unsigned_12_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_13_bit.sv
  inputs: &id163
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  - - d
    - 13
  is_signed: true
  module_name: submulxor_0_stage_signed_13_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_13_bit.sv
  inputs: *id163
  is_signed: true
  module_name: submulxor_1_stage_signed_13_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_13_bit.sv
  inputs: *id163
  is_signed: true
  module_name: submulxor_2_stage_signed_13_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_13_bit.sv
  inputs: *id163
  is_signed: true
  module_name: submulxor_3_stage_signed_13_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_13_bit.sv
  inputs: *id163
  is_signed: false
  module_name: submulxor_0_stage_unsigned_13_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_13_bit.sv
  inputs: *id163
  is_signed: false
  module_name: submulxor_1_stage_unsigned_13_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_13_bit.sv
  inputs: *id163
  is_signed: false
  module_name: submulxor_2_stage_unsigned_13_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_13_bit.sv
  inputs: *id163
  is_signed: false
  module_name: submulxor_3_stage_unsigned_13_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_14_bit.sv
  inputs: &id164
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  - - d
    - 14
  is_signed: true
  module_name: submulxor_0_stage_signed_14_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_14_bit.sv
  inputs: *id164
  is_signed: true
  module_name: submulxor_1_stage_signed_14_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_14_bit.sv
  inputs: *id164
  is_signed: true
  module_name: submulxor_2_stage_signed_14_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_14_bit.sv
  inputs: *id164
  is_signed: true
  module_name: submulxor_3_stage_signed_14_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_14_bit.sv
  inputs: *id164
  is_signed: false
  module_name: submulxor_0_stage_unsigned_14_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_14_bit.sv
  inputs: *id164
  is_signed: false
  module_name: submulxor_1_stage_unsigned_14_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_14_bit.sv
  inputs: *id164
  is_signed: false
  module_name: submulxor_2_stage_unsigned_14_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_14_bit.sv
  inputs: *id164
  is_signed: false
  module_name: submulxor_3_stage_unsigned_14_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_15_bit.sv
  inputs: &id165
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  - - d
    - 15
  is_signed: true
  module_name: submulxor_0_stage_signed_15_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_15_bit.sv
  inputs: *id165
  is_signed: true
  module_name: submulxor_1_stage_signed_15_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_15_bit.sv
  inputs: *id165
  is_signed: true
  module_name: submulxor_2_stage_signed_15_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_15_bit.sv
  inputs: *id165
  is_signed: true
  module_name: submulxor_3_stage_signed_15_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_15_bit.sv
  inputs: *id165
  is_signed: false
  module_name: submulxor_0_stage_unsigned_15_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_15_bit.sv
  inputs: *id165
  is_signed: false
  module_name: submulxor_1_stage_unsigned_15_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_15_bit.sv
  inputs: *id165
  is_signed: false
  module_name: submulxor_2_stage_unsigned_15_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_15_bit.sv
  inputs: *id165
  is_signed: false
  module_name: submulxor_3_stage_unsigned_15_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_16_bit.sv
  inputs: &id166
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  - - d
    - 16
  is_signed: true
  module_name: submulxor_0_stage_signed_16_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_16_bit.sv
  inputs: *id166
  is_signed: true
  module_name: submulxor_1_stage_signed_16_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_16_bit.sv
  inputs: *id166
  is_signed: true
  module_name: submulxor_2_stage_signed_16_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_16_bit.sv
  inputs: *id166
  is_signed: true
  module_name: submulxor_3_stage_signed_16_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_16_bit.sv
  inputs: *id166
  is_signed: false
  module_name: submulxor_0_stage_unsigned_16_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_16_bit.sv
  inputs: *id166
  is_signed: false
  module_name: submulxor_1_stage_unsigned_16_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_16_bit.sv
  inputs: *id166
  is_signed: false
  module_name: submulxor_2_stage_unsigned_16_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_16_bit.sv
  inputs: *id166
  is_signed: false
  module_name: submulxor_3_stage_unsigned_16_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_17_bit.sv
  inputs: &id167
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  - - d
    - 17
  is_signed: true
  module_name: submulxor_0_stage_signed_17_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_17_bit.sv
  inputs: *id167
  is_signed: true
  module_name: submulxor_1_stage_signed_17_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_17_bit.sv
  inputs: *id167
  is_signed: true
  module_name: submulxor_2_stage_signed_17_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_17_bit.sv
  inputs: *id167
  is_signed: true
  module_name: submulxor_3_stage_signed_17_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_17_bit.sv
  inputs: *id167
  is_signed: false
  module_name: submulxor_0_stage_unsigned_17_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_17_bit.sv
  inputs: *id167
  is_signed: false
  module_name: submulxor_1_stage_unsigned_17_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_17_bit.sv
  inputs: *id167
  is_signed: false
  module_name: submulxor_2_stage_unsigned_17_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_17_bit.sv
  inputs: *id167
  is_signed: false
  module_name: submulxor_3_stage_unsigned_17_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_signed_18_bit.sv
  inputs: &id168
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  - - d
    - 18
  is_signed: true
  module_name: submulxor_0_stage_signed_18_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_signed_18_bit.sv
  inputs: *id168
  is_signed: true
  module_name: submulxor_1_stage_signed_18_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_signed_18_bit.sv
  inputs: *id168
  is_signed: true
  module_name: submulxor_2_stage_signed_18_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_signed_18_bit.sv
  inputs: *id168
  is_signed: true
  module_name: submulxor_3_stage_signed_18_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_0_stage_unsigned_18_bit.sv
  inputs: *id168
  is_signed: false
  module_name: submulxor_0_stage_unsigned_18_bit
  stages: 0
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_1_stage_unsigned_18_bit.sv
  inputs: *id168
  is_signed: false
  module_name: submulxor_1_stage_unsigned_18_bit
  stages: 1
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_2_stage_unsigned_18_bit.sv
  inputs: *id168
  is_signed: false
  module_name: submulxor_2_stage_unsigned_18_bit
  stages: 2
  workload: submulxor
  xor_reduction: false
- backends: *id157
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/submulxor_3_stage_unsigned_18_bit.sv
  inputs: *id168
  is_signed: false
  module_name: submulxor_3_stage_unsigned_18_bit
  stages: 3
  workload: submulxor
  xor_reduction: false
- backends: &id169
  - xilinx
  - intel
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_8_bit.sv
  inputs: &id170
  - - a
    - 8
  - - b
    - 8
  - - d
    - 8
  is_signed: true
  module_name: preaddmul_0_stage_signed_8_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_8_bit.sv
  inputs: *id170
  is_signed: true
  module_name: preaddmul_1_stage_signed_8_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_8_bit.sv
  inputs: *id170
  is_signed: true
  module_name: preaddmul_2_stage_signed_8_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_8_bit.sv
  inputs: *id170
  is_signed: true
  module_name: preaddmul_3_stage_signed_8_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_8_bit.sv
  inputs: *id170
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_8_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_8_bit.sv
  inputs: *id170
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_8_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_8_bit.sv
  inputs: *id170
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_8_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 8
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_8_bit.sv
  inputs: *id170
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_8_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_9_bit.sv
  inputs: &id171
  - - a
    - 9
  - - b
    - 9
  - - d
    - 9
  is_signed: true
  module_name: preaddmul_0_stage_signed_9_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_9_bit.sv
  inputs: *id171
  is_signed: true
  module_name: preaddmul_1_stage_signed_9_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_9_bit.sv
  inputs: *id171
  is_signed: true
  module_name: preaddmul_2_stage_signed_9_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_9_bit.sv
  inputs: *id171
  is_signed: true
  module_name: preaddmul_3_stage_signed_9_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_9_bit.sv
  inputs: *id171
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_9_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_9_bit.sv
  inputs: *id171
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_9_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_9_bit.sv
  inputs: *id171
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_9_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 9
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_9_bit.sv
  inputs: *id171
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_9_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_10_bit.sv
  inputs: &id172
  - - a
    - 10
  - - b
    - 10
  - - d
    - 10
  is_signed: true
  module_name: preaddmul_0_stage_signed_10_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_10_bit.sv
  inputs: *id172
  is_signed: true
  module_name: preaddmul_1_stage_signed_10_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_10_bit.sv
  inputs: *id172
  is_signed: true
  module_name: preaddmul_2_stage_signed_10_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_10_bit.sv
  inputs: *id172
  is_signed: true
  module_name: preaddmul_3_stage_signed_10_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_10_bit.sv
  inputs: *id172
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_10_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_10_bit.sv
  inputs: *id172
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_10_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_10_bit.sv
  inputs: *id172
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_10_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 10
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_10_bit.sv
  inputs: *id172
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_10_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_11_bit.sv
  inputs: &id173
  - - a
    - 11
  - - b
    - 11
  - - d
    - 11
  is_signed: true
  module_name: preaddmul_0_stage_signed_11_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_11_bit.sv
  inputs: *id173
  is_signed: true
  module_name: preaddmul_1_stage_signed_11_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_11_bit.sv
  inputs: *id173
  is_signed: true
  module_name: preaddmul_2_stage_signed_11_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_11_bit.sv
  inputs: *id173
  is_signed: true
  module_name: preaddmul_3_stage_signed_11_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_11_bit.sv
  inputs: *id173
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_11_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_11_bit.sv
  inputs: *id173
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_11_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_11_bit.sv
  inputs: *id173
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_11_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 11
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_11_bit.sv
  inputs: *id173
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_11_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_12_bit.sv
  inputs: &id174
  - - a
    - 12
  - - b
    - 12
  - - d
    - 12
  is_signed: true
  module_name: preaddmul_0_stage_signed_12_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_12_bit.sv
  inputs: *id174
  is_signed: true
  module_name: preaddmul_1_stage_signed_12_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_12_bit.sv
  inputs: *id174
  is_signed: true
  module_name: preaddmul_2_stage_signed_12_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_12_bit.sv
  inputs: *id174
  is_signed: true
  module_name: preaddmul_3_stage_signed_12_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_12_bit.sv
  inputs: *id174
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_12_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_12_bit.sv
  inputs: *id174
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_12_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_12_bit.sv
  inputs: *id174
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_12_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 12
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_12_bit.sv
  inputs: *id174
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_12_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_13_bit.sv
  inputs: &id175
  - - a
    - 13
  - - b
    - 13
  - - d
    - 13
  is_signed: true
  module_name: preaddmul_0_stage_signed_13_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_13_bit.sv
  inputs: *id175
  is_signed: true
  module_name: preaddmul_1_stage_signed_13_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_13_bit.sv
  inputs: *id175
  is_signed: true
  module_name: preaddmul_2_stage_signed_13_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_13_bit.sv
  inputs: *id175
  is_signed: true
  module_name: preaddmul_3_stage_signed_13_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_13_bit.sv
  inputs: *id175
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_13_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_13_bit.sv
  inputs: *id175
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_13_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_13_bit.sv
  inputs: *id175
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_13_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 13
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_13_bit.sv
  inputs: *id175
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_13_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_14_bit.sv
  inputs: &id176
  - - a
    - 14
  - - b
    - 14
  - - d
    - 14
  is_signed: true
  module_name: preaddmul_0_stage_signed_14_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_14_bit.sv
  inputs: *id176
  is_signed: true
  module_name: preaddmul_1_stage_signed_14_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_14_bit.sv
  inputs: *id176
  is_signed: true
  module_name: preaddmul_2_stage_signed_14_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_14_bit.sv
  inputs: *id176
  is_signed: true
  module_name: preaddmul_3_stage_signed_14_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_14_bit.sv
  inputs: *id176
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_14_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_14_bit.sv
  inputs: *id176
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_14_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_14_bit.sv
  inputs: *id176
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_14_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 14
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_14_bit.sv
  inputs: *id176
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_14_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_15_bit.sv
  inputs: &id177
  - - a
    - 15
  - - b
    - 15
  - - d
    - 15
  is_signed: true
  module_name: preaddmul_0_stage_signed_15_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_15_bit.sv
  inputs: *id177
  is_signed: true
  module_name: preaddmul_1_stage_signed_15_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_15_bit.sv
  inputs: *id177
  is_signed: true
  module_name: preaddmul_2_stage_signed_15_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_15_bit.sv
  inputs: *id177
  is_signed: true
  module_name: preaddmul_3_stage_signed_15_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_15_bit.sv
  inputs: *id177
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_15_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_15_bit.sv
  inputs: *id177
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_15_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_15_bit.sv
  inputs: *id177
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_15_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 15
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_15_bit.sv
  inputs: *id177
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_15_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_16_bit.sv
  inputs: &id178
  - - a
    - 16
  - - b
    - 16
  - - d
    - 16
  is_signed: true
  module_name: preaddmul_0_stage_signed_16_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_16_bit.sv
  inputs: *id178
  is_signed: true
  module_name: preaddmul_1_stage_signed_16_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_16_bit.sv
  inputs: *id178
  is_signed: true
  module_name: preaddmul_2_stage_signed_16_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_16_bit.sv
  inputs: *id178
  is_signed: true
  module_name: preaddmul_3_stage_signed_16_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_16_bit.sv
  inputs: *id178
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_16_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_16_bit.sv
  inputs: *id178
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_16_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_16_bit.sv
  inputs: *id178
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_16_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 16
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_16_bit.sv
  inputs: *id178
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_16_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_17_bit.sv
  inputs: &id179
  - - a
    - 17
  - - b
    - 17
  - - d
    - 17
  is_signed: true
  module_name: preaddmul_0_stage_signed_17_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_17_bit.sv
  inputs: *id179
  is_signed: true
  module_name: preaddmul_1_stage_signed_17_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_17_bit.sv
  inputs: *id179
  is_signed: true
  module_name: preaddmul_2_stage_signed_17_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_17_bit.sv
  inputs: *id179
  is_signed: true
  module_name: preaddmul_3_stage_signed_17_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_17_bit.sv
  inputs: *id179
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_17_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_17_bit.sv
  inputs: *id179
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_17_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_17_bit.sv
  inputs: *id179
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_17_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 17
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_17_bit.sv
  inputs: *id179
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_17_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_signed_18_bit.sv
  inputs: &id180
  - - a
    - 18
  - - b
    - 18
  - - d
    - 18
  is_signed: true
  module_name: preaddmul_0_stage_signed_18_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_signed_18_bit.sv
  inputs: *id180
  is_signed: true
  module_name: preaddmul_1_stage_signed_18_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_signed_18_bit.sv
  inputs: *id180
  is_signed: true
  module_name: preaddmul_2_stage_signed_18_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_signed_18_bit.sv
  inputs: *id180
  is_signed: true
  module_name: preaddmul_3_stage_signed_18_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_0_stage_unsigned_18_bit.sv
  inputs: *id180
  is_signed: false
  module_name: preaddmul_0_stage_unsigned_18_bit
  stages: 0
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_1_stage_unsigned_18_bit.sv
  inputs: *id180
  is_signed: false
  module_name: preaddmul_1_stage_unsigned_18_bit
  stages: 1
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_2_stage_unsigned_18_bit.sv
  inputs: *id180
  is_signed: false
  module_name: preaddmul_2_stage_unsigned_18_bit
  stages: 2
  workload: preaddmul
  xor_reduction: false
- backends: *id169
  bitwidth: 18
  expect_fail:
  - yosys-xilinx
  filepath: robustness-testing-verilog-files/generated/preaddmul_3_stage_unsigned_18_bit.sv
  inputs: *id180
  is_signed: false
  module_name: preaddmul_3_stage_unsigned_18_bit
  stages: 3
  workload: preaddmul
  xor_reduction: false
- backends: &id181
  - lattice
  - intel
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_8_bit.sv
  inputs: &id182
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  is_signed: true
  module_name: muland_0_stage_signed_8_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_8_bit.sv
  inputs: *id182
  is_signed: true
  module_name: muland_1_stage_signed_8_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_8_bit.sv
  inputs: *id182
  is_signed: true
  module_name: muland_2_stage_signed_8_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_8_bit.sv
  inputs: *id182
  is_signed: true
  module_name: muland_3_stage_signed_8_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_8_bit.sv
  inputs: *id182
  is_signed: false
  module_name: muland_0_stage_unsigned_8_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_8_bit.sv
  inputs: *id182
  is_signed: false
  module_name: muland_1_stage_unsigned_8_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_8_bit.sv
  inputs: *id182
  is_signed: false
  module_name: muland_2_stage_unsigned_8_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_8_bit.sv
  inputs: *id182
  is_signed: false
  module_name: muland_3_stage_unsigned_8_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_9_bit.sv
  inputs: &id183
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  is_signed: true
  module_name: muland_0_stage_signed_9_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_9_bit.sv
  inputs: *id183
  is_signed: true
  module_name: muland_1_stage_signed_9_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_9_bit.sv
  inputs: *id183
  is_signed: true
  module_name: muland_2_stage_signed_9_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_9_bit.sv
  inputs: *id183
  is_signed: true
  module_name: muland_3_stage_signed_9_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_9_bit.sv
  inputs: *id183
  is_signed: false
  module_name: muland_0_stage_unsigned_9_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_9_bit.sv
  inputs: *id183
  is_signed: false
  module_name: muland_1_stage_unsigned_9_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_9_bit.sv
  inputs: *id183
  is_signed: false
  module_name: muland_2_stage_unsigned_9_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_9_bit.sv
  inputs: *id183
  is_signed: false
  module_name: muland_3_stage_unsigned_9_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_10_bit.sv
  inputs: &id184
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  is_signed: true
  module_name: muland_0_stage_signed_10_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_10_bit.sv
  inputs: *id184
  is_signed: true
  module_name: muland_1_stage_signed_10_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_10_bit.sv
  inputs: *id184
  is_signed: true
  module_name: muland_2_stage_signed_10_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_10_bit.sv
  inputs: *id184
  is_signed: true
  module_name: muland_3_stage_signed_10_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_10_bit.sv
  inputs: *id184
  is_signed: false
  module_name: muland_0_stage_unsigned_10_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_10_bit.sv
  inputs: *id184
  is_signed: false
  module_name: muland_1_stage_unsigned_10_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_10_bit.sv
  inputs: *id184
  is_signed: false
  module_name: muland_2_stage_unsigned_10_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_10_bit.sv
  inputs: *id184
  is_signed: false
  module_name: muland_3_stage_unsigned_10_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_11_bit.sv
  inputs: &id185
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  is_signed: true
  module_name: muland_0_stage_signed_11_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_11_bit.sv
  inputs: *id185
  is_signed: true
  module_name: muland_1_stage_signed_11_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_11_bit.sv
  inputs: *id185
  is_signed: true
  module_name: muland_2_stage_signed_11_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_11_bit.sv
  inputs: *id185
  is_signed: true
  module_name: muland_3_stage_signed_11_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_11_bit.sv
  inputs: *id185
  is_signed: false
  module_name: muland_0_stage_unsigned_11_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_11_bit.sv
  inputs: *id185
  is_signed: false
  module_name: muland_1_stage_unsigned_11_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_11_bit.sv
  inputs: *id185
  is_signed: false
  module_name: muland_2_stage_unsigned_11_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_11_bit.sv
  inputs: *id185
  is_signed: false
  module_name: muland_3_stage_unsigned_11_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_12_bit.sv
  inputs: &id186
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  is_signed: true
  module_name: muland_0_stage_signed_12_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_12_bit.sv
  inputs: *id186
  is_signed: true
  module_name: muland_1_stage_signed_12_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_12_bit.sv
  inputs: *id186
  is_signed: true
  module_name: muland_2_stage_signed_12_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_12_bit.sv
  inputs: *id186
  is_signed: true
  module_name: muland_3_stage_signed_12_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_12_bit.sv
  inputs: *id186
  is_signed: false
  module_name: muland_0_stage_unsigned_12_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_12_bit.sv
  inputs: *id186
  is_signed: false
  module_name: muland_1_stage_unsigned_12_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_12_bit.sv
  inputs: *id186
  is_signed: false
  module_name: muland_2_stage_unsigned_12_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_12_bit.sv
  inputs: *id186
  is_signed: false
  module_name: muland_3_stage_unsigned_12_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_13_bit.sv
  inputs: &id187
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  is_signed: true
  module_name: muland_0_stage_signed_13_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_13_bit.sv
  inputs: *id187
  is_signed: true
  module_name: muland_1_stage_signed_13_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_13_bit.sv
  inputs: *id187
  is_signed: true
  module_name: muland_2_stage_signed_13_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_13_bit.sv
  inputs: *id187
  is_signed: true
  module_name: muland_3_stage_signed_13_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_13_bit.sv
  inputs: *id187
  is_signed: false
  module_name: muland_0_stage_unsigned_13_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_13_bit.sv
  inputs: *id187
  is_signed: false
  module_name: muland_1_stage_unsigned_13_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_13_bit.sv
  inputs: *id187
  is_signed: false
  module_name: muland_2_stage_unsigned_13_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_13_bit.sv
  inputs: *id187
  is_signed: false
  module_name: muland_3_stage_unsigned_13_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_14_bit.sv
  inputs: &id188
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  is_signed: true
  module_name: muland_0_stage_signed_14_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_14_bit.sv
  inputs: *id188
  is_signed: true
  module_name: muland_1_stage_signed_14_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_14_bit.sv
  inputs: *id188
  is_signed: true
  module_name: muland_2_stage_signed_14_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_14_bit.sv
  inputs: *id188
  is_signed: true
  module_name: muland_3_stage_signed_14_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_14_bit.sv
  inputs: *id188
  is_signed: false
  module_name: muland_0_stage_unsigned_14_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_14_bit.sv
  inputs: *id188
  is_signed: false
  module_name: muland_1_stage_unsigned_14_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_14_bit.sv
  inputs: *id188
  is_signed: false
  module_name: muland_2_stage_unsigned_14_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_14_bit.sv
  inputs: *id188
  is_signed: false
  module_name: muland_3_stage_unsigned_14_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_15_bit.sv
  inputs: &id189
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  is_signed: true
  module_name: muland_0_stage_signed_15_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_15_bit.sv
  inputs: *id189
  is_signed: true
  module_name: muland_1_stage_signed_15_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_15_bit.sv
  inputs: *id189
  is_signed: true
  module_name: muland_2_stage_signed_15_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_15_bit.sv
  inputs: *id189
  is_signed: true
  module_name: muland_3_stage_signed_15_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_15_bit.sv
  inputs: *id189
  is_signed: false
  module_name: muland_0_stage_unsigned_15_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_15_bit.sv
  inputs: *id189
  is_signed: false
  module_name: muland_1_stage_unsigned_15_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_15_bit.sv
  inputs: *id189
  is_signed: false
  module_name: muland_2_stage_unsigned_15_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_15_bit.sv
  inputs: *id189
  is_signed: false
  module_name: muland_3_stage_unsigned_15_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_16_bit.sv
  inputs: &id190
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  is_signed: true
  module_name: muland_0_stage_signed_16_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_16_bit.sv
  inputs: *id190
  is_signed: true
  module_name: muland_1_stage_signed_16_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_16_bit.sv
  inputs: *id190
  is_signed: true
  module_name: muland_2_stage_signed_16_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_16_bit.sv
  inputs: *id190
  is_signed: true
  module_name: muland_3_stage_signed_16_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_16_bit.sv
  inputs: *id190
  is_signed: false
  module_name: muland_0_stage_unsigned_16_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_16_bit.sv
  inputs: *id190
  is_signed: false
  module_name: muland_1_stage_unsigned_16_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_16_bit.sv
  inputs: *id190
  is_signed: false
  module_name: muland_2_stage_unsigned_16_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_16_bit.sv
  inputs: *id190
  is_signed: false
  module_name: muland_3_stage_unsigned_16_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_17_bit.sv
  inputs: &id191
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  is_signed: true
  module_name: muland_0_stage_signed_17_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_17_bit.sv
  inputs: *id191
  is_signed: true
  module_name: muland_1_stage_signed_17_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_17_bit.sv
  inputs: *id191
  is_signed: true
  module_name: muland_2_stage_signed_17_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_17_bit.sv
  inputs: *id191
  is_signed: true
  module_name: muland_3_stage_signed_17_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_17_bit.sv
  inputs: *id191
  is_signed: false
  module_name: muland_0_stage_unsigned_17_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_17_bit.sv
  inputs: *id191
  is_signed: false
  module_name: muland_1_stage_unsigned_17_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_17_bit.sv
  inputs: *id191
  is_signed: false
  module_name: muland_2_stage_unsigned_17_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_17_bit.sv
  inputs: *id191
  is_signed: false
  module_name: muland_3_stage_unsigned_17_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_signed_18_bit.sv
  inputs: &id192
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  is_signed: true
  module_name: muland_0_stage_signed_18_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_signed_18_bit.sv
  inputs: *id192
  is_signed: true
  module_name: muland_1_stage_signed_18_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_signed_18_bit.sv
  inputs: *id192
  is_signed: true
  module_name: muland_2_stage_signed_18_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_signed_18_bit.sv
  inputs: *id192
  is_signed: true
  module_name: muland_3_stage_signed_18_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_0_stage_unsigned_18_bit.sv
  inputs: *id192
  is_signed: false
  module_name: muland_0_stage_unsigned_18_bit
  stages: 0
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_1_stage_unsigned_18_bit.sv
  inputs: *id192
  is_signed: false
  module_name: muland_1_stage_unsigned_18_bit
  stages: 1
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_2_stage_unsigned_18_bit.sv
  inputs: *id192
  is_signed: false
  module_name: muland_2_stage_unsigned_18_bit
  stages: 2
  workload: muland
  xor_reduction: false
- backends: *id181
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/muland_3_stage_unsigned_18_bit.sv
  inputs: *id192
  is_signed: false
  module_name: muland_3_stage_unsigned_18_bit
  stages: 3
  workload: muland
  xor_reduction: false
- backends: &id193
  - lattice
  - intel
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_8_bit.sv
  inputs: &id194
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  is_signed: true
  module_name: mulor_0_stage_signed_8_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_8_bit.sv
  inputs: *id194
  is_signed: true
  module_name: mulor_1_stage_signed_8_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_8_bit.sv
  inputs: *id194
  is_signed: true
  module_name: mulor_2_stage_signed_8_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_8_bit.sv
  inputs: *id194
  is_signed: true
  module_name: mulor_3_stage_signed_8_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_8_bit.sv
  inputs: *id194
  is_signed: false
  module_name: mulor_0_stage_unsigned_8_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_8_bit.sv
  inputs: *id194
  is_signed: false
  module_name: mulor_1_stage_unsigned_8_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_8_bit.sv
  inputs: *id194
  is_signed: false
  module_name: mulor_2_stage_unsigned_8_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_8_bit.sv
  inputs: *id194
  is_signed: false
  module_name: mulor_3_stage_unsigned_8_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_9_bit.sv
  inputs: &id195
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  is_signed: true
  module_name: mulor_0_stage_signed_9_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_9_bit.sv
  inputs: *id195
  is_signed: true
  module_name: mulor_1_stage_signed_9_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_9_bit.sv
  inputs: *id195
  is_signed: true
  module_name: mulor_2_stage_signed_9_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_9_bit.sv
  inputs: *id195
  is_signed: true
  module_name: mulor_3_stage_signed_9_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_9_bit.sv
  inputs: *id195
  is_signed: false
  module_name: mulor_0_stage_unsigned_9_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_9_bit.sv
  inputs: *id195
  is_signed: false
  module_name: mulor_1_stage_unsigned_9_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_9_bit.sv
  inputs: *id195
  is_signed: false
  module_name: mulor_2_stage_unsigned_9_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_9_bit.sv
  inputs: *id195
  is_signed: false
  module_name: mulor_3_stage_unsigned_9_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_10_bit.sv
  inputs: &id196
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  is_signed: true
  module_name: mulor_0_stage_signed_10_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_10_bit.sv
  inputs: *id196
  is_signed: true
  module_name: mulor_1_stage_signed_10_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_10_bit.sv
  inputs: *id196
  is_signed: true
  module_name: mulor_2_stage_signed_10_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_10_bit.sv
  inputs: *id196
  is_signed: true
  module_name: mulor_3_stage_signed_10_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_10_bit.sv
  inputs: *id196
  is_signed: false
  module_name: mulor_0_stage_unsigned_10_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_10_bit.sv
  inputs: *id196
  is_signed: false
  module_name: mulor_1_stage_unsigned_10_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_10_bit.sv
  inputs: *id196
  is_signed: false
  module_name: mulor_2_stage_unsigned_10_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_10_bit.sv
  inputs: *id196
  is_signed: false
  module_name: mulor_3_stage_unsigned_10_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_11_bit.sv
  inputs: &id197
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  is_signed: true
  module_name: mulor_0_stage_signed_11_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_11_bit.sv
  inputs: *id197
  is_signed: true
  module_name: mulor_1_stage_signed_11_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_11_bit.sv
  inputs: *id197
  is_signed: true
  module_name: mulor_2_stage_signed_11_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_11_bit.sv
  inputs: *id197
  is_signed: true
  module_name: mulor_3_stage_signed_11_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_11_bit.sv
  inputs: *id197
  is_signed: false
  module_name: mulor_0_stage_unsigned_11_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_11_bit.sv
  inputs: *id197
  is_signed: false
  module_name: mulor_1_stage_unsigned_11_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_11_bit.sv
  inputs: *id197
  is_signed: false
  module_name: mulor_2_stage_unsigned_11_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_11_bit.sv
  inputs: *id197
  is_signed: false
  module_name: mulor_3_stage_unsigned_11_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_12_bit.sv
  inputs: &id198
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  is_signed: true
  module_name: mulor_0_stage_signed_12_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_12_bit.sv
  inputs: *id198
  is_signed: true
  module_name: mulor_1_stage_signed_12_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_12_bit.sv
  inputs: *id198
  is_signed: true
  module_name: mulor_2_stage_signed_12_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_12_bit.sv
  inputs: *id198
  is_signed: true
  module_name: mulor_3_stage_signed_12_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_12_bit.sv
  inputs: *id198
  is_signed: false
  module_name: mulor_0_stage_unsigned_12_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_12_bit.sv
  inputs: *id198
  is_signed: false
  module_name: mulor_1_stage_unsigned_12_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_12_bit.sv
  inputs: *id198
  is_signed: false
  module_name: mulor_2_stage_unsigned_12_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_12_bit.sv
  inputs: *id198
  is_signed: false
  module_name: mulor_3_stage_unsigned_12_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_13_bit.sv
  inputs: &id199
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  is_signed: true
  module_name: mulor_0_stage_signed_13_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_13_bit.sv
  inputs: *id199
  is_signed: true
  module_name: mulor_1_stage_signed_13_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_13_bit.sv
  inputs: *id199
  is_signed: true
  module_name: mulor_2_stage_signed_13_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_13_bit.sv
  inputs: *id199
  is_signed: true
  module_name: mulor_3_stage_signed_13_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_13_bit.sv
  inputs: *id199
  is_signed: false
  module_name: mulor_0_stage_unsigned_13_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_13_bit.sv
  inputs: *id199
  is_signed: false
  module_name: mulor_1_stage_unsigned_13_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_13_bit.sv
  inputs: *id199
  is_signed: false
  module_name: mulor_2_stage_unsigned_13_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_13_bit.sv
  inputs: *id199
  is_signed: false
  module_name: mulor_3_stage_unsigned_13_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_14_bit.sv
  inputs: &id200
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  is_signed: true
  module_name: mulor_0_stage_signed_14_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_14_bit.sv
  inputs: *id200
  is_signed: true
  module_name: mulor_1_stage_signed_14_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_14_bit.sv
  inputs: *id200
  is_signed: true
  module_name: mulor_2_stage_signed_14_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_14_bit.sv
  inputs: *id200
  is_signed: true
  module_name: mulor_3_stage_signed_14_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_14_bit.sv
  inputs: *id200
  is_signed: false
  module_name: mulor_0_stage_unsigned_14_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_14_bit.sv
  inputs: *id200
  is_signed: false
  module_name: mulor_1_stage_unsigned_14_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_14_bit.sv
  inputs: *id200
  is_signed: false
  module_name: mulor_2_stage_unsigned_14_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_14_bit.sv
  inputs: *id200
  is_signed: false
  module_name: mulor_3_stage_unsigned_14_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_15_bit.sv
  inputs: &id201
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  is_signed: true
  module_name: mulor_0_stage_signed_15_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_15_bit.sv
  inputs: *id201
  is_signed: true
  module_name: mulor_1_stage_signed_15_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_15_bit.sv
  inputs: *id201
  is_signed: true
  module_name: mulor_2_stage_signed_15_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_15_bit.sv
  inputs: *id201
  is_signed: true
  module_name: mulor_3_stage_signed_15_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_15_bit.sv
  inputs: *id201
  is_signed: false
  module_name: mulor_0_stage_unsigned_15_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_15_bit.sv
  inputs: *id201
  is_signed: false
  module_name: mulor_1_stage_unsigned_15_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_15_bit.sv
  inputs: *id201
  is_signed: false
  module_name: mulor_2_stage_unsigned_15_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_15_bit.sv
  inputs: *id201
  is_signed: false
  module_name: mulor_3_stage_unsigned_15_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_16_bit.sv
  inputs: &id202
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  is_signed: true
  module_name: mulor_0_stage_signed_16_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_16_bit.sv
  inputs: *id202
  is_signed: true
  module_name: mulor_1_stage_signed_16_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_16_bit.sv
  inputs: *id202
  is_signed: true
  module_name: mulor_2_stage_signed_16_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_16_bit.sv
  inputs: *id202
  is_signed: true
  module_name: mulor_3_stage_signed_16_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_16_bit.sv
  inputs: *id202
  is_signed: false
  module_name: mulor_0_stage_unsigned_16_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_16_bit.sv
  inputs: *id202
  is_signed: false
  module_name: mulor_1_stage_unsigned_16_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_16_bit.sv
  inputs: *id202
  is_signed: false
  module_name: mulor_2_stage_unsigned_16_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_16_bit.sv
  inputs: *id202
  is_signed: false
  module_name: mulor_3_stage_unsigned_16_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_17_bit.sv
  inputs: &id203
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  is_signed: true
  module_name: mulor_0_stage_signed_17_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_17_bit.sv
  inputs: *id203
  is_signed: true
  module_name: mulor_1_stage_signed_17_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_17_bit.sv
  inputs: *id203
  is_signed: true
  module_name: mulor_2_stage_signed_17_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_17_bit.sv
  inputs: *id203
  is_signed: true
  module_name: mulor_3_stage_signed_17_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_17_bit.sv
  inputs: *id203
  is_signed: false
  module_name: mulor_0_stage_unsigned_17_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_17_bit.sv
  inputs: *id203
  is_signed: false
  module_name: mulor_1_stage_unsigned_17_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_17_bit.sv
  inputs: *id203
  is_signed: false
  module_name: mulor_2_stage_unsigned_17_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_17_bit.sv
  inputs: *id203
  is_signed: false
  module_name: mulor_3_stage_unsigned_17_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_signed_18_bit.sv
  inputs: &id204
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  is_signed: true
  module_name: mulor_0_stage_signed_18_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_signed_18_bit.sv
  inputs: *id204
  is_signed: true
  module_name: mulor_1_stage_signed_18_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_signed_18_bit.sv
  inputs: *id204
  is_signed: true
  module_name: mulor_2_stage_signed_18_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_signed_18_bit.sv
  inputs: *id204
  is_signed: true
  module_name: mulor_3_stage_signed_18_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_0_stage_unsigned_18_bit.sv
  inputs: *id204
  is_signed: false
  module_name: mulor_0_stage_unsigned_18_bit
  stages: 0
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_1_stage_unsigned_18_bit.sv
  inputs: *id204
  is_signed: false
  module_name: mulor_1_stage_unsigned_18_bit
  stages: 1
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_2_stage_unsigned_18_bit.sv
  inputs: *id204
  is_signed: false
  module_name: mulor_2_stage_unsigned_18_bit
  stages: 2
  workload: mulor
  xor_reduction: false
- backends: *id193
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulor_3_stage_unsigned_18_bit.sv
  inputs: *id204
  is_signed: false
  module_name: mulor_3_stage_unsigned_18_bit
  stages: 3
  workload: mulor
  xor_reduction: false
- backends: &id205
  - lattice
  - intel
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_8_bit.sv
  inputs: &id206
  - - a
    - 8
  - - b
    - 8
  - - c
    - 8
  is_signed: true
  module_name: mulxor_0_stage_signed_8_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_8_bit.sv
  inputs: *id206
  is_signed: true
  module_name: mulxor_1_stage_signed_8_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_8_bit.sv
  inputs: *id206
  is_signed: true
  module_name: mulxor_2_stage_signed_8_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_8_bit.sv
  inputs: *id206
  is_signed: true
  module_name: mulxor_3_stage_signed_8_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_8_bit.sv
  inputs: *id206
  is_signed: false
  module_name: mulxor_0_stage_unsigned_8_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_8_bit.sv
  inputs: *id206
  is_signed: false
  module_name: mulxor_1_stage_unsigned_8_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_8_bit.sv
  inputs: *id206
  is_signed: false
  module_name: mulxor_2_stage_unsigned_8_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 8
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_8_bit.sv
  inputs: *id206
  is_signed: false
  module_name: mulxor_3_stage_unsigned_8_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_9_bit.sv
  inputs: &id207
  - - a
    - 9
  - - b
    - 9
  - - c
    - 9
  is_signed: true
  module_name: mulxor_0_stage_signed_9_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_9_bit.sv
  inputs: *id207
  is_signed: true
  module_name: mulxor_1_stage_signed_9_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_9_bit.sv
  inputs: *id207
  is_signed: true
  module_name: mulxor_2_stage_signed_9_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_9_bit.sv
  inputs: *id207
  is_signed: true
  module_name: mulxor_3_stage_signed_9_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_9_bit.sv
  inputs: *id207
  is_signed: false
  module_name: mulxor_0_stage_unsigned_9_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_9_bit.sv
  inputs: *id207
  is_signed: false
  module_name: mulxor_1_stage_unsigned_9_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_9_bit.sv
  inputs: *id207
  is_signed: false
  module_name: mulxor_2_stage_unsigned_9_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 9
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_9_bit.sv
  inputs: *id207
  is_signed: false
  module_name: mulxor_3_stage_unsigned_9_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_10_bit.sv
  inputs: &id208
  - - a
    - 10
  - - b
    - 10
  - - c
    - 10
  is_signed: true
  module_name: mulxor_0_stage_signed_10_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_10_bit.sv
  inputs: *id208
  is_signed: true
  module_name: mulxor_1_stage_signed_10_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_10_bit.sv
  inputs: *id208
  is_signed: true
  module_name: mulxor_2_stage_signed_10_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_10_bit.sv
  inputs: *id208
  is_signed: true
  module_name: mulxor_3_stage_signed_10_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_10_bit.sv
  inputs: *id208
  is_signed: false
  module_name: mulxor_0_stage_unsigned_10_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_10_bit.sv
  inputs: *id208
  is_signed: false
  module_name: mulxor_1_stage_unsigned_10_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_10_bit.sv
  inputs: *id208
  is_signed: false
  module_name: mulxor_2_stage_unsigned_10_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 10
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_10_bit.sv
  inputs: *id208
  is_signed: false
  module_name: mulxor_3_stage_unsigned_10_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_11_bit.sv
  inputs: &id209
  - - a
    - 11
  - - b
    - 11
  - - c
    - 11
  is_signed: true
  module_name: mulxor_0_stage_signed_11_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_11_bit.sv
  inputs: *id209
  is_signed: true
  module_name: mulxor_1_stage_signed_11_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_11_bit.sv
  inputs: *id209
  is_signed: true
  module_name: mulxor_2_stage_signed_11_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_11_bit.sv
  inputs: *id209
  is_signed: true
  module_name: mulxor_3_stage_signed_11_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_11_bit.sv
  inputs: *id209
  is_signed: false
  module_name: mulxor_0_stage_unsigned_11_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_11_bit.sv
  inputs: *id209
  is_signed: false
  module_name: mulxor_1_stage_unsigned_11_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_11_bit.sv
  inputs: *id209
  is_signed: false
  module_name: mulxor_2_stage_unsigned_11_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 11
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_11_bit.sv
  inputs: *id209
  is_signed: false
  module_name: mulxor_3_stage_unsigned_11_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_12_bit.sv
  inputs: &id210
  - - a
    - 12
  - - b
    - 12
  - - c
    - 12
  is_signed: true
  module_name: mulxor_0_stage_signed_12_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_12_bit.sv
  inputs: *id210
  is_signed: true
  module_name: mulxor_1_stage_signed_12_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_12_bit.sv
  inputs: *id210
  is_signed: true
  module_name: mulxor_2_stage_signed_12_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_12_bit.sv
  inputs: *id210
  is_signed: true
  module_name: mulxor_3_stage_signed_12_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_12_bit.sv
  inputs: *id210
  is_signed: false
  module_name: mulxor_0_stage_unsigned_12_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_12_bit.sv
  inputs: *id210
  is_signed: false
  module_name: mulxor_1_stage_unsigned_12_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_12_bit.sv
  inputs: *id210
  is_signed: false
  module_name: mulxor_2_stage_unsigned_12_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 12
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_12_bit.sv
  inputs: *id210
  is_signed: false
  module_name: mulxor_3_stage_unsigned_12_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_13_bit.sv
  inputs: &id211
  - - a
    - 13
  - - b
    - 13
  - - c
    - 13
  is_signed: true
  module_name: mulxor_0_stage_signed_13_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_13_bit.sv
  inputs: *id211
  is_signed: true
  module_name: mulxor_1_stage_signed_13_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_13_bit.sv
  inputs: *id211
  is_signed: true
  module_name: mulxor_2_stage_signed_13_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_13_bit.sv
  inputs: *id211
  is_signed: true
  module_name: mulxor_3_stage_signed_13_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_13_bit.sv
  inputs: *id211
  is_signed: false
  module_name: mulxor_0_stage_unsigned_13_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_13_bit.sv
  inputs: *id211
  is_signed: false
  module_name: mulxor_1_stage_unsigned_13_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_13_bit.sv
  inputs: *id211
  is_signed: false
  module_name: mulxor_2_stage_unsigned_13_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 13
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_13_bit.sv
  inputs: *id211
  is_signed: false
  module_name: mulxor_3_stage_unsigned_13_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_14_bit.sv
  inputs: &id212
  - - a
    - 14
  - - b
    - 14
  - - c
    - 14
  is_signed: true
  module_name: mulxor_0_stage_signed_14_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_14_bit.sv
  inputs: *id212
  is_signed: true
  module_name: mulxor_1_stage_signed_14_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_14_bit.sv
  inputs: *id212
  is_signed: true
  module_name: mulxor_2_stage_signed_14_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_14_bit.sv
  inputs: *id212
  is_signed: true
  module_name: mulxor_3_stage_signed_14_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_14_bit.sv
  inputs: *id212
  is_signed: false
  module_name: mulxor_0_stage_unsigned_14_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_14_bit.sv
  inputs: *id212
  is_signed: false
  module_name: mulxor_1_stage_unsigned_14_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_14_bit.sv
  inputs: *id212
  is_signed: false
  module_name: mulxor_2_stage_unsigned_14_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 14
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_14_bit.sv
  inputs: *id212
  is_signed: false
  module_name: mulxor_3_stage_unsigned_14_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_15_bit.sv
  inputs: &id213
  - - a
    - 15
  - - b
    - 15
  - - c
    - 15
  is_signed: true
  module_name: mulxor_0_stage_signed_15_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_15_bit.sv
  inputs: *id213
  is_signed: true
  module_name: mulxor_1_stage_signed_15_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_15_bit.sv
  inputs: *id213
  is_signed: true
  module_name: mulxor_2_stage_signed_15_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_15_bit.sv
  inputs: *id213
  is_signed: true
  module_name: mulxor_3_stage_signed_15_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_15_bit.sv
  inputs: *id213
  is_signed: false
  module_name: mulxor_0_stage_unsigned_15_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_15_bit.sv
  inputs: *id213
  is_signed: false
  module_name: mulxor_1_stage_unsigned_15_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_15_bit.sv
  inputs: *id213
  is_signed: false
  module_name: mulxor_2_stage_unsigned_15_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 15
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_15_bit.sv
  inputs: *id213
  is_signed: false
  module_name: mulxor_3_stage_unsigned_15_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_16_bit.sv
  inputs: &id214
  - - a
    - 16
  - - b
    - 16
  - - c
    - 16
  is_signed: true
  module_name: mulxor_0_stage_signed_16_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_16_bit.sv
  inputs: *id214
  is_signed: true
  module_name: mulxor_1_stage_signed_16_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_16_bit.sv
  inputs: *id214
  is_signed: true
  module_name: mulxor_2_stage_signed_16_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_16_bit.sv
  inputs: *id214
  is_signed: true
  module_name: mulxor_3_stage_signed_16_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_16_bit.sv
  inputs: *id214
  is_signed: false
  module_name: mulxor_0_stage_unsigned_16_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_16_bit.sv
  inputs: *id214
  is_signed: false
  module_name: mulxor_1_stage_unsigned_16_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_16_bit.sv
  inputs: *id214
  is_signed: false
  module_name: mulxor_2_stage_unsigned_16_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 16
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_16_bit.sv
  inputs: *id214
  is_signed: false
  module_name: mulxor_3_stage_unsigned_16_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_17_bit.sv
  inputs: &id215
  - - a
    - 17
  - - b
    - 17
  - - c
    - 17
  is_signed: true
  module_name: mulxor_0_stage_signed_17_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_17_bit.sv
  inputs: *id215
  is_signed: true
  module_name: mulxor_1_stage_signed_17_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_17_bit.sv
  inputs: *id215
  is_signed: true
  module_name: mulxor_2_stage_signed_17_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_17_bit.sv
  inputs: *id215
  is_signed: true
  module_name: mulxor_3_stage_signed_17_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_17_bit.sv
  inputs: *id215
  is_signed: false
  module_name: mulxor_0_stage_unsigned_17_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_17_bit.sv
  inputs: *id215
  is_signed: false
  module_name: mulxor_1_stage_unsigned_17_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_17_bit.sv
  inputs: *id215
  is_signed: false
  module_name: mulxor_2_stage_unsigned_17_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 17
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_17_bit.sv
  inputs: *id215
  is_signed: false
  module_name: mulxor_3_stage_unsigned_17_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_signed_18_bit.sv
  inputs: &id216
  - - a
    - 18
  - - b
    - 18
  - - c
    - 18
  is_signed: true
  module_name: mulxor_0_stage_signed_18_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_signed_18_bit.sv
  inputs: *id216
  is_signed: true
  module_name: mulxor_1_stage_signed_18_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_signed_18_bit.sv
  inputs: *id216
  is_signed: true
  module_name: mulxor_2_stage_signed_18_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_signed_18_bit.sv
  inputs: *id216
  is_signed: true
  module_name: mulxor_3_stage_signed_18_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_0_stage_unsigned_18_bit.sv
  inputs: *id216
  is_signed: false
  module_name: mulxor_0_stage_unsigned_18_bit
  stages: 0
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_1_stage_unsigned_18_bit.sv
  inputs: *id216
  is_signed: false
  module_name: mulxor_1_stage_unsigned_18_bit
  stages: 1
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_2_stage_unsigned_18_bit.sv
  inputs: *id216
  is_signed: false
  module_name: mulxor_2_stage_unsigned_18_bit
  stages: 2
  workload: mulxor
  xor_reduction: false
- backends: *id205
  bitwidth: 18
  expect_fail: []
  filepath: robustness-testing-verilog-files/generated/mulxor_3_stage_unsigned_18_bit.sv
  inputs: *id216
  is_signed: false
  module_name: mulxor_3_stage_unsigned_18_bit
  stages: 3
  workload: mulxor
  xor_reduction: false
