
*** Running vivado
    with args -log deepNN_fixpt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source deepNN_fixpt.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Jan 26 12:25:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source deepNN_fixpt.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 528.883 ; gain = 198.445
Command: read_checkpoint -auto_incremental -incremental D:/Projects/verilogECG/verilogBase/verilogBase.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Projects/verilogECG/verilogBase/verilogBase.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top deepNN_fixpt -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [Synth 8-7075] Helper process launched with PID 28760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1400.668 ; gain = 447.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'deepNN_fixpt' [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/sources_1/new/MLP.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'deepNN_fixpt' (0#1) [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/sources_1/new/MLP.sv:52]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:40 ; elapsed = 00:01:35 . Memory (MB): peak = 3552.160 ; gain = 2599.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:41 . Memory (MB): peak = 3552.160 ; gain = 2599.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:41 . Memory (MB): peak = 3552.160 ; gain = 2599.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3740.801 ; gain = 13.258
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'reset'. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Projects/verilogECG/verilogBase/verilogBase.srcs/constrs_1/new/mainConstraint.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4677.008 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:46 ; elapsed = 00:04:06 . Memory (MB): peak = 4677.008 ; gain = 3723.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:46 ; elapsed = 00:04:06 . Memory (MB): peak = 4677.008 ; gain = 3723.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:04:06 . Memory (MB): peak = 4677.008 ; gain = 3723.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/Projects/verilogECG/verilogBase/verilogBase.srcs/utils_1/imports/synth_1/main.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:48 ; elapsed = 00:04:14 . Memory (MB): peak = 4677.008 ; gain = 3723.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:48 ; elapsed = 00:04:14 . Memory (MB): peak = 4677.008 ; gain = 3723.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:41 ; elapsed = 00:23:46 . Memory (MB): peak = 8131.965 ; gain = 7178.840
---------------------------------------------------------------------------------
