{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742940194937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742940194938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 25 23:03:14 2025 " "Processing started: Tue Mar 25 23:03:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742940194938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940194938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940194938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742940195382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742940195382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "device_signedaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file device_signedaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 device_signedAdderSubtractor-Behavior " "Found design unit 1: device_signedAdderSubtractor-Behavior" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203612 ""} { "Info" "ISGN_ENTITY_NAME" "1 device_signedAdderSubtractor " "Found entity 1: device_signedAdderSubtractor" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexDecoder-Behavior " "Found design unit 1: hexDecoder-Behavior" {  } { { "hexDecoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/hexDecoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203644 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexDecoder " "Found entity 1: hexDecoder" {  } { { "hexDecoder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/hexDecoder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signedaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signedaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signedAdderSubtractor-Behavior " "Found design unit 1: signedAdderSubtractor-Behavior" {  } { { "signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203672 ""} { "Info" "ISGN_ENTITY_NAME" "1 signedAdderSubtractor " "Found entity 1: signedAdderSubtractor" {  } { { "signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripplecarryaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rippleCarryAdderSubtractor-Behavior " "Found design unit 1: rippleCarryAdderSubtractor-Behavior" {  } { { "rippleCarryAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/rippleCarryAdderSubtractor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203698 ""} { "Info" "ISGN_ENTITY_NAME" "1 rippleCarryAdderSubtractor " "Found entity 1: rippleCarryAdderSubtractor" {  } { { "rippleCarryAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/rippleCarryAdderSubtractor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/regn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203725 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/regn.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovfdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ovfdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ovfdetector-Behavior " "Found design unit 1: ovfdetector-Behavior" {  } { { "ovfdetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/ovfdetector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ovfdetector " "Found entity 1: ovfdetector" {  } { { "ovfdetector.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/ovfdetector.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203748 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1742940203774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-stuctural " "Found design unit 1: mux-stuctural" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203775 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-stuctural " "Found design unit 1: fullAdder-stuctural" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/fullAdder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203798 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/fullAdder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Found design unit 1: flipflop-Behavior" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/flipflop.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203823 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/flipflop.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742940203823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "device_signedAdderSubtractor " "Elaborating entity \"device_signedAdderSubtractor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742940203861 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8..0\] device_signedAdderSubtractor.vhd(15) " "Using initial value X (don't care) for net \"LEDR\[8..0\]\" at device_signedAdderSubtractor.vhd(15)" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940203863 "|device_signedAdderSubtractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signedAdderSubtractor signedAdderSubtractor:DEV " "Elaborating entity \"signedAdderSubtractor\" for hierarchy \"signedAdderSubtractor:DEV\"" {  } { { "device_signedAdderSubtractor.vhd" "DEV" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn signedAdderSubtractor:DEV\|regn:REG0 " "Elaborating entity \"regn\" for hierarchy \"signedAdderSubtractor:DEV\|regn:REG0\"" {  } { { "signedAdderSubtractor.vhd" "REG0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rippleCarryAdderSubtractor signedAdderSubtractor:DEV\|rippleCarryAdderSubtractor:RCA0 " "Elaborating entity \"rippleCarryAdderSubtractor\" for hierarchy \"signedAdderSubtractor:DEV\|rippleCarryAdderSubtractor:RCA0\"" {  } { { "signedAdderSubtractor.vhd" "RCA0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder signedAdderSubtractor:DEV\|rippleCarryAdderSubtractor:RCA0\|fullAdder:FA0 " "Elaborating entity \"fullAdder\" for hierarchy \"signedAdderSubtractor:DEV\|rippleCarryAdderSubtractor:RCA0\|fullAdder:FA0\"" {  } { { "rippleCarryAdderSubtractor.vhd" "FA0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/rippleCarryAdderSubtractor.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux signedAdderSubtractor:DEV\|rippleCarryAdderSubtractor:RCA0\|fullAdder:FA0\|mux:MUX0 " "Elaborating entity \"mux\" for hierarchy \"signedAdderSubtractor:DEV\|rippleCarryAdderSubtractor:RCA0\|fullAdder:FA0\|mux:MUX0\"" {  } { { "fullAdder.vhd" "MUX0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/fullAdder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop signedAdderSubtractor:DEV\|flipflop:DFF0 " "Elaborating entity \"flipflop\" for hierarchy \"signedAdderSubtractor:DEV\|flipflop:DFF0\"" {  } { { "signedAdderSubtractor.vhd" "DFF0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovfdetector signedAdderSubtractor:DEV\|ovfdetector:OVFD " "Elaborating entity \"ovfdetector\" for hierarchy \"signedAdderSubtractor:DEV\|ovfdetector:OVFD\"" {  } { { "signedAdderSubtractor.vhd" "OVFD" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/signedAdderSubtractor.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDecoder hexDecoder:DEC0 " "Elaborating entity \"hexDecoder\" for hierarchy \"hexDecoder:DEC0\"" {  } { { "device_signedAdderSubtractor.vhd" "DEC0" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940203985 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "device_signedAdderSubtractor.vhd" "" { Text "C:/Users/viola/Desktop/DSE/Laboratory/Lab3/Lab3.2/Synthesis/device_signedAdderSubtractor.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742940204577 "|device_signedAdderSubtractor|HEX5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742940204577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742940204652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742940205043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742940205043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742940205095 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742940205095 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742940205095 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742940205095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742940205133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 25 23:03:25 2025 " "Processing ended: Tue Mar 25 23:03:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742940205133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742940205133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742940205133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742940205133 ""}
