From 0199f7ad535bec77718faf3543d92fabe57627f3 Mon Sep 17 00:00:00 2001
From: Zongdong Jiao <zongdong.jiao@amlogic.com>
Date: Fri, 27 Sep 2013 21:02:29 +0800
Subject: [PATCH 2055/5965] hdmitx: optimise hdmi phy setting

---
 drivers/amlogic/display/vout/enc_clk_config.c | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index dc483af68858..b1212360bd86 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -32,6 +32,8 @@ static void set_hpll_clk_out(unsigned clk)
     aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca563823);
     aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x00238100);
     aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012286);
+    aml_write_reg32(P_HHI_HDMI_PHY_CNTL1, 2);
+    aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08930e9b);
 #endif
     switch(clk){
 #ifdef CONFIG_ARCH_MESON8
@@ -48,7 +50,7 @@ static void set_hpll_clk_out(unsigned clk)
                 ;
             }
             aml_write_reg32(P_HHI_HDMI_PHY_CNTL1, 2);
-            aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08c34d0b);
+            aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08930d5b);
             break;
 #endif
         case 1488:
@@ -61,7 +63,7 @@ static void set_hpll_clk_out(unsigned clk)
     }
     aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c8ce00);
     aml_write_reg32(P_HHI_HDMI_PHY_CNTL1, 2);
-    aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08c38d0b);
+    aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08930e9b);
 #endif
 #ifdef CONFIG_ARCH_MESON6
             WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x43e);
-- 
2.19.0

