INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.srcs/sources_1/new/upcounter4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.srcs/sim_1/new/upcounter4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/OneDrive - University of Cape Town/A UNI/GitHub/EEE4120F-Labs/VerilogExercises/VerilogExercises.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
