##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for HE_TIMER_CLK
		4.3::Critical Path Report for MOTOR_PWM_CLK
		4.4::Critical Path Report for STEERING_PWM_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
		5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
		5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK         | Frequency: 26.30 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                   | Target: 24.00 MHz  | 
Clock: HE_TIMER_CLK      | Frequency: 29.85 MHz  | Target: 12.00 MHz  | 
Clock: MOTOR_PWM_CLK     | Frequency: 43.72 MHz  | Target: 1.00 MHz   | 
Clock: STEERING_PWM_CLK  | Frequency: 43.77 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock      Capture Clock     Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------  ----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK         CyBUS_CLK         41666.7          3642        N/A              N/A         N/A              N/A         N/A              N/A         
HE_TIMER_CLK      HE_TIMER_CLK      83333.3          49838       N/A              N/A         N/A              N/A         N/A              N/A         
MOTOR_PWM_CLK     MOTOR_PWM_CLK     1e+006           977127      N/A              N/A         N/A              N/A         N/A              N/A         
STEERING_PWM_CLK  STEERING_PWM_CLK  333333           310488      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                    Clock to Out  Clock Name:Phase    
---------------------------  ------------  ------------------  
CAPTURE_OUT_PIN(0)_PAD       23282         CyBUS_CLK:R         
COUNTER_OUT_PIN(0)_PAD       27348         CyBUS_CLK:R         
PWM_OUT_PIN(0)_PAD           24160         MOTOR_PWM_CLK:R     
STEERING_PWM_OUT_PIN(0)_PAD  24882         STEERING_PWM_CLK:R  
TIMER_OUT_PIN(0)_PAD         36346         CyBUS_CLK:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 26.30 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32925
-------------------------------------   ----- 
End-of-path arrival time (ps)           32925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   5225  16595   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3310  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3310  32925   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  32925   3642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for HE_TIMER_CLK
******************************************
Clock: HE_TIMER_CLK
Frequency: 29.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for MOTOR_PWM_CLK
*******************************************
Clock: MOTOR_PWM_CLK
Frequency: 43.72 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977127p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2793   8073  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17783  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17783  977127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for STEERING_PWM_CLK
**********************************************
Clock: STEERING_PWM_CLK
Frequency: 43.77 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2766   8046  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   9710  17756  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  17756  310488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (HE_TIMER_CLK:R vs. HE_TIMER_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (STEERING_PWM_CLK:R vs. STEERING_PWM_CLK:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2766   8046  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   9710  17756  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  17756  310488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1


5.3::Critical Path Report for (MOTOR_PWM_CLK:R vs. MOTOR_PWM_CLK:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977127p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2793   8073  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17783  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17783  977127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32925
-------------------------------------   ----- 
End-of-path arrival time (ps)           32925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   5225  16595   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3310  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3310  32925   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  32925   3642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 3642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32925
-------------------------------------   ----- 
End-of-path arrival time (ps)           32925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   5225  16595   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3310  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3310  32925   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  32925   3642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 6553p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30024
-------------------------------------   ----- 
End-of-path arrival time (ps)           30024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   2324  13694   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  23404   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  23404   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3310  26714   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  26714   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell14   3310  30024   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell15      0  30024   6553  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 6952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29615
-------------------------------------   ----- 
End-of-path arrival time (ps)           29615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   5225  16595   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3310  29615   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  29615   6952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9863p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26714
-------------------------------------   ----- 
End-of-path arrival time (ps)           26714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   2324  13694   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  23404   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  23404   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell13   3310  26714   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell14      0  26714   9863  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 10262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5100
------------------------------------------------   ----- 
End-of-path required time (ps)                     36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26305
-------------------------------------   ----- 
End-of-path arrival time (ps)           26305
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   5225  16595   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   9710  26305   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  26305  10262  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 10418p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19718
-------------------------------------   ----- 
End-of-path arrival time (ps)           19718
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell8   8348  19718  10418  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 10422p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19714
-------------------------------------   ----- 
End-of-path arrival time (ps)           19714
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell7   8345  19714  10422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 11359p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18778
-------------------------------------   ----- 
End-of-path arrival time (ps)           18778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell9      6011   7705   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell9      3350  11055   4926  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell8   7723  18778  11359  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/clock           datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11506p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18631
-------------------------------------   ----- 
End-of-path arrival time (ps)           18631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell9   7261  18631  11506  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 11516p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18621
-------------------------------------   ----- 
End-of-path arrival time (ps)           18621
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell9      6011   7705   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell9      3350  11055   4926  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell7   7566  18621  11516  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/clock           datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12240p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17897
-------------------------------------   ----- 
End-of-path arrival time (ps)           17897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell9      6011   7705   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell9      3350  11055   4926  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell9   6842  17897  12240  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/clock           datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 13173p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -5090
------------------------------------------------   ----- 
End-of-path required time (ps)                     36577

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23404
-------------------------------------   ----- 
End-of-path arrival time (ps)           23404
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   2324  13694   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell12   9710  23404   6553  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell13      0  23404  13173  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 13542p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16595
-------------------------------------   ----- 
End-of-path arrival time (ps)           16595
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11        1675   1675   3642  RISE       1
Net_8187/main_0                                        macrocell5      6345   8020   3642  RISE       1
Net_8187/q                                             macrocell5      3350  11370   3642  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   5225  16595  13542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 14469p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15678
-------------------------------------   ----- 
End-of-path arrival time (ps)           15678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell14   4308  15678  14469  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 15074p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11530
------------------------------------------------   ------ 
End-of-path required time (ps)                      30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15063
-------------------------------------   ----- 
End-of-path arrival time (ps)           15063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                                 iocell3         1694   1694   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/main_2          macrocell9      6011   7705   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_enable\/q               macrocell9      3350  11055   4926  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   4008  15063  15074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 15364p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14783
-------------------------------------   ----- 
End-of-path arrival time (ps)           14783
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell13   3413  14783  15364  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15561p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14585
-------------------------------------   ----- 
End-of-path arrival time (ps)           14585
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell15   3216  14585  15561  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 16453p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13694
-------------------------------------   ----- 
End-of-path arrival time (ps)           13694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                   iocell11         1675   1675   3642  RISE       1
Net_8187/main_0                                           macrocell5       6345   8020   3642  RISE       1
Net_8187/q                                                macrocell5       3350  11370   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell12   2324  13694  16453  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18333p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11814
-------------------------------------   ----- 
End-of-path arrival time (ps)           11814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell13   3674  11814  18333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 18335p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11812
-------------------------------------   ----- 
End-of-path arrival time (ps)           11812
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell12   3672  11812  18335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19416p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10730
-------------------------------------   ----- 
End-of-path arrival time (ps)           10730
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell14   2590  10730  19416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19419p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell12   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell13      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell13   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell14      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell14   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell15      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell15   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell15   2588  10728  19419  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 21621p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18475
-------------------------------------   ----- 
End-of-path arrival time (ps)           18475
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1           datapathcell6   3510   3510  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i          datapathcell7      0   3510  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1           datapathcell7   1430   4940  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i          datapathcell8      0   4940  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1           datapathcell8   1430   6370  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i          datapathcell9      0   6370  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb      datapathcell9   2950   9320  21621  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/main_0                 macrocell12     3475  12795  21621  RISE       1
\LINE_COUNTER:CounterUDB:status_0\/q                      macrocell12     3350  16145  21621  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2    2330  18475  21621  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : Net_8312/main_0
Capture Clock  : Net_8312/clock_0
Path slack     : 21904p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16252
-------------------------------------   ----- 
End-of-path arrival time (ps)           16252
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell6   3510   3510  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell7      0   3510  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell7   1430   4940  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell8      0   4940  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell8   1430   6370  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell9      0   6370  21621  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell9   2950   9320  21621  RISE       1
Net_8312/main_0                                       macrocell6      6932  16252  21904  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 22168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17929
-------------------------------------   ----- 
End-of-path arrival time (ps)           17929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell12   2320   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell13      0   2320   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell13   1430   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell14      0   3750   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell14   1430   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell15      0   5180   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell15   2960   8140   8435  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/main_1         macrocell20      3514  11654  22168  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:status_tc\/q              macrocell20      3350  15004  22168  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2925  17929  22168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 22454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17643
-------------------------------------   ----- 
End-of-path arrival time (ps)           17643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0           datapathcell6   3540   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i          datapathcell7      0   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0           datapathcell7   1440   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i          datapathcell8      0   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0           datapathcell8   1440   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i          datapathcell9      0   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb      datapathcell9   2960   9380  22454  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/main_0                 macrocell13     2600  11980  22454  RISE       1
\LINE_COUNTER:CounterUDB:status_2\/q                      macrocell13     3350  15330  22454  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2    2313  17643  22454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 23126p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7020
-------------------------------------   ---- 
End-of-path arrival time (ps)           7020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb                               iocell2         1614   1614  23126  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_1  datapathcell1   5406   7020  23126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 24355p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell15   4542   5792  24355  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 25200p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell14   3697   4947  25200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14322
-------------------------------------   ----- 
End-of-path arrival time (ps)           14322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell15      5534   6784  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell15      3350  10134  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell12   4188  14322  25415  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14321
-------------------------------------   ----- 
End-of-path arrival time (ps)           14321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell15      5534   6784  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell15      3350  10134  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell13   4187  14321  25416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GlitchFilter_1:genblk2:Counter0:DP:u0\/clock
Path slack     : 25792p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_5305/q                                         macrocell3      1250   1250  25792  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell1   3104   4354  25792  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26096p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell13   2800   4050  26096  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 26106p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)    41667
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                      30147

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                  model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                                macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell12   2791   4041  26106  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 26185p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11971
-------------------------------------   ----- 
End-of-path arrival time (ps)           11971
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell6   3540   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell7      0   3540  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell7   1440   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell8      0   4980  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell8   1440   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell9      0   6420  22454  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell9   2960   9380  22454  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/main_0       macrocell11     2591  11971  26185  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:overflow_reg_i\/clock_0            macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 26408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13689
-------------------------------------   ----- 
End-of-path arrival time (ps)           13689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LINE_COUNTER:CounterUDB:sC32:counterdp:u0\/z0            datapathcell6   2320   2320  26408  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0i           datapathcell7      0   2320  26408  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u1\/z0            datapathcell7   1430   3750  26408  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0i           datapathcell8      0   3750  26408  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u2\/z0            datapathcell8   1430   5180  26408  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0i           datapathcell9      0   5180  26408  RISE       1
\LINE_COUNTER:CounterUDB:sC32:counterdp:u3\/z0_comb       datapathcell9   2960   8140  26408  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell2    5549  13689  26408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13232
-------------------------------------   ----- 
End-of-path arrival time (ps)           13232
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell15      5534   6784  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell15      3350  10134  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell15   3098  13232  26505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u3\/clock        datapathcell15      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26506p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1930
------------------------------------------------   ----- 
End-of-path required time (ps)                     39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13231
-------------------------------------   ----- 
End-of-path arrival time (ps)           13231
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6       1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell15      5534   6784  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_fifo_load\/q         macrocell15      3350  10134  25415  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell14   3097  13231  26506  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:sT32:timerdp:u2\/clock        datapathcell14      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27507p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10650
-------------------------------------   ----- 
End-of-path arrival time (ps)           10650
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                              iocell11      1675   1675   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_0  macrocell16   8975  10650  27507  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 27515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell11      1675   1675   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_0  macrocell18   8966  10641  27515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 27515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10641
-------------------------------------   ----- 
End-of-path arrival time (ps)           10641
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                 iocell11      1675   1675   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_0  macrocell19   8966  10641  27515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 29416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12250
-------------------------------------   ----- 
End-of-path arrival time (ps)           12250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                                iocell11       1675   1675   3642  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell2  10575  12250  29416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell2        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COM_SYNC_OUT_PIN(0)/fb
Path End       : \LINE_COUNTER:CounterUDB:count_stored_i\/main_0
Capture Clock  : \LINE_COUNTER:CounterUDB:count_stored_i\/clock_0
Path slack     : 30452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7705
-------------------------------------   ---- 
End-of-path arrival time (ps)           7705
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COM_SYNC_OUT_PIN(0)/in_clock                                iocell3             0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
COM_SYNC_OUT_PIN(0)/fb                           iocell3       1694   1694   4926  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/main_0  macrocell10   6011   7705  30452  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LINE_COUNTER:CounterUDB:count_stored_i\/clock_0            macrocell10         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : Net_7123/main_0
Capture Clock  : Net_7123/clock_0
Path slack     : 30504p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7652
-------------------------------------   ---- 
End-of-path arrival time (ps)           7652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_8312/q       macrocell6    1250   1250  16206  RISE       1
Net_7123/main_0  macrocell4    6402   7652  30504  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : COMPARATOR_PIN(0)/fb
Path End       : Net_5305/main_0
Capture Clock  : Net_5305/clock_0
Path slack     : 31118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
COMPARATOR_PIN(0)/in_clock                                  iocell2             0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
COMPARATOR_PIN(0)/fb  iocell2       1614   1614  23126  RISE       1
Net_5305/main_0       macrocell3    5424   7038  31118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : Net_7123/main_1
Capture Clock  : Net_7123/clock_0
Path slack     : 31367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5305/q       macrocell3    1250   1250  25792  RISE       1
Net_7123/main_1  macrocell4    5540   6790  31367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31373p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_8312/q                                           macrocell6    1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_1  macrocell16   5534   6784  31373  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 31924p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                          macrocell3    1250   1250  25792  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/main_0  macrocell17   4983   6233  31924  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell17         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_5305/main_2
Capture Clock  : Net_5305/clock_0
Path slack     : 32004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6153
-------------------------------------   ---- 
End-of-path arrival time (ps)           6153
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\GlitchFilter_1:genblk2:Counter0:DP:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\GlitchFilter_1:genblk2:Counter0:DP:u0\/z0_comb  datapathcell1   3850   3850  32004  RISE       1
Net_5305/main_2                                  macrocell3      2303   6153  32004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : VERT_SYNC_OUT_PIN(0)/fb
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32134p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
VERT_SYNC_OUT_PIN(0)/in_clock                               iocell11            0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
VERT_SYNC_OUT_PIN(0)/fb                             iocell11       1675   1675   3642  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell3   7857   9532  32134  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6    1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_1  macrocell18   4619   5869  32288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8312/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32288p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_8312/clock_0                                            macrocell6          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_8312/q                                              macrocell6    1250   1250  16206  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_1  macrocell19   4619   5869  32288  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 32752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell18   1250   1250  32752  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell18   4155   5405  32752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q       macrocell18   1250   1250  32752  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell19   4155   5405  32752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/q    macrocell18   1250   1250  32752  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell16   3591   4841  33315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell17         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q           macrocell17   1250   1250  27571  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell18   3402   4652  33505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33505p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell17         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q           macrocell17   1250   1250  27571  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell19   3402   4652  33505  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33529p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell17         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q        macrocell17   1250   1250  27571  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell16   3378   4628  33529  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : Net_5305/main_1
Capture Clock  : Net_5305/clock_0
Path slack     : 33816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5305/q       macrocell3    1250   1250  25792  RISE       1
Net_5305/main_1  macrocell3    3091   4341  33816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33816p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                           macrocell3    1250   1250  25792  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_2  macrocell16   3091   4341  33816  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3    1250   1250  25792  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell18   2947   4197  33960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5305/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5305/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_5305/q                                              macrocell3    1250   1250  25792  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell19   2947   4197  33960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34308p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q    macrocell19   1250   1250  34308  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell16   2598   3848  34308  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell19   1250   1250  34308  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell18   2598   3848  34309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_0\/clock_0     macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1

Data path
pin name                                                model name   delay     AT  slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/q       macrocell19   1250   1250  34308  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell19   2598   3848  34309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:int_capt_count_1\/clock_0     macrocell19         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q
Path End       : Net_7123/main_2
Capture Clock  : Net_7123/clock_0
Path slack     : 34583p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/clock_0         macrocell17         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capture_last\/q  macrocell17   1250   1250  27571  RISE       1
Net_7123/main_2                                macrocell4    2324   3574  34583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_7123/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35918p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -1570
------------------------------------------------   ----- 
End-of-path required time (ps)                     40097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/clock_0        macrocell16         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\SEC_TIL_BLACK_TIMER:TimerUDB:capt_int_temp\/q         macrocell16    1250   1250  35918  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2929   4179  35918  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\SEC_TIL_BLACK_TIMER:TimerUDB:rstSts:stsreg\/clock          statusicell3        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 49838p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28406
-------------------------------------   ----- 
End-of-path arrival time (ps)           28406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3310  28406  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  28406  49838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 53148p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25096
-------------------------------------   ----- 
End-of-path arrival time (ps)           25096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3310  25096  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  25096  53148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 56458p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -5090
------------------------------------------------------   ----- 
End-of-path required time (ps)                           78243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21786
-------------------------------------   ----- 
End-of-path arrival time (ps)           21786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   9710  21786  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  21786  56458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 59734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   3939  12079  59734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 59738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12076
-------------------------------------   ----- 
End-of-path arrival time (ps)           12076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   3936  12076  59738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 60794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11019
-------------------------------------   ----- 
End-of-path arrival time (ps)           11019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   2879  11019  60794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 60797p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11016
-------------------------------------   ----- 
End-of-path arrival time (ps)           11016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2876  11016  60797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 64695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   4538   7118  64695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/clock                  datapathcell4       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \HE_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HE_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 65066p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)   83333
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           81763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16698
-------------------------------------   ----- 
End-of-path arrival time (ps)           16698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2   2320   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0   2320  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1430   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   3750  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1430   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   5180  49838  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2960   8140  49838  RISE       1
\HE_TIMER:TimerUDB:status_tc\/main_1         macrocell8      2892  11032  65066  RISE       1
\HE_TIMER:TimerUDB:status_tc\/q              macrocell8      3350  14382  65066  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    2315  16698  65066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell1        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 65102p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6711
-------------------------------------   ---- 
End-of-path arrival time (ps)           6711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   4131   6711  65102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u3\/clock                  datapathcell5       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 66682p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   2551   5131  66682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 66685p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (HE_TIMER_CLK:R#1 vs. HE_TIMER_CLK:R#2)    83333
- Setup time                                             -11520
------------------------------------------------------   ------ 
End-of-path required time (ps)                            71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell1        0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HE_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  56782  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   2549   5129  66685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\HE_TIMER:TimerUDB:sT32:timerdp:u1\/clock                  datapathcell3       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 310488p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -5090
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   328243

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17756
-------------------------------------   ----- 
End-of-path arrival time (ps)           17756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2766   8046  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   9710  17756  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  17756  310488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 313768p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8046
-------------------------------------   ---- 
End-of-path arrival time (ps)           8046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   2766   8046  313768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 313774p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16   2320   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0   2320  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2960   5280  310488  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2759   8039  313774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 317748p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell21      1250   1250  314468  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   2816   4066  317748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:runmode_enable\/q
Path End       : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 317753p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                     -11520
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   321813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:runmode_enable\/q         macrocell21      1250   1250  314468  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   2811   4061  317753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell17      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_5259/main_1
Capture Clock  : Net_5259/clock_0
Path slack     : 320340p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9483
-------------------------------------   ---- 
End-of-path arrival time (ps)           9483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell16      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   4140   4140  320340  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   4140  320340  RISE       1
\STEERING_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   3040   7180  320340  RISE       1
Net_5259/main_1                               macrocell2       2303   9483  320340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_5259/main_0
Capture Clock  : Net_5259/clock_0
Path slack     : 324931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324931  RISE       1
Net_5259/main_0                                  macrocell2     2313   4893  324931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5259/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \STEERING_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \STEERING_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 324931p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (STEERING_PWM_CLK:R#1 vs. STEERING_PWM_CLK:R#2)   333333
- Setup time                                                      -3510
--------------------------------------------------------------   ------ 
End-of-path required time (ps)                                   329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/clock                controlcell4        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\STEERING_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   2580   2580  324931  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/main_0      macrocell21    2313   4893  324931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\STEERING_PWM:PWMUDB:runmode_enable\/clock_0               macrocell21         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 977127p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -5090
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17783
-------------------------------------   ----- 
End-of-path arrival time (ps)           17783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2793   8073  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  17783  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  17783  977127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 980407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2793   8073  980407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 980413p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  977127  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2787   8067  980413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984906p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell14      1250   1250  981626  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2324   3574  984906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:runmode_enable\/q
Path End       : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                    model name      delay     AT   slack  edge  Fanout
------------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:runmode_enable\/q         macrocell14      1250   1250  981626  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2291   3541  984939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_8577/main_1
Capture Clock  : Net_8577/clock_0
Path slack     : 987008p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9482
-------------------------------------   ---- 
End-of-path arrival time (ps)           9482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT   slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  987008  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  987008  RISE       1
\MOTOR_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  987008  RISE       1
Net_8577/main_1                            macrocell7       2302   9482  987008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_8577/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_8577/main_0
Capture Clock  : Net_8577/clock_0
Path slack     : 991584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  991584  RISE       1
Net_8577/main_0                               macrocell7     2326   4906  991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_8577/clock_0                                           macrocell7          0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \MOTOR_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MOTOR_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 991584p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (MOTOR_PWM_CLK:R#1 vs. MOTOR_PWM_CLK:R#2)   1000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                              996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\MOTOR_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   2580   2580  991584  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/main_0      macrocell14    2326   4906  991584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MOTOR_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell14         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

