Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Oct 21 06:44:35 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/course/lab3/project_1/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (552)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (149)
5. checking no_input_delay (159)
6. checking no_output_delay (158)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (552)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

block_pro_done_reg_en_reg__0/G
fir_w_ap_done_reg__0/G

 There is 1 register/latch pin with no clock driven by root clock pin: awvalid (HIGH)

wskip_reg_reg/G

 There are 2 register/latch pins with no clock driven by root clock pin: rready (HIGH)

block_pro_done_reg_en_reg__0/G
fir_w_ap_done_reg__0/G

 There are 7 register/latch pins with no clock driven by root clock pin: sm_tready (HIGH)

block_pro_done_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_rst_len_reg/G
fir_w_ap_done_reg/G
mid_counter_start_reg/G

 There are 40 register/latch pins with no clock driven by root clock pin: ss_tvalid (HIGH)

data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/G
data_WE_reg[3]/G
dbram_move_finish_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: wvalid (HIGH)

wskip_reg_reg/G

 There are 131 register/latch pins with no clock driven by root clock pin: FSM_sequential_data_poiter_state_reg[0]/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/G
data_WE_reg[3]/G
dbram_move_finish_reg/G
dpointer_work_next_reg/G
dpoiter_move_dbram_next_reg[0]/G
dpoiter_move_dbram_next_reg[1]/G
fir_data_reg_reg[0]/G
fir_data_reg_reg[10]/G
fir_data_reg_reg[11]/G
fir_data_reg_reg[12]/G
fir_data_reg_reg[13]/G
fir_data_reg_reg[14]/G
fir_data_reg_reg[15]/G
fir_data_reg_reg[16]/G
fir_data_reg_reg[17]/G
fir_data_reg_reg[18]/G
fir_data_reg_reg[19]/G
fir_data_reg_reg[1]/G
fir_data_reg_reg[20]/G
fir_data_reg_reg[21]/G
fir_data_reg_reg[22]/G
fir_data_reg_reg[23]/G
fir_data_reg_reg[24]/G
fir_data_reg_reg[25]/G
fir_data_reg_reg[26]/G
fir_data_reg_reg[27]/G
fir_data_reg_reg[28]/G
fir_data_reg_reg[29]/G
fir_data_reg_reg[2]/G
fir_data_reg_reg[30]/G
fir_data_reg_reg[31]/G
fir_data_reg_reg[3]/G
fir_data_reg_reg[4]/G
fir_data_reg_reg[5]/G
fir_data_reg_reg[6]/G
fir_data_reg_reg[7]/G
fir_data_reg_reg[8]/G
fir_data_reg_reg[9]/G
fir_out_sm_reg_en_reg/G
fir_tap_A_reg[2]/G
fir_tap_A_reg[3]/G
fir_tap_A_reg[4]/G
fir_tap_A_reg[5]/G
fir_tap_EN_reg/G
fir_tap_reg_reg[0]/G
fir_tap_reg_reg[10]/G
fir_tap_reg_reg[11]/G
fir_tap_reg_reg[12]/G
fir_tap_reg_reg[13]/G
fir_tap_reg_reg[14]/G
fir_tap_reg_reg[15]/G
fir_tap_reg_reg[16]/G
fir_tap_reg_reg[17]/G
fir_tap_reg_reg[18]/G
fir_tap_reg_reg[19]/G
fir_tap_reg_reg[1]/G
fir_tap_reg_reg[20]/G
fir_tap_reg_reg[21]/G
fir_tap_reg_reg[22]/G
fir_tap_reg_reg[23]/G
fir_tap_reg_reg[24]/G
fir_tap_reg_reg[25]/G
fir_tap_reg_reg[26]/G
fir_tap_reg_reg[27]/G
fir_tap_reg_reg[28]/G
fir_tap_reg_reg[29]/G
fir_tap_reg_reg[2]/G
fir_tap_reg_reg[30]/G
fir_tap_reg_reg[31]/G
fir_tap_reg_reg[3]/G
fir_tap_reg_reg[4]/G
fir_tap_reg_reg[5]/G
fir_tap_reg_reg[6]/G
fir_tap_reg_reg[7]/G
fir_tap_reg_reg[8]/G
fir_tap_reg_reg[9]/G
last_eat_reg_reg/G
pipe_counter_rst_reg/G
pipe_counter_start_reg/G
small_counter_rst_reg[0]/G
small_counter_rst_reg[1]/G
small_counter_rst_reg[2]/G
small_counter_rst_reg[3]/G
small_counter_rst_reg[4]/G
small_counter_start_reg/G
small_counter_write_reg/G
tap_counter_rst_reg[0]/G
tap_counter_rst_reg[1]/G
tap_counter_rst_reg[2]/G
tap_counter_rst_reg[3]/G
tap_counter_start_reg/G
work_finish_reg/G

 There are 133 register/latch pins with no clock driven by root clock pin: FSM_sequential_data_poiter_state_reg[1]/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/G
data_WE_reg[3]/G
dbram_move_finish_reg/G
dbram_rst_finish_reg/G
dpointer_work_next_reg/G
dpoiter_move_dbram_next_reg[0]/G
dpoiter_move_dbram_next_reg[1]/G
dpoiter_rst_dbram_next_reg[0]/G
dpoiter_rst_dbram_next_reg[1]/G
fir_data_reg_reg[0]/G
fir_data_reg_reg[10]/G
fir_data_reg_reg[11]/G
fir_data_reg_reg[12]/G
fir_data_reg_reg[13]/G
fir_data_reg_reg[14]/G
fir_data_reg_reg[15]/G
fir_data_reg_reg[16]/G
fir_data_reg_reg[17]/G
fir_data_reg_reg[18]/G
fir_data_reg_reg[19]/G
fir_data_reg_reg[1]/G
fir_data_reg_reg[20]/G
fir_data_reg_reg[21]/G
fir_data_reg_reg[22]/G
fir_data_reg_reg[23]/G
fir_data_reg_reg[24]/G
fir_data_reg_reg[25]/G
fir_data_reg_reg[26]/G
fir_data_reg_reg[27]/G
fir_data_reg_reg[28]/G
fir_data_reg_reg[29]/G
fir_data_reg_reg[2]/G
fir_data_reg_reg[30]/G
fir_data_reg_reg[31]/G
fir_data_reg_reg[3]/G
fir_data_reg_reg[4]/G
fir_data_reg_reg[5]/G
fir_data_reg_reg[6]/G
fir_data_reg_reg[7]/G
fir_data_reg_reg[8]/G
fir_data_reg_reg[9]/G
fir_out_sm_reg_en_reg/G
fir_tap_A_reg[2]/G
fir_tap_A_reg[3]/G
fir_tap_A_reg[4]/G
fir_tap_A_reg[5]/G
fir_tap_EN_reg/G
fir_tap_reg_reg[0]/G
fir_tap_reg_reg[10]/G
fir_tap_reg_reg[11]/G
fir_tap_reg_reg[12]/G
fir_tap_reg_reg[13]/G
fir_tap_reg_reg[14]/G
fir_tap_reg_reg[15]/G
fir_tap_reg_reg[16]/G
fir_tap_reg_reg[17]/G
fir_tap_reg_reg[18]/G
fir_tap_reg_reg[19]/G
fir_tap_reg_reg[1]/G
fir_tap_reg_reg[20]/G
fir_tap_reg_reg[21]/G
fir_tap_reg_reg[22]/G
fir_tap_reg_reg[23]/G
fir_tap_reg_reg[24]/G
fir_tap_reg_reg[25]/G
fir_tap_reg_reg[26]/G
fir_tap_reg_reg[27]/G
fir_tap_reg_reg[28]/G
fir_tap_reg_reg[29]/G
fir_tap_reg_reg[2]/G
fir_tap_reg_reg[30]/G
fir_tap_reg_reg[31]/G
fir_tap_reg_reg[3]/G
fir_tap_reg_reg[4]/G
fir_tap_reg_reg[5]/G
fir_tap_reg_reg[6]/G
fir_tap_reg_reg[7]/G
fir_tap_reg_reg[8]/G
fir_tap_reg_reg[9]/G
last_eat_reg_reg/G
pipe_counter_rst_reg/G
pipe_counter_start_reg/G
small_counter_rst_reg[0]/G
small_counter_rst_reg[1]/G
small_counter_rst_reg[2]/G
small_counter_rst_reg[3]/G
small_counter_rst_reg[4]/G
small_counter_write_reg/G
tap_counter_rst_reg[0]/G
tap_counter_rst_reg[1]/G
tap_counter_rst_reg[2]/G
tap_counter_rst_reg[3]/G
tap_counter_start_reg/G
work_finish_reg/G

 There are 5 register/latch pins with no clock driven by root clock pin: ap_start_reg_out_reg/Q (HIGH)

block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_w_ap_idle_reg/G

 There are 2 register/latch pins with no clock driven by root clock pin: arready_reg/Q (HIGH)

block_pro_done_reg_en_reg__0/G
fir_w_ap_done_reg__0/G

 There is 1 register/latch pin with no clock driven by root clock pin: awready_reg/Q (HIGH)

wskip_reg_reg/G

 There are 8 register/latch pins with no clock driven by root clock pin: dpointer_work_state_reg/Q (HIGH)

fir_out_sm_reg_en_reg/G
pipe_counter_rst_reg/G
small_counter_rst_reg[0]/G
small_counter_rst_reg[1]/G
small_counter_rst_reg[2]/G
small_counter_rst_reg[3]/G
small_counter_rst_reg[4]/G
small_counter_write_reg/G

 There are 42 register/latch pins with no clock driven by root clock pin: dpoiter_move_dbram_state_reg[0]/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/G
data_WE_reg[3]/G
dbram_move_finish_reg/G

 There are 42 register/latch pins with no clock driven by root clock pin: dpoiter_move_dbram_state_reg[1]/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
data_A_reg[2]/G
data_A_reg[3]/G
data_A_reg[4]/G
data_A_reg[5]/G
data_A_reg[6]/G
data_Di_reg[0]/G
data_Di_reg[10]/G
data_Di_reg[11]/G
data_Di_reg[12]/G
data_Di_reg[13]/G
data_Di_reg[14]/G
data_Di_reg[15]/G
data_Di_reg[16]/G
data_Di_reg[17]/G
data_Di_reg[18]/G
data_Di_reg[19]/G
data_Di_reg[1]/G
data_Di_reg[20]/G
data_Di_reg[21]/G
data_Di_reg[22]/G
data_Di_reg[23]/G
data_Di_reg[24]/G
data_Di_reg[25]/G
data_Di_reg[26]/G
data_Di_reg[27]/G
data_Di_reg[28]/G
data_Di_reg[29]/G
data_Di_reg[2]/G
data_Di_reg[30]/G
data_Di_reg[31]/G
data_Di_reg[3]/G
data_Di_reg[4]/G
data_Di_reg[5]/G
data_Di_reg[6]/G
data_Di_reg[7]/G
data_Di_reg[8]/G
data_Di_reg[9]/G
data_EN_reg/G
data_WE_reg[3]/G
dbram_move_finish_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: dpoiter_rst_dbram_state_reg[0]/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
last_eat_reg_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: dpoiter_rst_dbram_state_reg[1]/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
last_eat_reg_reg/G

 There are 17 register/latch pins with no clock driven by root clock pin: fir_controller_state_reg[0]/Q (HIGH)

block_pro_done_reg_en_reg/G
block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_out_sm_reg_en_reg__0/G
fir_rst_len_reg/G
fir_send_data_next_reg[0]/G
fir_send_data_next_reg[1]/G
fir_w_ap_done_reg/G
fir_w_ap_idle_reg/G
mid_counter_start_reg/G
move_dbram_en_reg/G
rst_dbram_en_reg/G
sm_tlast_reg/G
sm_tvalid_reg/G
work_en_reg/G

 There are 34 register/latch pins with no clock driven by root clock pin: fir_controller_state_reg[1]/Q (HIGH)

block_pro_done_reg_en_reg/G
block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_data_reg_rst_reg/G
fir_out_sm_reg_en_reg__0/G
fir_rst_dbram_next_reg/G
fir_rst_len_reg/G
fir_send_data_next_reg[0]/G
fir_send_data_next_reg[1]/G
fir_w_ap_done_reg/G
fir_w_ap_idle_reg/G
mid_counter_rst_reg/G
mid_counter_start_reg/G
move_dbram_en_reg/G
pipe_counter_rst_reg__0/G
pipe_counter_start_reg__0/G
rst_dbram_en_reg/G
sm_tlast_reg/G
sm_tvalid_reg/G
small_counter_rst_reg[0]__0/G
small_counter_rst_reg[1]__0/G
small_counter_rst_reg[2]__0/G
small_counter_rst_reg[3]__0/G
small_counter_rst_reg[4]__0/G
small_counter_start_reg__0/G
small_counter_write_reg__0/G
tap_counter_rst_reg[0]__0/G
tap_counter_rst_reg[1]__0/G
tap_counter_rst_reg[2]__0/G
tap_counter_rst_reg[3]__0/G
tap_counter_start_reg__0/G
work_en_reg/G

 There are 34 register/latch pins with no clock driven by root clock pin: fir_controller_state_reg[2]/Q (HIGH)

block_pro_done_reg_en_reg/G
block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_data_reg_rst_reg/G
fir_out_sm_reg_en_reg__0/G
fir_rst_dbram_next_reg/G
fir_rst_len_reg/G
fir_send_data_next_reg[0]/G
fir_send_data_next_reg[1]/G
fir_w_ap_done_reg/G
fir_w_ap_idle_reg/G
mid_counter_rst_reg/G
mid_counter_start_reg/G
move_dbram_en_reg/G
pipe_counter_rst_reg__0/G
pipe_counter_start_reg__0/G
rst_dbram_en_reg/G
sm_tlast_reg/G
sm_tvalid_reg/G
small_counter_rst_reg[0]__0/G
small_counter_rst_reg[1]__0/G
small_counter_rst_reg[2]__0/G
small_counter_rst_reg[3]__0/G
small_counter_rst_reg[4]__0/G
small_counter_start_reg__0/G
small_counter_write_reg__0/G
tap_counter_rst_reg[0]__0/G
tap_counter_rst_reg[1]__0/G
tap_counter_rst_reg[2]__0/G
tap_counter_rst_reg[3]__0/G
tap_counter_start_reg__0/G
work_en_reg/G

 There are 6 register/latch pins with no clock driven by root clock pin: fir_rst_dbram_state_reg/Q (HIGH)

block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_w_ap_idle_reg/G
rst_dbram_en_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: fir_send_data_state_reg[0]/Q (HIGH)

block_pro_done_reg_en_reg/G
block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_rst_len_reg/G
fir_w_ap_done_reg/G
fir_w_ap_idle_reg/G
mid_counter_start_reg/G
sm_tlast_reg/G
sm_tvalid_reg/G

 There are 11 register/latch pins with no clock driven by root clock pin: fir_send_data_state_reg[1]/Q (HIGH)

block_pro_done_reg_en_reg/G
block_pro_idle_reg_en_reg/G
fir_controller_next_reg[0]/G
fir_controller_next_reg[1]/G
fir_controller_next_reg[2]/G
fir_rst_len_reg/G
fir_w_ap_done_reg/G
fir_w_ap_idle_reg/G
mid_counter_start_reg/G
sm_tlast_reg/G
sm_tvalid_reg/G

 There are 3 register/latch pins with no clock driven by root clock pin: last_eat_reg/Q (HIGH)

FSM_sequential_data_poiter_next_reg[0]/G
FSM_sequential_data_poiter_next_reg[1]/G
last_eat_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: pipe_counter_reg[0]/Q (HIGH)

fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: pipe_counter_reg[1]/Q (HIGH)

fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: pipe_counter_reg[2]/Q (HIGH)

fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: pipe_counter_reg[3]/Q (HIGH)

fir_out_sm_reg_en_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: pipe_counter_reg[4]/Q (HIGH)

fir_out_sm_reg_en_reg/G

 There are 2 register/latch pins with no clock driven by root clock pin: r_waitd_reg/Q (HIGH)

block_pro_done_reg_en_reg__0/G
fir_w_ap_done_reg__0/G

 There are 2 register/latch pins with no clock driven by root clock pin: rskip_reg/Q (HIGH)

block_pro_done_reg_en_reg__0/G
fir_w_ap_done_reg__0/G

 There are 2 register/latch pins with no clock driven by root clock pin: rvalid_reg/Q (HIGH)

block_pro_done_reg_en_reg__0/G
fir_w_ap_done_reg__0/G

 There is 1 register/latch pin with no clock driven by root clock pin: wready_reg/Q (HIGH)

wskip_reg_reg/G

 There is 1 register/latch pin with no clock driven by root clock pin: wskip_reg/Q (HIGH)

wskip_reg_reg/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (149)
--------------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

FSM_sequential_data_poiter_next_reg[0]/D
FSM_sequential_data_poiter_next_reg[1]/D
block_pro_done_reg_en_reg/D
block_pro_done_reg_en_reg__0/D
block_pro_idle_reg_en_reg/D
data_A_reg[2]/D
data_A_reg[3]/D
data_A_reg[4]/D
data_A_reg[5]/D
data_A_reg[6]/D
data_Di_reg[0]/D
data_Di_reg[10]/D
data_Di_reg[11]/D
data_Di_reg[12]/D
data_Di_reg[13]/D
data_Di_reg[14]/D
data_Di_reg[15]/D
data_Di_reg[16]/D
data_Di_reg[17]/D
data_Di_reg[18]/D
data_Di_reg[19]/D
data_Di_reg[1]/D
data_Di_reg[20]/D
data_Di_reg[21]/D
data_Di_reg[22]/D
data_Di_reg[23]/D
data_Di_reg[24]/D
data_Di_reg[25]/D
data_Di_reg[26]/D
data_Di_reg[27]/D
data_Di_reg[28]/D
data_Di_reg[29]/D
data_Di_reg[2]/D
data_Di_reg[30]/D
data_Di_reg[31]/D
data_Di_reg[3]/D
data_Di_reg[4]/D
data_Di_reg[5]/D
data_Di_reg[6]/D
data_Di_reg[7]/D
data_Di_reg[8]/D
data_Di_reg[9]/D
data_EN_reg/D
data_WE_reg[3]/D
dbram_move_finish_reg/D
dbram_rst_finish_reg/D
dpointer_work_next_reg/D
dpoiter_move_dbram_next_reg[0]/D
dpoiter_move_dbram_next_reg[1]/D
dpoiter_rst_dbram_next_reg[0]/D
dpoiter_rst_dbram_next_reg[1]/D
fir_controller_next_reg[0]/D
fir_controller_next_reg[1]/D
fir_controller_next_reg[2]/D
fir_data_reg_reg[0]/D
fir_data_reg_reg[10]/D
fir_data_reg_reg[11]/D
fir_data_reg_reg[12]/D
fir_data_reg_reg[13]/D
fir_data_reg_reg[14]/D
fir_data_reg_reg[15]/D
fir_data_reg_reg[16]/D
fir_data_reg_reg[17]/D
fir_data_reg_reg[18]/D
fir_data_reg_reg[19]/D
fir_data_reg_reg[1]/D
fir_data_reg_reg[20]/D
fir_data_reg_reg[21]/D
fir_data_reg_reg[22]/D
fir_data_reg_reg[23]/D
fir_data_reg_reg[24]/D
fir_data_reg_reg[25]/D
fir_data_reg_reg[26]/D
fir_data_reg_reg[27]/D
fir_data_reg_reg[28]/D
fir_data_reg_reg[29]/D
fir_data_reg_reg[2]/D
fir_data_reg_reg[30]/D
fir_data_reg_reg[31]/D
fir_data_reg_reg[3]/D
fir_data_reg_reg[4]/D
fir_data_reg_reg[5]/D
fir_data_reg_reg[6]/D
fir_data_reg_reg[7]/D
fir_data_reg_reg[8]/D
fir_data_reg_reg[9]/D
fir_data_reg_rst_reg/D
fir_rst_dbram_next_reg/D
fir_rst_len_reg/D
fir_send_data_next_reg[0]/D
fir_send_data_next_reg[1]/D
fir_tap_A_reg[2]/D
fir_tap_A_reg[3]/D
fir_tap_A_reg[4]/D
fir_tap_A_reg[5]/D
fir_tap_EN_reg/D
fir_tap_reg_reg[0]/D
fir_tap_reg_reg[10]/D
fir_tap_reg_reg[11]/D
fir_tap_reg_reg[12]/D
fir_tap_reg_reg[13]/D
fir_tap_reg_reg[14]/D
fir_tap_reg_reg[15]/D
fir_tap_reg_reg[16]/D
fir_tap_reg_reg[17]/D
fir_tap_reg_reg[18]/D
fir_tap_reg_reg[19]/D
fir_tap_reg_reg[1]/D
fir_tap_reg_reg[20]/D
fir_tap_reg_reg[21]/D
fir_tap_reg_reg[22]/D
fir_tap_reg_reg[23]/D
fir_tap_reg_reg[24]/D
fir_tap_reg_reg[25]/D
fir_tap_reg_reg[26]/D
fir_tap_reg_reg[27]/D
fir_tap_reg_reg[28]/D
fir_tap_reg_reg[29]/D
fir_tap_reg_reg[2]/D
fir_tap_reg_reg[30]/D
fir_tap_reg_reg[31]/D
fir_tap_reg_reg[3]/D
fir_tap_reg_reg[4]/D
fir_tap_reg_reg[5]/D
fir_tap_reg_reg[6]/D
fir_tap_reg_reg[7]/D
fir_tap_reg_reg[8]/D
fir_tap_reg_reg[9]/D
fir_w_ap_done_reg/D
fir_w_ap_idle_reg/D
last_eat_reg_reg/D
mid_counter_rst_reg/D
mid_counter_start_reg/D
move_dbram_en_reg/D
pipe_counter_rst_reg__0/D
pipe_counter_start_reg/D
rst_dbram_en_reg/D
sm_tlast_reg/D
sm_tvalid_reg/D
small_counter_rst_reg[0]/D
small_counter_rst_reg[0]__0/D
small_counter_start_reg/D
small_counter_write_reg/D
tap_counter_rst_reg[0]/D
tap_counter_rst_reg[0]__0/D
tap_counter_start_reg/D
work_en_reg/D
work_finish_reg/D
wskip_reg_reg/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (158)
---------------------------------
 There are 158 ports with no output delay specified. (HIGH)

arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.223        0.000                      0                  319        0.137        0.000                      0                  319        5.500        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.223        0.000                      0                  319        0.137        0.000                      0                  319        5.500        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.672ns  (logic 8.380ns (78.520%)  route 2.292ns (21.480%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_result_out_reg_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_result_out_reg_out_reg[20]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_result_out_reg_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_result_out_reg_out_reg[24]_i_10_n_5
                                                                      r  fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.129 r  fir_result_out_reg_out_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.129    fir_result_out_reg_out_reg[28]_i_1_n_7
                         FDCE                                         r  fir_result_out_reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.666ns  (logic 8.374ns (78.508%)  route 2.292ns (21.492%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_result_out_reg_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_result_out_reg_out_reg[20]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_result_out_reg_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_result_out_reg_out_reg[24]_i_10_n_5
                                                                      r  fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.123 r  fir_result_out_reg_out_reg[28]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.123    fir_result_out_reg_out_reg[28]_i_1_n_5
                         FDCE                                         r  fir_result_out_reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.123    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.591ns  (logic 8.299ns (78.356%)  route 2.292ns (21.644%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_result_out_reg_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_result_out_reg_out_reg[20]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_result_out_reg_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_result_out_reg_out_reg[24]_i_10_n_5
                                                                      r  fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.048 r  fir_result_out_reg_out_reg[28]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.048    fir_result_out_reg_out_reg[28]_i_1_n_6
                         FDCE                                         r  fir_result_out_reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.048    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.567ns  (logic 8.275ns (78.307%)  route 2.292ns (21.693%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.101 r  fir_result_out_reg_out_reg[20]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000    11.101    fir_result_out_reg_out_reg[20]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.432 r  fir_result_out_reg_out_reg[24]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    12.061    fir_result_out_reg_out_reg[24]_i_10_n_5
                                                                      r  fir_result_out_reg_out[24]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.363 r  fir_result_out_reg_out[24]_i_2/O
                         net (fo=1, unplaced)         0.000    12.363    fir_result_out_reg_out[24]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.792 r  fir_result_out_reg_out_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.792    fir_result_out_reg_out_reg[24]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[28]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.024 r  fir_result_out_reg_out_reg[28]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.024    fir_result_out_reg_out_reg[28]_i_1_n_8
                         FDCE                                         r  fir_result_out_reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.024    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.555ns  (logic 8.263ns (78.282%)  route 2.292ns (21.718%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_result_out_reg_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_result_out_reg_out_reg[20]_i_10_n_5
                                                                      r  fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.012 r  fir_result_out_reg_out_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.012    fir_result_out_reg_out_reg[24]_i_1_n_7
                         FDCE                                         r  fir_result_out_reg_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[25]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.012    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 8.257ns (78.270%)  route 2.292ns (21.730%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_result_out_reg_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_result_out_reg_out_reg[20]_i_10_n_5
                                                                      r  fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.006 r  fir_result_out_reg_out_reg[24]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.006    fir_result_out_reg_out_reg[24]_i_1_n_5
                         FDCE                                         r  fir_result_out_reg_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[27]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.006    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 8.182ns (78.114%)  route 2.292ns (21.886%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_result_out_reg_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_result_out_reg_out_reg[20]_i_10_n_5
                                                                      r  fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.931 r  fir_result_out_reg_out_reg[24]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.931    fir_result_out_reg_out_reg[24]_i_1_n_6
                         FDCE                                         r  fir_result_out_reg_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.931    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 8.158ns (78.064%)  route 2.292ns (21.936%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.975 r  fir_result_out_reg_out_reg[16]_i_10/CO[3]
                         net (fo=1, unplaced)         0.009    10.984    fir_result_out_reg_out_reg[16]_i_10_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.315 r  fir_result_out_reg_out_reg[20]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.944    fir_result_out_reg_out_reg[20]_i_10_n_5
                                                                      r  fir_result_out_reg_out[20]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.246 r  fir_result_out_reg_out[20]_i_2/O
                         net (fo=1, unplaced)         0.000    12.246    fir_result_out_reg_out[20]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.675 r  fir_result_out_reg_out_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.675    fir_result_out_reg_out_reg[20]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[24]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.907 r  fir_result_out_reg_out_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.907    fir_result_out_reg_out_reg[24]_i_1_n_8
                         FDCE                                         r  fir_result_out_reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.907    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.325ns  (logic 8.042ns (77.885%)  route 2.283ns (22.115%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  fir_result_out_reg_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.714    fir_result_out_reg_out_reg[16]_i_10_n_5
                                                                      r  fir_result_out_reg_out[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.016 r  fir_result_out_reg_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    12.016    fir_result_out_reg_out[16]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.445 r  fir_result_out_reg_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.445    fir_result_out_reg_out_reg[16]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.782 r  fir_result_out_reg_out_reg[20]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.782    fir_result_out_reg_out_reg[20]_i_1_n_7
                         FDCE                                         r  fir_result_out_reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[21]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.782    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 fir_data_reg_out_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_result_out_reg_out_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 8.036ns (77.873%)  route 2.283ns (22.127%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT2=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_data_reg_out_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_data_reg_out_reg[16]/Q
                         net (fo=1, unplaced)         0.800     3.734    fir_data_reg_out[16]
                                                                      r  fir_result_out_reg_out1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     7.945 r  fir_result_out_reg_out1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.000    fir_result_out_reg_out1__0_n_107
                                                                      r  fir_result_out_reg_out1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.518 r  fir_result_out_reg_out1__1/P[0]
                         net (fo=2, unplaced)         0.800    10.318    fir_result_out_reg_out1__1_n_106
                                                                      r  fir_result_out_reg_out[16]_i_13/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    10.442 r  fir_result_out_reg_out[16]_i_13/O
                         net (fo=1, unplaced)         0.000    10.442    fir_result_out_reg_out[16]_i_13_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_10/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.085 r  fir_result_out_reg_out_reg[16]_i_10/O[3]
                         net (fo=2, unplaced)         0.629    11.714    fir_result_out_reg_out_reg[16]_i_10_n_5
                                                                      r  fir_result_out_reg_out[16]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.302    12.016 r  fir_result_out_reg_out[16]_i_2/O
                         net (fo=1, unplaced)         0.000    12.016    fir_result_out_reg_out[16]_i_2_n_1
                                                                      r  fir_result_out_reg_out_reg[16]_i_1/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    12.445 r  fir_result_out_reg_out_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.445    fir_result_out_reg_out_reg[16]_i_1_n_1
                                                                      r  fir_result_out_reg_out_reg[20]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.776 r  fir_result_out_reg_out_reg[20]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.776    fir_result_out_reg_out_reg[20]_i_1_n_5
                         FDCE                                         r  fir_result_out_reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_result_out_reg_out_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    fir_result_out_reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.776    
  -------------------------------------------------------------------
                         slack                                  1.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ap_done_reg_out_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_done_reg_out_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg_out_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  ap_done_reg_out_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    ap_done_reg_out
                                                                      r  ap_done_reg_out_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  ap_done_reg_out_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    ap_done_reg_out_i_1_n_1
                         FDCE                                         r  ap_done_reg_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  ap_done_reg_out_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    ap_done_reg_out_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ap_idle_reg_out_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ap_idle_reg_out_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg_out_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  ap_idle_reg_out_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    ap_idle_reg_out
                                                                      r  ap_idle_reg_out_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.061 r  ap_idle_reg_out_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    ap_idle_reg_out_i_1_n_1
                         FDPE                                         r  ap_idle_reg_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  ap_idle_reg_out_reg/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    ap_idle_reg_out_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 small_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            small_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  small_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  small_counter_reg[4]/Q
                         net (fo=4, unplaced)         0.141     0.966    small_counter[4]
                                                                      r  small_counter[4]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  small_counter[4]_i_2/O
                         net (fo=1, unplaced)         0.000     1.064    small_counter_reg[4]
                         FDCE                                         r  small_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  small_counter_reg[4]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    small_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 tap_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_counter_reg[3]/Q
                         net (fo=4, unplaced)         0.141     0.966    tap_counter[3]
                                                                      r  tap_counter[3]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.064 r  tap_counter[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.064    tap_counter_reg[3]
                         FDCE                                         r  tap_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mid_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            small_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  mid_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  mid_counter_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    mid_counter[2]
                                                                      r  small_counter[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.065 r  small_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    small_counter_reg[2]
                         FDCE                                         r  small_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  small_counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    small_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  tap_counter_reg[0]/Q
                         net (fo=5, unplaced)         0.143     0.967    tap_counter[0]
                                                                      f  tap_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  tap_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    tap_counter_reg[0]
                         FDCE                                         r  tap_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_counter_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.967    tap_counter[1]
                                                                      r  tap_counter[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  tap_counter[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    tap_counter_reg[1]
                         FDCE                                         r  tap_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tap_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  tap_counter_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    tap_counter[2]
                                                                      r  tap_counter[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.065 r  tap_counter[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    tap_counter_reg[2]
                         FDCE                                         r  tap_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  tap_counter_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    tap_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 awready_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            awready_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  awready_reg/Q
                         net (fo=6, unplaced)         0.145     0.969    awready_OBUF
                                                                      f  awready_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  awready_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    awready_reg__0
                         FDCE                                         r  awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  awready_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    awready_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mid_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            mid_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  mid_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  mid_counter_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    mid_counter[0]
                                                                      f  mid_counter[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.067 r  mid_counter[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    mid_counter_reg[0]
                         FDCE                                         r  mid_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  mid_counter_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    mid_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               FSM_sequential_data_poiter_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               FSM_sequential_data_poiter_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_done_reg_out_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         12.000      11.000               ap_idle_reg_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               ap_start_reg_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               arready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               awready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               big_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               big_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg_out_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg_out_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                FSM_sequential_data_poiter_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_done_reg_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         6.000       5.500                ap_idle_reg_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                ap_start_reg_out_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ss_tvalid_IBUF_inst/O
                         net (fo=9, unplaced)         0.800     1.771    ss_tvalid_IBUF
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.150     1.921 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.356    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_tap_EN_reg/G
                            (positive level-sensitive latch)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.841ns  (logic 3.365ns (69.518%)  route 1.476ns (30.482%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_tap_EN_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  fir_tap_EN_reg/Q
                         net (fo=2, unplaced)         0.676     1.261    fir_tap_reg_en
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.407 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.207    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.841 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     4.841    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_tap_A_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.830ns  (logic 3.365ns (69.676%)  route 1.465ns (30.324%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_tap_A_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  fir_tap_A_reg[2]/Q
                         net (fo=1, unplaced)         0.665     1.250    fir_tap_A[2]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.396 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.196    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.830 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.830    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_tap_A_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.830ns  (logic 3.365ns (69.676%)  route 1.465ns (30.324%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_tap_A_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  fir_tap_A_reg[4]/Q
                         net (fo=1, unplaced)         0.665     1.250    fir_tap_A[4]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.146     1.396 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.196    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.830 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.830    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_tap_A_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 3.343ns (69.537%)  route 1.465ns (30.463%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_tap_A_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  fir_tap_A_reg[3]/Q
                         net (fo=1, unplaced)         0.665     1.250    fir_tap_A[3]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.374 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.174    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.808 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.808    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_tap_A_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.808ns  (logic 3.343ns (69.537%)  route 1.465ns (30.463%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_tap_A_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.585     0.585 r  fir_tap_A_reg[5]/Q
                         net (fo=1, unplaced)         0.665     1.250    fir_tap_A[5]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     1.374 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.174    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.808 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.808    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 3.259ns (80.299%)  route 0.800ns (19.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_reg[2]/Q
                         net (fo=1, unplaced)         0.800     1.425    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.059 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.059    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 3.259ns (80.299%)  route 0.800ns (19.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_reg[3]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_reg[3]/Q
                         net (fo=1, unplaced)         0.800     1.425    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.059 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.059    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 3.259ns (80.299%)  route 0.800ns (19.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_reg[4]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_reg[4]/Q
                         net (fo=1, unplaced)         0.800     1.425    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.059 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.059    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_A_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 3.259ns (80.299%)  route 0.800ns (19.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  data_A_reg[5]/G
                         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  data_A_reg[5]/Q
                         net (fo=1, unplaced)         0.800     1.425    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     4.059 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.059    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_dbram_en_reg/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_data_poiter_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.223ns (55.163%)  route 0.181ns (44.837%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  rst_dbram_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  rst_dbram_en_reg/Q
                         net (fo=2, unplaced)         0.181     0.359    rst_dbram_en
                                                                      f  FSM_sequential_data_poiter_next_reg[1]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.404 r  FSM_sequential_data_poiter_next_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.404    data_poiter_next__1[1]
                         LDCE                                         r  FSM_sequential_data_poiter_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbram_rst_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            rst_dbram_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.211ns (52.112%)  route 0.194ns (47.888%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dbram_rst_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.166     0.166 f  dbram_rst_finish_reg/Q
                         net (fo=2, unplaced)         0.194     0.360    dbram_rst_finish
                                                                      f  rst_dbram_en_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.405 r  rst_dbram_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.405    rst_dbram_en_reg_i_1_n_1
                         LDCE                                         r  rst_dbram_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbram_rst_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_rst_dbram_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.214ns (52.464%)  route 0.194ns (47.536%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dbram_rst_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.166     0.166 r  dbram_rst_finish_reg/Q
                         net (fo=2, unplaced)         0.194     0.360    dbram_rst_finish
                                                                      r  fir_rst_dbram_next_reg_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.048     0.408 r  fir_rst_dbram_next_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.408    fir_rst_dbram_next_reg_i_1_n_1
                         LDCE                                         r  fir_rst_dbram_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbram_move_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_controller_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.223ns (54.426%)  route 0.187ns (45.574%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dbram_move_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  dbram_move_finish_reg/Q
                         net (fo=4, unplaced)         0.187     0.365    dbram_move_finish
                                                                      f  fir_controller_next_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.410 r  fir_controller_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.410    fir_controller_next__0[0]
                         LDCE                                         r  fir_controller_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 work_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            work_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.223ns (53.490%)  route 0.194ns (46.510%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  work_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  work_finish_reg/Q
                         net (fo=2, unplaced)         0.194     0.372    work_finish
                                                                      f  work_en_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  work_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.417    work_en_reg_i_1_n_1
                         LDCE                                         r  work_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbram_move_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            move_dbram_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.223ns (52.796%)  route 0.199ns (47.204%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dbram_move_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  dbram_move_finish_reg/Q
                         net (fo=4, unplaced)         0.199     0.377    dbram_move_finish
                                                                      f  move_dbram_en_reg_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.422 r  move_dbram_en_reg_i_1/O
                         net (fo=1, unplaced)         0.000     0.422    move_dbram_en_reg_i_1_n_1
                         LDCE                                         r  move_dbram_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 move_dbram_en_reg/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_data_poiter_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.223ns (43.902%)  route 0.285ns (56.098%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  move_dbram_en_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  move_dbram_en_reg/Q
                         net (fo=2, unplaced)         0.285     0.463    move_dbram_en
                                                                      f  FSM_sequential_data_poiter_next_reg[0]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.508 r  FSM_sequential_data_poiter_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.508    data_poiter_next__1[0]
                         LDCE                                         r  FSM_sequential_data_poiter_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbram_move_finish_reg/G
                            (positive level-sensitive latch)
  Destination:            fir_controller_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.222ns (43.323%)  route 0.290ns (56.677%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dbram_move_finish_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dbram_move_finish_reg/Q
                         net (fo=4, unplaced)         0.290     0.468    dbram_move_finish
                                                                      r  fir_controller_next_reg[2]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.044     0.512 r  fir_controller_next_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.512    fir_controller_next__0[2]
                         LDCE                                         r  fir_controller_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[0]
                            (input port)
  Destination:            fir_data_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[0]
                                                                      r  data_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[0]
                         LDCE                                         r  fir_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Do[10]
                            (input port)
  Destination:            fir_data_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[10]
                                                                      r  data_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  data_Do_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    data_Do_IBUF[10]
                         LDCE                                         r  fir_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 len_reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_send_data_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.063ns (59.894%)  route 2.051ns (40.106%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg_out_reg[4]/Q
                         net (fo=5, unplaced)         0.674     3.608    len_reg_out[4]
                                                                      r  fir_send_data_next_reg[1]_i_34/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.175 r  fir_send_data_next_reg[1]_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     4.184    fir_send_data_next_reg[1]_i_34_n_1
                                                                      r  fir_send_data_next_reg[1]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.301 r  fir_send_data_next_reg[1]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     4.301    fir_send_data_next_reg[1]_i_33_n_1
                                                                      r  fir_send_data_next_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.418 r  fir_send_data_next_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.418    fir_send_data_next_reg[1]_i_21_n_1
                                                                      r  fir_send_data_next_reg[1]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.535 r  fir_send_data_next_reg[1]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.535    fir_send_data_next_reg[1]_i_20_n_1
                                                                      r  fir_send_data_next_reg[1]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.652 r  fir_send_data_next_reg[1]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.652    fir_send_data_next_reg[1]_i_19_n_1
                                                                      r  fir_send_data_next_reg[1]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.769 r  fir_send_data_next_reg[1]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.769    fir_send_data_next_reg[1]_i_14_n_1
                                                                      r  fir_send_data_next_reg[1]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.025 f  fir_send_data_next_reg[1]_i_13/O[2]
                         net (fo=1, unplaced)         0.905     5.930    fir_send_data_next2[27]
                                                                      f  fir_send_data_next_reg[1]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.301     6.231 r  fir_send_data_next_reg[1]_i_5/O
                         net (fo=1, unplaced)         0.000     6.231    fir_send_data_next_reg[1]_i_5_n_1
                                                                      r  fir_send_data_next_reg[1]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.805 r  fir_send_data_next_reg[1]_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.268    fir_send_data_next1
                                                                      r  fir_send_data_next_reg[0]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.302     7.570 r  fir_send_data_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.570    fir_send_data_next_reg[0]_i_1_n_1
                         LDCE                                         r  fir_send_data_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 len_reg_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_send_data_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.063ns (59.894%)  route 2.051ns (40.106%))
  Logic Levels:           10  (CARRY4=8 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  len_reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  len_reg_out_reg[4]/Q
                         net (fo=5, unplaced)         0.674     3.608    len_reg_out[4]
                                                                      r  fir_send_data_next_reg[1]_i_34/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.567     4.175 r  fir_send_data_next_reg[1]_i_34/CO[3]
                         net (fo=1, unplaced)         0.009     4.184    fir_send_data_next_reg[1]_i_34_n_1
                                                                      r  fir_send_data_next_reg[1]_i_33/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.301 r  fir_send_data_next_reg[1]_i_33/CO[3]
                         net (fo=1, unplaced)         0.000     4.301    fir_send_data_next_reg[1]_i_33_n_1
                                                                      r  fir_send_data_next_reg[1]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.418 r  fir_send_data_next_reg[1]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     4.418    fir_send_data_next_reg[1]_i_21_n_1
                                                                      r  fir_send_data_next_reg[1]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.535 r  fir_send_data_next_reg[1]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     4.535    fir_send_data_next_reg[1]_i_20_n_1
                                                                      r  fir_send_data_next_reg[1]_i_19/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.652 r  fir_send_data_next_reg[1]_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     4.652    fir_send_data_next_reg[1]_i_19_n_1
                                                                      r  fir_send_data_next_reg[1]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.769 r  fir_send_data_next_reg[1]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.769    fir_send_data_next_reg[1]_i_14_n_1
                                                                      r  fir_send_data_next_reg[1]_i_13/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.025 f  fir_send_data_next_reg[1]_i_13/O[2]
                         net (fo=1, unplaced)         0.905     5.930    fir_send_data_next2[27]
                                                                      f  fir_send_data_next_reg[1]_i_5/I0
                         LUT3 (Prop_lut3_I0_O)        0.301     6.231 r  fir_send_data_next_reg[1]_i_5/O
                         net (fo=1, unplaced)         0.000     6.231    fir_send_data_next_reg[1]_i_5_n_1
                                                                      r  fir_send_data_next_reg[1]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     6.805 f  fir_send_data_next_reg[1]_i_2/CO[2]
                         net (fo=2, unplaced)         0.463     7.268    fir_send_data_next1
                                                                      f  fir_send_data_next_reg[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.302     7.570 r  fir_send_data_next_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     7.570    fir_send_data_next_reg[1]_i_1_n_1
                         LDCE                                         r  fir_send_data_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 3.431ns (68.150%)  route 1.604ns (31.850%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[0]/Q
                         net (fo=23, unplaced)        0.804     3.738    fir_controller_state[0]
                                                                      r  tap_A_OBUF[2]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.057 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.857    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.492 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.492    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 3.431ns (68.150%)  route 1.604ns (31.850%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[0]/Q
                         net (fo=23, unplaced)        0.804     3.738    fir_controller_state[0]
                                                                      r  tap_A_OBUF[4]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.057 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.857    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.492 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.492    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.035ns  (logic 3.431ns (68.150%)  route 1.604ns (31.850%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  fir_controller_state_reg[0]/Q
                         net (fo=23, unplaced)        0.804     3.738    fir_controller_state[0]
                                                                      f  tap_EN_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.057 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.857    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.492 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.492    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.011ns  (logic 3.407ns (67.997%)  route 1.604ns (32.003%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[0]/Q
                         net (fo=23, unplaced)        0.804     3.738    fir_controller_state[0]
                                                                      r  tap_A_OBUF[3]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.033 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.833    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.468 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.468    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.011ns  (logic 3.407ns (67.997%)  route 1.604ns (32.003%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[0]/Q
                         net (fo=23, unplaced)        0.804     3.738    fir_controller_state[0]
                                                                      r  tap_A_OBUF[5]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.033 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.833    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.468 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.468    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 3.407ns (68.011%)  route 1.603ns (31.989%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[1]/Q
                         net (fo=22, unplaced)        0.803     3.737    fir_controller_state[1]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=8, unplaced)         0.800     4.832    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.467 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.467    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 3.407ns (68.011%)  route 1.603ns (31.989%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[1]/Q
                         net (fo=22, unplaced)        0.803     3.737    fir_controller_state[1]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=8, unplaced)         0.800     4.832    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.467 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.467    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.010ns  (logic 3.407ns (68.011%)  route 1.603ns (31.989%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  fir_controller_state_reg[1]/Q
                         net (fo=22, unplaced)        0.803     3.737    fir_controller_state[1]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.032 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=8, unplaced)         0.800     4.832    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.467 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.467    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpointer_work_state_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pipe_counter_start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.147ns (48.386%)  route 0.157ns (51.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  dpointer_work_state_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  dpointer_work_state_reg/Q
                         net (fo=8, unplaced)         0.157     0.981    dpointer_work_state
                         LDCE                                         r  pipe_counter_start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            fir_w_ap_idle_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.147ns (46.453%)  route 0.169ns (53.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_controller_state_reg[2]/Q
                         net (fo=28, unplaced)        0.169     0.994    fir_controller_state[2]
                         LDCE                                         r  fir_w_ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tlast_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.147ns (46.453%)  route 0.169ns (53.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_controller_state_reg[2]/Q
                         net (fo=28, unplaced)        0.169     0.994    fir_controller_state[2]
                         LDCE                                         r  sm_tlast_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_controller_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tvalid_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.147ns (46.453%)  route 0.169ns (53.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  fir_controller_state_reg[2]/Q
                         net (fo=28, unplaced)        0.169     0.994    fir_controller_state[2]
                         LDCE                                         r  sm_tvalid_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            dpoiter_rst_dbram_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.243ns (68.067%)  route 0.114ns (31.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    data_poiter_state_reg[0]
                                                                      r  dpoiter_rst_dbram_next_reg[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.096     1.035 r  dpoiter_rst_dbram_next_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.035    dpoiter_rst_dbram_next_reg[1]_i_1_n_1
                         LDCE                                         r  dpoiter_rst_dbram_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_sequential_data_poiter_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    data_poiter_state_reg[0]
                                                                      r  FSM_sequential_data_poiter_next_reg[0]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.037 r  FSM_sequential_data_poiter_next_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    data_poiter_next__1[0]
                         LDCE                                         r  FSM_sequential_data_poiter_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            FSM_sequential_data_poiter_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    data_poiter_state_reg[0]
                                                                      r  FSM_sequential_data_poiter_next_reg[1]_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.098     1.037 r  FSM_sequential_data_poiter_next_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    data_poiter_next__1[1]
                         LDCE                                         r  FSM_sequential_data_poiter_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_A_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    data_poiter_state_reg[0]
                                                                      r  data_A_reg[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.037 r  data_A_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    data_A_reg[6]_i_1_n_1
                         LDCE                                         r  data_A_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_EN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    data_poiter_state_reg[0]
                                                                      r  data_EN_reg_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.098     1.037 r  data_EN_reg_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    data_EN_reg_i_1_n_1
                         LDCE                                         r  data_EN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_WE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.245ns (68.245%)  route 0.114ns (31.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  FSM_sequential_data_poiter_state_reg[0]/Q
                         net (fo=26, unplaced)        0.114     0.939    data_poiter_state_reg[0]
                                                                      f  data_WE_reg[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.037 r  data_WE_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.037    data_WE_reg[3]_i_1_n_1
                         LDCE                                         r  data_WE_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           811 Endpoints
Min Delay           811 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[0]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[10]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[11]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[12]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[13]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[14]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[15]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[16]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[17]/C

Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rdata_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.380ns  (logic 1.197ns (35.404%)  route 2.183ns (64.596%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  rready_IBUF_inst/O
                         net (fo=18, unplaced)        0.800     1.771    rready_IBUF
                                                                      r  rvalid_reg__0_BUFG_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     1.895 r  rvalid_reg__0_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    rvalid_reg__0
                                                                      r  rvalid_reg__0_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     2.796 r  rvalid_reg__0_BUFG_inst/O
                         net (fo=34, unplaced)        0.584     3.380    rvalid_reg__0_BUFG
                         FDCE                                         r  rdata_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  rdata_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dpointer_work_next_reg/G
                            (positive level-sensitive latch)
  Destination:            dpointer_work_state_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.161ns (53.423%)  route 0.140ns (46.577%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dpointer_work_next_reg/G
                         LDCE (EnToQ_ldce_G_Q)        0.161     0.161 r  dpointer_work_next_reg/Q
                         net (fo=1, unplaced)         0.140     0.301    dpointer_work_next
                         FDCE                                         r  dpointer_work_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dpointer_work_state_reg/C

Slack:                    inf
  Source:                 dpoiter_rst_dbram_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dpoiter_rst_dbram_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.166ns (54.184%)  route 0.140ns (45.816%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dpoiter_rst_dbram_next_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.166     0.166 r  dpoiter_rst_dbram_next_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.306    dpoiter_rst_dbram_next[0]
                         FDCE                                         r  dpoiter_rst_dbram_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dpoiter_rst_dbram_state_reg[0]/C

Slack:                    inf
  Source:                 dpoiter_rst_dbram_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dpoiter_rst_dbram_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.166ns (54.184%)  route 0.140ns (45.816%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dpoiter_rst_dbram_next_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.166     0.166 r  dpoiter_rst_dbram_next_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.306    dpoiter_rst_dbram_next[1]
                         FDCE                                         r  dpoiter_rst_dbram_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dpoiter_rst_dbram_state_reg[1]/C

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_data_poiter_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  FSM_sequential_data_poiter_next_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_sequential_data_poiter_next_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    data_poiter_next__0[0]
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[0]/C

Slack:                    inf
  Source:                 FSM_sequential_data_poiter_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM_sequential_data_poiter_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  FSM_sequential_data_poiter_next_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  FSM_sequential_data_poiter_next_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    data_poiter_next__0[1]
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  FSM_sequential_data_poiter_state_reg[1]/C

Slack:                    inf
  Source:                 dpoiter_move_dbram_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            dpoiter_move_dbram_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dpoiter_move_dbram_next_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dpoiter_move_dbram_next_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    dpoiter_move_dbram_next[0]
                         FDCE                                         r  dpoiter_move_dbram_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dpoiter_move_dbram_state_reg[0]/C

Slack:                    inf
  Source:                 dpoiter_move_dbram_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            dpoiter_move_dbram_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  dpoiter_move_dbram_next_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  dpoiter_move_dbram_next_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    dpoiter_move_dbram_next[1]
                         FDCE                                         r  dpoiter_move_dbram_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  dpoiter_move_dbram_state_reg[1]/C

Slack:                    inf
  Source:                 fir_controller_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            fir_controller_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_controller_next_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_controller_next_reg[0]/Q
                         net (fo=1, unplaced)         0.140     0.318    fir_controller_next[0]
                         FDCE                                         r  fir_controller_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[0]/C

Slack:                    inf
  Source:                 fir_controller_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fir_controller_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_controller_next_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_controller_next_reg[1]/Q
                         net (fo=1, unplaced)         0.140     0.318    fir_controller_next[1]
                         FDCE                                         r  fir_controller_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[1]/C

Slack:                    inf
  Source:                 fir_controller_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            fir_controller_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.178ns (55.910%)  route 0.140ns (44.090%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  fir_controller_next_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  fir_controller_next_reg[2]/Q
                         net (fo=1, unplaced)         0.140     0.318    fir_controller_next[2]
                         FDCE                                         r  fir_controller_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  fir_controller_state_reg[2]/C





