<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › rtlwifi › rtl8192de › hw.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>hw.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/******************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright(c) 2009-2012  Realtek Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of version 2 of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution in the</span>
<span class="cm"> * file called LICENSE.</span>
<span class="cm"> *</span>
<span class="cm"> * Contact Information:</span>
<span class="cm"> * wlanfae &lt;wlanfae@realtek.com&gt;</span>
<span class="cm"> * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,</span>
<span class="cm"> * Hsinchu 300, Taiwan.</span>
<span class="cm"> *</span>
<span class="cm"> * Larry Finger &lt;Larry.Finger@lwfinger.net&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *****************************************************************************/</span>

<span class="cp">#include &quot;../wifi.h&quot;</span>
<span class="cp">#include &quot;../efuse.h&quot;</span>
<span class="cp">#include &quot;../base.h&quot;</span>
<span class="cp">#include &quot;../regd.h&quot;</span>
<span class="cp">#include &quot;../cam.h&quot;</span>
<span class="cp">#include &quot;../ps.h&quot;</span>
<span class="cp">#include &quot;../pci.h&quot;</span>
<span class="cp">#include &quot;reg.h&quot;</span>
<span class="cp">#include &quot;def.h&quot;</span>
<span class="cp">#include &quot;phy.h&quot;</span>
<span class="cp">#include &quot;dm.h&quot;</span>
<span class="cp">#include &quot;fw.h&quot;</span>
<span class="cp">#include &quot;led.h&quot;</span>
<span class="cp">#include &quot;sw.h&quot;</span>
<span class="cp">#include &quot;hw.h&quot;</span>

<span class="n">u32</span> <span class="nf">rtl92de_read_dword_dbi</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u8</span> <span class="n">direct</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DBI_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0xFFC</span><span class="p">));</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DBI_FLAG</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">direct</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DBI_RDATA</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">value</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_write_dword_dbi</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
			     <span class="n">u16</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">u8</span> <span class="n">direct</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DBI_CTRL</span><span class="p">,</span> <span class="p">((</span><span class="n">offset</span> <span class="o">&amp;</span> <span class="mh">0xFFC</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0xF000</span><span class="p">));</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DBI_WDATA</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DBI_FLAG</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">direct</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				      <span class="n">u8</span> <span class="n">set_bits</span><span class="p">,</span> <span class="n">u8</span> <span class="n">clear_bits</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">reg_bcn_ctrl_val</span> <span class="o">|=</span> <span class="n">set_bits</span><span class="p">;</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">reg_bcn_ctrl_val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">clear_bits</span><span class="p">;</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_CTRL</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">reg_bcn_ctrl_val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_stop_tx_beacon</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">tmp1byte</span><span class="p">;</span>

	<span class="n">tmp1byte</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmp1byte</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)));</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_MAX_ERR</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">);</span>
	<span class="n">tmp1byte</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">tmp1byte</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmp1byte</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_resume_tx_beacon</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">tmp1byte</span><span class="p">;</span>

	<span class="n">tmp1byte</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmp1byte</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">));</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_MAX_ERR</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">tmp1byte</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">tmp1byte</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">tmp1byte</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_enable_bcn_sub_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_disable_bcn_sub_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_get_hw_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">variable</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">variable</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HW_VAR_RCR</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">receive_config</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_RF_STATE</span>:
		<span class="o">*</span><span class="p">((</span><span class="k">enum</span> <span class="n">rf_pwrstate</span> <span class="o">*</span><span class="p">)(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_FWLPS_RF_ON</span>:<span class="p">{</span>
		<span class="k">enum</span> <span class="n">rf_pwrstate</span> <span class="n">rfState</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">val_rcr</span><span class="p">;</span>

		<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_RF_STATE</span><span class="p">,</span>
					      <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rfState</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rfState</span> <span class="o">==</span> <span class="n">ERFOFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">val_rcr</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RCR</span><span class="p">);</span>
			<span class="n">val_rcr</span> <span class="o">&amp;=</span> <span class="mh">0x00070000</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val_rcr</span><span class="p">)</span>
				<span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_FW_PSMODE_STATUS</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">fw_current_inpsmode</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_CORRECT_TSF</span>:<span class="p">{</span>
		<span class="n">u64</span> <span class="n">tsf</span><span class="p">;</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">ptsf_low</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tsf</span><span class="p">;</span>
		<span class="n">u32</span> <span class="o">*</span><span class="n">ptsf_high</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">tsf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

		<span class="o">*</span><span class="n">ptsf_high</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_TSFTR</span> <span class="o">+</span> <span class="mi">4</span><span class="p">));</span>
		<span class="o">*</span><span class="n">ptsf_low</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TSFTR</span><span class="p">);</span>
		<span class="o">*</span><span class="p">((</span><span class="n">u64</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="n">tsf</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_INT_MIGRATION</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">interrupt_migration</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_INT_AC</span>:
		<span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)(</span><span class="n">val</span><span class="p">))</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">disable_tx_int</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_set_hw_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="n">variable</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">idx</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">variable</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">HW_VAR_ETHER_ADDR</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">ETH_ALEN</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_MACID</span> <span class="o">+</span> <span class="n">idx</span><span class="p">),</span>
				       <span class="n">val</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_BASIC_RATE</span>: <span class="p">{</span>
		<span class="n">u16</span> <span class="n">rate_cfg</span> <span class="o">=</span> <span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">)[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">u8</span> <span class="n">rate_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">rate_cfg</span> <span class="o">=</span> <span class="n">rate_cfg</span> <span class="o">&amp;</span> <span class="mh">0x15f</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PEER_CISCO</span> <span class="o">&amp;&amp;</span>
		    <span class="p">((</span><span class="n">rate_cfg</span> <span class="o">&amp;</span> <span class="mh">0x150</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
			<span class="n">rate_cfg</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RRSR</span><span class="p">,</span> <span class="n">rate_cfg</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RRSR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
			       <span class="p">(</span><span class="n">rate_cfg</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">rate_cfg</span> <span class="o">&gt;</span> <span class="mh">0x1</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rate_cfg</span> <span class="o">=</span> <span class="p">(</span><span class="n">rate_cfg</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">rate_index</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">fw_version</span> <span class="o">&gt;</span> <span class="mh">0xe</span><span class="p">)</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_INIRTS_RATE_SEL</span><span class="p">,</span>
				       <span class="n">rate_index</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_BSSID</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">ETH_ALEN</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="p">(</span><span class="n">REG_BSSID</span> <span class="o">+</span> <span class="n">idx</span><span class="p">),</span>
				       <span class="n">val</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_SIFS</span>:
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SIFS_CTX</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SIFS_TRX</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPEC_SIFS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC_SPEC_SIFS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">ht_enable</span><span class="p">)</span>
			<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RESP_SIFS_OFDM</span><span class="p">,</span>
				       <span class="mh">0x0e0e</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RESP_SIFS_OFDM</span><span class="p">,</span>
				       <span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_SLOT_TIME</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">e_aci</span><span class="p">;</span>

		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_MLME</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;HW_VAR_SLOT_TIME %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SLOT</span><span class="p">,</span> <span class="n">val</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">e_aci</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">e_aci</span> <span class="o">&lt;</span> <span class="n">AC_MAX</span><span class="p">;</span> <span class="n">e_aci</span><span class="o">++</span><span class="p">)</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						      <span class="n">HW_VAR_AC_PARAM</span><span class="p">,</span>
						      <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">e_aci</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_ACK_PREAMBLE</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">reg_tmp</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">short_preamble</span> <span class="o">=</span> <span class="p">(</span><span class="n">bool</span><span class="p">)</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>

		<span class="n">reg_tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">cur_40_prime_sc</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">short_preamble</span><span class="p">)</span>
			<span class="n">reg_tmp</span> <span class="o">|=</span> <span class="mh">0x80</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RRSR</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">reg_tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_AMPDU_MIN_SPACE</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">min_spacing_to_set</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">sec_min_space</span><span class="p">;</span>

		<span class="n">min_spacing_to_set</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">min_spacing_to_set</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sec_min_space</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">min_spacing_to_set</span> <span class="o">&lt;</span> <span class="n">sec_min_space</span><span class="p">)</span>
				<span class="n">min_spacing_to_set</span> <span class="o">=</span> <span class="n">sec_min_space</span><span class="p">;</span>
			<span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span> <span class="o">=</span> <span class="p">((</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span> <span class="o">&amp;</span> <span class="mh">0xf8</span><span class="p">)</span> <span class="o">|</span>
					      <span class="n">min_spacing_to_set</span><span class="p">);</span>
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">min_spacing_to_set</span><span class="p">;</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_MLME</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Set HW_VAR_AMPDU_MIN_SPACE: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span><span class="p">);</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AMPDU_MIN_SPACE</span><span class="p">,</span>
				       <span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_SHORTGI_DENSITY</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">density_to_set</span><span class="p">;</span>

		<span class="n">density_to_set</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">minspace_cfg</span><span class="p">;</span>
		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">density_to_set</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_MLME</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;Set HW_VAR_SHORTGI_DENSITY: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AMPDU_MIN_SPACE</span><span class="p">,</span>
			       <span class="n">mac</span><span class="o">-&gt;</span><span class="n">min_space_cfg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_AMPDU_FACTOR</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">factor_toset</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">regtoSet</span><span class="p">;</span>
		<span class="n">u8</span> <span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">index</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span>
			<span class="n">regtoSet</span> <span class="o">=</span> <span class="mh">0xb9726641</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_SINGLEPHY</span><span class="p">)</span>
			<span class="n">regtoSet</span> <span class="o">=</span> <span class="mh">0x66626641</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">regtoSet</span> <span class="o">=</span> <span class="mh">0xb972a841</span><span class="p">;</span>
		<span class="n">factor_toset</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">factor_toset</span> <span class="o">&lt;=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">factor_toset</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">factor_toset</span> <span class="o">+</span> <span class="mi">2</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">factor_toset</span> <span class="o">&gt;</span> <span class="mh">0xf</span><span class="p">)</span>
				<span class="n">factor_toset</span> <span class="o">=</span> <span class="mh">0xf</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">index</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">index</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ptmp_byte</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">regtoSet</span><span class="p">)</span> <span class="o">+</span> <span class="n">index</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="o">&gt;</span>
				    <span class="p">(</span><span class="n">factor_toset</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">))</span>
					<span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span>
						 <span class="o">|</span> <span class="p">(</span><span class="n">factor_toset</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">&amp;</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">factor_toset</span><span class="p">)</span>
					<span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">ptmp_byte</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span>
						     <span class="o">|</span> <span class="p">(</span><span class="n">factor_toset</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AGGLEN_LMT</span><span class="p">,</span> <span class="n">regtoSet</span><span class="p">);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_MLME</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;Set HW_VAR_AMPDU_FACTOR: %#x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">factor_toset</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_AC_PARAM</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">e_aci</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">rtl92d_dm_init_edca_turbo</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">acm_method</span> <span class="o">!=</span> <span class="n">eAcmWay2_SW</span><span class="p">)</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_ACM_CTRL</span><span class="p">,</span>
						      <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">e_aci</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_ACM_CTRL</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">e_aci</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">union</span> <span class="n">aci_aifsn</span> <span class="o">*</span><span class="n">p_aci_aifsn</span> <span class="o">=</span>
		    <span class="p">(</span><span class="k">union</span> <span class="n">aci_aifsn</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">ac</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">aifs</span><span class="p">));</span>
		<span class="n">u8</span> <span class="n">acm</span> <span class="o">=</span> <span class="n">p_aci_aifsn</span><span class="o">-&gt;</span><span class="n">f</span><span class="p">.</span><span class="n">acm</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">acm_ctrl</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ACMHWCTRL</span><span class="p">);</span>

		<span class="n">acm_ctrl</span> <span class="o">=</span> <span class="n">acm_ctrl</span> <span class="o">|</span> <span class="p">((</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">acm_method</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span>  <span class="mh">0x0</span> <span class="o">:</span> <span class="mh">0x1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">acm</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">e_aci</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">AC0_BE</span>:
				<span class="n">acm_ctrl</span> <span class="o">|=</span> <span class="n">ACMHW_BEQEN</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">AC2_VI</span>:
				<span class="n">acm_ctrl</span> <span class="o">|=</span> <span class="n">ACMHW_VIQEN</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">AC3_VO</span>:
				<span class="n">acm_ctrl</span> <span class="o">|=</span> <span class="n">ACMHW_VOQEN</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
					 <span class="s">&quot;HW_VAR_ACM_CTRL acm set failed: eACI is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					 <span class="n">acm</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">e_aci</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">AC0_BE</span>:
				<span class="n">acm_ctrl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">ACMHW_BEQEN</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">AC2_VI</span>:
				<span class="n">acm_ctrl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">ACMHW_VIQEN</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">AC3_VO</span>:
				<span class="n">acm_ctrl</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">ACMHW_VOQEN</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
					 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_QOS</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
			 <span class="s">&quot;SetHwReg8190pci(): [HW_VAR_ACM_CTRL] Write 0x%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">acm_ctrl</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ACMHWCTRL</span><span class="p">,</span> <span class="n">acm_ctrl</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_RCR</span>:
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RCR</span><span class="p">,</span> <span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">receive_config</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_RETRY_LIMIT</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">retry_limit</span> <span class="o">=</span> <span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))[</span><span class="mi">0</span><span class="p">];</span>

		<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RL</span><span class="p">,</span>
			       <span class="n">retry_limit</span> <span class="o">&lt;&lt;</span> <span class="n">RETRY_LIMIT_SHORT_SHIFT</span> <span class="o">|</span>
			       <span class="n">retry_limit</span> <span class="o">&lt;&lt;</span> <span class="n">RETRY_LIMIT_LONG_SHIFT</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_DUAL_TSF_RST</span>:
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DUAL_TSF_RST</span><span class="p">,</span> <span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">1</span><span class="p">)));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_EFUSE_BYTES</span>:
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">efuse_usedbytes</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_EFUSE_USAGE</span>:
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">efuse_usedpercentage</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_IO_CMD</span>:
		<span class="n">rtl92d_phy_set_io_cmd</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="k">enum</span> <span class="n">io_type</span> <span class="o">*</span><span class="p">)</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_WPA_CONFIG</span>:
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SECCFG</span><span class="p">,</span> <span class="o">*</span><span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_SET_RPWM</span>:
		<span class="n">rtl92d_fill_h2c_cmd</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">H2C_PWRM</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_H2C_FW_PWRMODE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_FW_PSMODE_STATUS</span>:
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">fw_current_inpsmode</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">HW_VAR_H2C_FW_JOINBSSRPT</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">mstatus</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>
		<span class="n">u8</span> <span class="n">tmp_regcr</span><span class="p">,</span> <span class="n">tmp_reg422</span><span class="p">;</span>
		<span class="n">bool</span> <span class="n">recover</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mstatus</span> <span class="o">==</span> <span class="n">RT_MEDIA_CONNECT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						      <span class="n">HW_VAR_AID</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
			<span class="n">tmp_regcr</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
				       <span class="p">(</span><span class="n">tmp_regcr</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">)));</span>
			<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
			<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">tmp_reg422</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span>
						 <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">tmp_reg422</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">))</span>
				<span class="n">recover</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
				       <span class="n">tmp_reg422</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">)));</span>
			<span class="n">rtl92d_set_fw_rsvdpagepkt</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">recover</span><span class="p">)</span>
				<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span>
					       <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span>
					       <span class="n">tmp_reg422</span><span class="p">);</span>
			<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
				       <span class="p">(</span><span class="n">tmp_regcr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))));</span>
		<span class="p">}</span>
		<span class="n">rtl92d_set_fw_joinbss_report_cmd</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_AID</span>: <span class="p">{</span>
		<span class="n">u16</span> <span class="n">u2btmp</span><span class="p">;</span>
		<span class="n">u2btmp</span> <span class="o">=</span> <span class="n">rtl_read_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_PSR_RPT</span><span class="p">);</span>
		<span class="n">u2btmp</span> <span class="o">&amp;=</span> <span class="mh">0xC000</span><span class="p">;</span>
		<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_PSR_RPT</span><span class="p">,</span> <span class="p">(</span><span class="n">u2btmp</span> <span class="o">|</span>
			       <span class="n">mac</span><span class="o">-&gt;</span><span class="n">assoc_id</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_CORRECT_TSF</span>: <span class="p">{</span>
		<span class="n">u8</span> <span class="n">btype_ibss</span> <span class="o">=</span> <span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">))[</span><span class="mi">0</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">btype_ibss</span><span class="p">)</span>
			<span class="n">_rtl92de_stop_tx_beacon</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">));</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TSFTR</span><span class="p">,</span>
				<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">tsf</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">));</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TSFTR</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span>
				<span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="p">((</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">tsf</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">));</span>
		<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">btype_ibss</span><span class="p">)</span>
			<span class="n">_rtl92de_resume_tx_beacon</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_INT_MIGRATION</span>: <span class="p">{</span>
		<span class="n">bool</span> <span class="n">int_migration</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">val</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">int_migration</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Set interrupt migration timer and</span>
<span class="cm">			 * corresponding Tx/Rx counter.</span>
<span class="cm">			 * timer 25ns*0xfa0=100us for 0xf packets.</span>
<span class="cm">			 * 0x306:Rx, 0x307:Tx */</span>
			<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_INT_MIG</span><span class="p">,</span> <span class="mh">0xfe000fa0</span><span class="p">);</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">interrupt_migration</span> <span class="o">=</span> <span class="n">int_migration</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Reset all interrupt migration settings. */</span>
			<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_INT_MIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">interrupt_migration</span> <span class="o">=</span> <span class="n">int_migration</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">case</span> <span class="n">HW_VAR_INT_AC</span>: <span class="p">{</span>
		<span class="n">bool</span> <span class="n">disable_ac_int</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">bool</span> <span class="o">*</span><span class="p">)</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* Disable four ACs interrupts. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">disable_ac_int</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Disable VO, VI, BE and BK four AC interrupts</span>
<span class="cm">			 * to gain more efficient CPU utilization.</span>
<span class="cm">			 * When extremely highly Rx OK occurs,</span>
<span class="cm">			 * we will disable Tx interrupts.</span>
<span class="cm">			 */</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">update_interrupt_mask</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						 <span class="n">RT_AC_INT_MASKS</span><span class="p">);</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">disable_tx_int</span> <span class="o">=</span> <span class="n">disable_ac_int</span><span class="p">;</span>
		<span class="cm">/* Enable four ACs interrupts. */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">update_interrupt_mask</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						 <span class="n">RT_AC_INT_MASKS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">disable_tx_int</span> <span class="o">=</span> <span class="n">disable_ac_int</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92de_llt_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">address</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">bool</span> <span class="n">status</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">_LLT_INIT_ADDR</span><span class="p">(</span><span class="n">address</span><span class="p">)</span> <span class="o">|</span>
	    <span class="n">_LLT_INIT_DATA</span><span class="p">(</span><span class="n">data</span><span class="p">)</span> <span class="o">|</span> <span class="n">_LLT_OP</span><span class="p">(</span><span class="n">_LLT_WRITE_ACCESS</span><span class="p">);</span>

	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LLT_INIT</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LLT_INIT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">_LLT_NO_ACTIVE</span> <span class="o">==</span> <span class="n">_LLT_OP_VALUE</span><span class="p">(</span><span class="n">value</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="n">POLLING_LLT_THRESHOLD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
				 <span class="s">&quot;Failed to polling write LLT done at address %d!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">address</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">++</span><span class="n">count</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92de_llt_table_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">txpktbuf_bndy</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">maxPage</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value32</span><span class="p">;</span> <span class="cm">/* High+low page number */</span>
	<span class="n">u8</span> <span class="n">value8</span><span class="p">;</span>	 <span class="cm">/* normal page number */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">maxPage</span> <span class="o">=</span> <span class="mi">255</span><span class="p">;</span>
		<span class="n">txpktbuf_bndy</span> <span class="o">=</span> <span class="mi">246</span><span class="p">;</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">value32</span> <span class="o">=</span> <span class="mh">0x80bf0d29</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">!=</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">maxPage</span> <span class="o">=</span> <span class="mi">127</span><span class="p">;</span>
		<span class="n">txpktbuf_bndy</span> <span class="o">=</span> <span class="mi">123</span><span class="p">;</span>
		<span class="n">value8</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">value32</span> <span class="o">=</span> <span class="mh">0x80750005</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Set reserved page for each queue */</span>
	<span class="cm">/* 11.  RQPN 0x200[31:0] = 0x80BD1C1C */</span>
	<span class="cm">/* load RQPN */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RQPN_NPQ</span><span class="p">,</span> <span class="n">value8</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RQPN</span><span class="p">,</span> <span class="n">value32</span><span class="p">);</span>

	<span class="cm">/* 12.  TXRKTBUG_PG_BNDY 0x114[31:0] = 0x27FF00F6 */</span>
	<span class="cm">/* TXRKTBUG_PG_BNDY */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TRXFF_BNDY</span><span class="p">,</span>
			<span class="p">(</span><span class="n">rtl_read_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TRXFF_BNDY</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span>
			<span class="n">txpktbuf_bndy</span><span class="p">));</span>

	<span class="cm">/* 13.  TDECTRL[15:8] 0x209[7:0] = 0xF6 */</span>
	<span class="cm">/* Beacon Head for TXDMA */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TDECTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">txpktbuf_bndy</span><span class="p">);</span>

	<span class="cm">/* 14.  BCNQ_PGBNDY 0x424[7:0] =  0xF6 */</span>
	<span class="cm">/* BCNQ_PGBNDY */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPKTBUF_BCNQ_BDNY</span><span class="p">,</span> <span class="n">txpktbuf_bndy</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TXPKTBUF_MGQ_BDNY</span><span class="p">,</span> <span class="n">txpktbuf_bndy</span><span class="p">);</span>

	<span class="cm">/* 15.  WMAC_LBK_BF_HD 0x45D[7:0] =  0xF6 */</span>
	<span class="cm">/* WMAC_LBK_BF_HD */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x45D</span><span class="p">,</span> <span class="n">txpktbuf_bndy</span><span class="p">);</span>

	<span class="cm">/* Set Tx/Rx page size (Tx must be 128 Bytes, */</span>
	<span class="cm">/* Rx can be 64,128,256,512,1024 bytes) */</span>
	<span class="cm">/* 16.  PBP [7:0] = 0x11 */</span>
	<span class="cm">/* TRX page size */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_PBP</span><span class="p">,</span> <span class="mh">0x11</span><span class="p">);</span>

	<span class="cm">/* 17.  DRV_INFO_SZ = 0x04 */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RX_DRVINFO_SZ</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">);</span>

	<span class="cm">/* 18.  LLT_table_init(Adapter);  */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">txpktbuf_bndy</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">_rtl92de_llt_write</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="nb">true</span> <span class="o">!=</span> <span class="n">status</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* end of list */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">_rtl92de_llt_write</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="n">txpktbuf_bndy</span> <span class="o">-</span> <span class="mi">1</span><span class="p">),</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="nb">true</span> <span class="o">!=</span> <span class="n">status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* Make the other pages as ring buffer */</span>
	<span class="cm">/* This ring buffer is used as beacon buffer if we */</span>
	<span class="cm">/* config this MAC as two MAC transfer. */</span>
	<span class="cm">/* Otherwise used as local loopback buffer.  */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">txpktbuf_bndy</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">maxPage</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">_rtl92de_llt_write</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="nb">true</span> <span class="o">!=</span> <span class="n">status</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Let last entry point to the start entry of ring buffer */</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">_rtl92de_llt_write</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">maxPage</span><span class="p">,</span> <span class="n">txpktbuf_bndy</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="nb">true</span> <span class="o">!=</span> <span class="n">status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_gen_refresh_led_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_pci_priv</span> <span class="o">*</span><span class="n">pcipriv</span> <span class="o">=</span> <span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_led</span> <span class="o">*</span><span class="n">pLed0</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">pcipriv</span><span class="o">-&gt;</span><span class="n">ledctl</span><span class="p">.</span><span class="n">sw_led0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">up_first_time</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfoff_reason</span> <span class="o">==</span> <span class="n">RF_CHANGE_BY_IPS</span><span class="p">)</span>
		<span class="n">rtl92de_sw_led_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pLed0</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfoff_reason</span> <span class="o">==</span> <span class="n">RF_CHANGE_BY_INIT</span><span class="p">)</span>
		<span class="n">rtl92de_sw_led_on</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pLed0</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl92de_sw_led_off</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">pLed0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">_rtl92de_init_mac</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">bytetmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">wordtmp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">retry</span><span class="p">;</span>

	<span class="n">rtl92d_phy_set_poweron</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="cm">/* Add for resume sequence of power domain according</span>
<span class="cm">	 * to power document V11. Chapter V.11....  */</span>
	<span class="cm">/* 0.   RSV_CTRL 0x1C[7:0] = 0x00  */</span>
	<span class="cm">/* unlock ISO/CLK/Power control register */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RSV_CTRL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LDOA15_CTRL</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">);</span>

	<span class="cm">/* 1.   AFE_XTAL_CTRL [7:0] = 0x0F  enable XTAL */</span>
	<span class="cm">/* 2.   SPS0_CTRL 0x11[7:0] = 0x2b  enable SPS into PWM mode  */</span>
	<span class="cm">/* 3.   delay (1ms) this is not necessary when initially power on */</span>

	<span class="cm">/* C.   Resume Sequence */</span>
	<span class="cm">/* a.   SPS0_CTRL 0x11[7:0] = 0x2b */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPS0_CTRL</span><span class="p">,</span> <span class="mh">0x2b</span><span class="p">);</span>

	<span class="cm">/* b.   AFE_XTAL_CTRL [7:0] = 0x0F */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AFE_XTAL_CTRL</span><span class="p">,</span> <span class="mh">0x0F</span><span class="p">);</span>

	<span class="cm">/* c.   DRV runs power on init flow */</span>

	<span class="cm">/* auto enable WLAN */</span>
	<span class="cm">/* 4.   APS_FSMCO 0x04[8] = 1; wait till 0x04[8] = 0   */</span>
	<span class="cm">/* Power On Reset for MAC Block */</span>
	<span class="n">bytetmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APS_FSMCO</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APS_FSMCO</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="n">bytetmp</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* 5.   Wait while 0x04[8] == 0 goto 2, otherwise goto 1 */</span>
	<span class="n">bytetmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APS_FSMCO</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">retry</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">bytetmp</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="n">retry</span> <span class="o">&lt;</span> <span class="mi">1000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retry</span><span class="o">++</span><span class="p">;</span>
		<span class="n">bytetmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APS_FSMCO</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable Radio off, GPIO, and LED function */</span>
	<span class="cm">/* 6.   APS_FSMCO 0x04[15:0] = 0x0012  when enable HWPDN */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APS_FSMCO</span><span class="p">,</span> <span class="mh">0x1012</span><span class="p">);</span>

	<span class="cm">/* release RF digital isolation  */</span>
	<span class="cm">/* 7.  SYS_ISO_CTRL 0x01[1]    = 0x0;  */</span>
	<span class="cm">/*Set REG_SYS_ISO_CTRL 0x1=0x82 to prevent wake# problem. */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_ISO_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>

	<span class="cm">/* make sure that BB reset OK. */</span>
	<span class="cm">/* rtl_write_byte(rtlpriv, REG_SYS_FUNC_EN, 0xE3); */</span>

	<span class="cm">/* Disable REG_CR before enable it to assure reset */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Release MAC IO register reset */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span><span class="p">,</span> <span class="mh">0x2ff</span><span class="p">);</span>

	<span class="cm">/* clear stopping tx/rx dma   */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_PCIE_CTRL_REG</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* rtl_write_word(rtlpriv,REG_CR+2, 0x2); */</span>

	<span class="cm">/* System init */</span>
	<span class="cm">/* 18.  LLT_table_init(Adapter);  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">_rtl92de_llt_table_init</span><span class="p">(</span><span class="n">hw</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* Clear interrupt and enable interrupt */</span>
	<span class="cm">/* 19.  HISR 0x124[31:0] = 0xffffffff;  */</span>
	<span class="cm">/*      HISRE 0x12C[7:0] = 0xFF */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HISR</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HISRE</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="cm">/* 20.  HIMR 0x120[31:0] |= [enable INT mask bit map];  */</span>
	<span class="cm">/* 21.  HIMRE 0x128[7:0] = [enable INT mask bit map] */</span>
	<span class="cm">/* The IMR should be enabled later after all init sequence</span>
<span class="cm">	 * is finished. */</span>

	<span class="cm">/* 22.  PCIE configuration space configuration */</span>
	<span class="cm">/* 23.  Ensure PCIe Device 0x80[15:0] = 0x0143 (ASPM+CLKREQ),  */</span>
	<span class="cm">/*      and PCIe gated clock function is enabled.    */</span>
	<span class="cm">/* PCIE configuration space will be written after</span>
<span class="cm">	 * all init sequence.(Or by BIOS) */</span>

	<span class="n">rtl92d_phy_config_maccoexist_rfpage</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* THe below section is not related to power document Vxx . */</span>
	<span class="cm">/* This is only useful for driver and OS setting. */</span>
	<span class="cm">/* -------------------Software Relative Setting---------------------- */</span>
	<span class="n">wordtmp</span> <span class="o">=</span> <span class="n">rtl_read_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TRXDMA_CTRL</span><span class="p">);</span>
	<span class="n">wordtmp</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
	<span class="n">wordtmp</span> <span class="o">|=</span> <span class="mh">0xF771</span><span class="p">;</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TRXDMA_CTRL</span><span class="p">,</span> <span class="n">wordtmp</span><span class="p">);</span>

	<span class="cm">/* Reported Tx status from HW for rate adaptive. */</span>
	<span class="cm">/* This should be realtive to power on step 14. But in document V11  */</span>
	<span class="cm">/* still not contain the description.!!! */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x1F</span><span class="p">);</span>

	<span class="cm">/* Set Tx/Rx page size (Tx must be 128 Bytes,</span>
<span class="cm">	 * Rx can be 64,128,256,512,1024 bytes) */</span>
	<span class="cm">/* rtl_write_byte(rtlpriv,REG_PBP, 0x11); */</span>

	<span class="cm">/* Set RCR register */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RCR</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">receive_config</span><span class="p">);</span>
	<span class="cm">/* rtl_write_byte(rtlpriv,REG_RX_DRVINFO_SZ, 4); */</span>

	<span class="cm">/*  Set TCR register */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TCR</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">transmit_config</span><span class="p">);</span>

	<span class="cm">/* disable earlymode */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x4d0</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="cm">/* Set TX/RX descriptor physical address(from OS API). */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCNQ_DESA</span><span class="p">,</span>
			<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">BEACON_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MGQ_DESA</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">MGNT_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_VOQ_DESA</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">VO_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_VIQ_DESA</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">VI_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BEQ_DESA</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">BE_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BKQ_DESA</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">BK_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HQ_DESA</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">tx_ring</span><span class="p">[</span><span class="n">HIGH_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>
	<span class="cm">/* Set RX Desc Address */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RX_DESA</span><span class="p">,</span>
			<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">rx_ring</span><span class="p">[</span><span class="n">RX_MPDU_QUEUE</span><span class="p">].</span><span class="n">dma</span><span class="p">);</span>

	<span class="cm">/* if we want to support 64 bit DMA, we should set it here,</span>
<span class="cm">	 * but now we do not support 64 bit DMA*/</span>

	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_PCIE_CTRL_REG</span> <span class="o">+</span> <span class="mi">3</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">);</span>

	<span class="cm">/* Reset interrupt migration setting when initialization */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_INT_MIG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Reconsider when to do this operation after asking HWSD. */</span>
	<span class="n">bytetmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="n">bytetmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">));</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">retry</span><span class="o">++</span><span class="p">;</span>
		<span class="n">bytetmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">((</span><span class="n">retry</span> <span class="o">&lt;</span> <span class="mi">200</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">bytetmp</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">)));</span>

	<span class="cm">/* After MACIO reset,we must refresh LED state. */</span>
	<span class="n">_rtl92de_gen_refresh_led_state</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* Reset H2C protection register */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MCUTST_1</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>

	<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_hw_configure</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">reg_bw_opmode</span> <span class="o">=</span> <span class="n">BW_OPMODE_20MHZ</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_rrsr</span><span class="p">;</span>

	<span class="n">reg_rrsr</span> <span class="o">=</span> <span class="n">RATE_ALL_CCK</span> <span class="o">|</span> <span class="n">RATE_ALL_OFDM_AG</span><span class="p">;</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_INIRTS_RATE_SEL</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BWOPMODE</span><span class="p">,</span> <span class="n">reg_bw_opmode</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RRSR</span><span class="p">,</span> <span class="n">reg_rrsr</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SLOT</span><span class="p">,</span> <span class="mh">0x09</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AMPDU_MIN_SPACE</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FWHW_TXQ_CTRL</span><span class="p">,</span> <span class="mh">0x1F80</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RL</span><span class="p">,</span> <span class="mh">0x0707</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BAR_MODE_CTRL</span><span class="p">,</span> <span class="mh">0x02012802</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HWSEQ_CTRL</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DARFRC</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_DARFRC</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07060504</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RARFRC</span><span class="p">,</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RARFRC</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0x07060504</span><span class="p">);</span>
	<span class="cm">/* Aggregation threshold */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AGGLEN_LMT</span><span class="p">,</span> <span class="mh">0xb9726641</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_SINGLEPHY</span><span class="p">)</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AGGLEN_LMT</span><span class="p">,</span> <span class="mh">0x66626641</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AGGLEN_LMT</span><span class="p">,</span> <span class="mh">0xb972a841</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ATIMWND</span><span class="p">,</span> <span class="mh">0x2</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_MAX_ERR</span><span class="p">,</span> <span class="mh">0x0a</span><span class="p">);</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">reg_bcn_ctrl_val</span> <span class="o">=</span> <span class="mh">0x1f</span><span class="p">;</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_CTRL</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">reg_bcn_ctrl_val</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_TBTT_PROHIBIT</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_PIFS</span><span class="p">,</span> <span class="mh">0x1C</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AGGR_BREAK_TIME</span><span class="p">,</span> <span class="mh">0x16</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_NAV_PROT_LEN</span><span class="p">,</span> <span class="mh">0x0020</span><span class="p">);</span>
	<span class="cm">/* For throughput */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_FAST_EDCA_CTRL</span><span class="p">,</span> <span class="mh">0x6666</span><span class="p">);</span>
	<span class="cm">/* ACKTO for IOT issue. */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ACKTO</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="cm">/* Set Spec SIFS (used in NAV) */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPEC_SIFS</span><span class="p">,</span> <span class="mh">0x1010</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC_SPEC_SIFS</span><span class="p">,</span> <span class="mh">0x1010</span><span class="p">);</span>
	<span class="cm">/* Set SIFS for CCK */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SIFS_CTX</span><span class="p">,</span> <span class="mh">0x1010</span><span class="p">);</span>
	<span class="cm">/* Set SIFS for OFDM */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SIFS_TRX</span><span class="p">,</span> <span class="mh">0x1010</span><span class="p">);</span>
	<span class="cm">/* Set Multicast Address. */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAR</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAR</span> <span class="o">+</span> <span class="mi">4</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">.</span><span class="n">rf_type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RF_1T2R</span>:
	<span class="k">case</span> <span class="n">RF_1T1R</span>:
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">minspace_cfg</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAX_MSS_DENSITY_1T</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RF_2T2R</span>:
	<span class="k">case</span> <span class="n">RF_2T2R_GREEN</span>:
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">minspace_cfg</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAX_MSS_DENSITY_2T</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_enable_aspm_back_door</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x34b</span><span class="p">,</span> <span class="mh">0x93</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mh">0x870c</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x352</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">support_backdoor</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x349</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x349</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x350</span><span class="p">,</span> <span class="mh">0x2718</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x352</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_enable_hw_security_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">sec_reg_value</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;PairwiseEncAlgorithm = %d GroupEncAlgorithm = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">pairwise_enc_algorithm</span><span class="p">,</span>
		 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">group_enc_algorithm</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">mod_params</span><span class="o">-&gt;</span><span class="n">sw_crypto</span> <span class="o">||</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">use_sw_sec</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
			 <span class="s">&quot;not open hw encryption</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">sec_reg_value</span> <span class="o">=</span> <span class="n">SCR_TXENCENABLE</span> <span class="o">|</span> <span class="n">SCR_RXENCENABLE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">use_defaultkey</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sec_reg_value</span> <span class="o">|=</span> <span class="n">SCR_TXUSEDK</span><span class="p">;</span>
		<span class="n">sec_reg_value</span> <span class="o">|=</span> <span class="n">SCR_RXUSEDK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">sec_reg_value</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SCR_RXBCUSEDK</span> <span class="o">|</span> <span class="n">SCR_TXBCUSEDK</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;The SECR-value %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sec_reg_value</span><span class="p">);</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_WPA_CONFIG</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sec_reg_value</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rtl92de_hw_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">bool</span> <span class="n">rtstatus</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tmp_u1b</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">being_init_adapter</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">init_ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_for_power_and_efuse</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="cm">/* we should do iqk after disable/enable */</span>
	<span class="n">rtl92d_phy_reset_iqk_result</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="cm">/* rtlpriv-&gt;intf_ops-&gt;disable_aspm(hw); */</span>
	<span class="n">rtstatus</span> <span class="o">=</span> <span class="n">_rtl92de_init_mac</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtstatus</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span> <span class="s">&quot;Init MAC failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_for_power_and_efuse</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">rtl92d_download_fw</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_for_power_and_efuse</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
			 <span class="s">&quot;Failed to download FW. Init HW without FW..</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">last_hmeboxnum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">psc</span><span class="p">.</span><span class="n">fw_current_inpsmode</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x605</span><span class="p">);</span>
	<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">tmp_u1b</span> <span class="o">|</span> <span class="mh">0x30</span><span class="p">;</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x605</span><span class="p">,</span> <span class="n">tmp_u1b</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">earlymode_enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;EarlyMode Enabled!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x4d0</span><span class="p">);</span>
		<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">tmp_u1b</span> <span class="o">|</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x4d0</span><span class="p">,</span> <span class="n">tmp_u1b</span><span class="p">);</span>

		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x4d3</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>

		<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x605</span><span class="p">);</span>
		<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">tmp_u1b</span> <span class="o">|</span> <span class="mh">0x40</span><span class="p">;</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x605</span><span class="p">,</span> <span class="n">tmp_u1b</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">rdg_en</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RD_CTRL</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
		<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RD_NAV_NXT</span><span class="p">,</span> <span class="mh">0x200</span><span class="p">);</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RD_RESP_PKT_TH</span><span class="p">,</span> <span class="mh">0x05</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">rtl92d_phy_mac_config</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="cm">/* because last function modify RCR, so we update</span>
<span class="cm">	 * rcr var here, or TP will unstable for receive_config</span>
<span class="cm">	 * is wrong, RX RCR_ACRC32 will cause TP unstabel &amp; Rx</span>
<span class="cm">	 * RCR_APP_ICV will cause mac80211 unassoc for cisco 1252*/</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">receive_config</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RCR</span><span class="p">);</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">receive_config</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RCR_ACRC32</span> <span class="o">|</span> <span class="n">RCR_AICV</span><span class="p">);</span>

	<span class="n">rtl92d_phy_bb_config</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_mode</span> <span class="o">=</span> <span class="n">RF_OP_BY_SW_3WIRE</span><span class="p">;</span>
	<span class="cm">/* set before initialize RF */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>

	<span class="cm">/* config RF */</span>
	<span class="n">rtl92d_phy_rf_config</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* After read predefined TXT, we must set BB/MAC/RF</span>
<span class="cm">	 * register as our requirement */</span>
	<span class="cm">/* After load BB,RF params,we need do more for 92D. */</span>
	<span class="n">rtl92d_update_bbrf_configuration</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="cm">/* set default value after initialize RF,  */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="mi">0</span><span class="p">,</span>
			<span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>
	<span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rfreg_chnlval</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="mi">1</span><span class="p">,</span>
			<span class="n">RF_CHNLBW</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">);</span>

	<span class="cm">/*---- Set CCK and OFDM Block &quot;ON&quot;----*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_2_4G</span><span class="p">)</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BCCKEN</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_RFMOD</span><span class="p">,</span> <span class="n">BOFDMEN</span><span class="p">,</span> <span class="mh">0x1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* RFPGA0_ANALOGPARAMETER2: cck clock select,</span>
<span class="cm">		 *  set to 20MHz by default */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">),</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Mac1 */</span>
		<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER2</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span> <span class="o">|</span>
			      <span class="n">BIT</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span> <span class="mi">3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">_rtl92de_hw_configure</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* reset hw sec */</span>
	<span class="n">rtl_cam_reset_all_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtl92de_enable_hw_security_config</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* Read EEPROM TX power index and PHY_REG_PG.txt to capture correct */</span>
	<span class="cm">/* TX power index for different rate set. */</span>
	<span class="n">rtl92d_phy_get_hw_reg_originalvalue</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtl92d_phy_set_txpower_level</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">);</span>

	<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span> <span class="o">=</span> <span class="n">ERFON</span><span class="p">;</span>

	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_ETHER_ADDR</span><span class="p">,</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">mac_addr</span><span class="p">);</span>

	<span class="n">_rtl92de_enable_aspm_back_door</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="cm">/* rtlpriv-&gt;intf_ops-&gt;enable_aspm(hw); */</span>

	<span class="n">rtl92d_dm_init</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">being_init_adapter</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfpwr_state</span> <span class="o">==</span> <span class="n">ERFON</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rtl92d_phy_lc_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="cm">/* 5G and 2.4G must wait sometime to let RF LO ready */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">==</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">tmp_rega</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">10000</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">udelay</span><span class="p">(</span><span class="n">MAX_STALL_TIME</span><span class="p">);</span>

				<span class="n">tmp_rega</span> <span class="o">=</span> <span class="n">rtl_get_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						  <span class="p">(</span><span class="k">enum</span> <span class="n">radio_path</span><span class="p">)</span><span class="n">RF90_PATH_A</span><span class="p">,</span>
						  <span class="mh">0x2a</span><span class="p">,</span> <span class="n">BMASKDWORD</span><span class="p">);</span>

				<span class="k">if</span> <span class="p">(((</span><span class="n">tmp_rega</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">))</span> <span class="o">==</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">11</span><span class="p">)))</span>
					<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* check that loop was successful. If not, exit now */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">10000</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">init_ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
				<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">init_ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">version_8192d</span> <span class="nf">_rtl92de_read_chip_version</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">version_8192d</span> <span class="n">version</span> <span class="o">=</span> <span class="n">VERSION_NORMAL_CHIP_92D_SINGLEPHY</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value32</span><span class="p">;</span>

	<span class="n">value32</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_CFG</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">value32</span> <span class="o">&amp;</span> <span class="mh">0x000f0000</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">version</span> <span class="o">=</span> <span class="n">VERSION_TEST_CHIP_92D_SINGLEPHY</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;TEST CHIP!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">version</span> <span class="o">=</span> <span class="n">VERSION_NORMAL_CHIP_92D_SINGLEPHY</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;Normal CHIP!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">version</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">_rtl92de_set_media_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				     <span class="k">enum</span> <span class="n">nl80211_iftype</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">bt_msr</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">MSR</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">led_ctl_mode</span> <span class="n">ledaction</span> <span class="o">=</span> <span class="n">LED_CTL_NO_LINK</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bcnfunc_enable</span><span class="p">;</span>

	<span class="n">bt_msr</span> <span class="o">&amp;=</span> <span class="mh">0xfc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_UNSPECIFIED</span> <span class="o">||</span>
	    <span class="n">type</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_STATION</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rtl92de_stop_tx_beacon</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">_rtl92de_enable_bcn_sub_func</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_ADHOC</span> <span class="o">||</span>
		<span class="n">type</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_AP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">_rtl92de_resume_tx_beacon</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">_rtl92de_disable_bcn_sub_func</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
			 <span class="s">&quot;Set HW_VAR_MEDIA_STATUS: No such media status(%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">type</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">bcnfunc_enable</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_CTRL</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NL80211_IFTYPE_UNSPECIFIED</span>:
		<span class="n">bt_msr</span> <span class="o">|=</span> <span class="n">MSR_NOLINK</span><span class="p">;</span>
		<span class="n">ledaction</span> <span class="o">=</span> <span class="n">LED_CTL_LINK</span><span class="p">;</span>
		<span class="n">bcnfunc_enable</span> <span class="o">&amp;=</span> <span class="mh">0xF7</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
			 <span class="s">&quot;Set Network type to NO LINK!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NL80211_IFTYPE_ADHOC</span>:
		<span class="n">bt_msr</span> <span class="o">|=</span> <span class="n">MSR_ADHOC</span><span class="p">;</span>
		<span class="n">bcnfunc_enable</span> <span class="o">|=</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
			 <span class="s">&quot;Set Network type to Ad Hoc!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NL80211_IFTYPE_STATION</span>:
		<span class="n">bt_msr</span> <span class="o">|=</span> <span class="n">MSR_INFRA</span><span class="p">;</span>
		<span class="n">ledaction</span> <span class="o">=</span> <span class="n">LED_CTL_LINK</span><span class="p">;</span>
		<span class="n">bcnfunc_enable</span> <span class="o">&amp;=</span> <span class="mh">0xF7</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
			 <span class="s">&quot;Set Network type to STA!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NL80211_IFTYPE_AP</span>:
		<span class="n">bt_msr</span> <span class="o">|=</span> <span class="n">MSR_AP</span><span class="p">;</span>
		<span class="n">bcnfunc_enable</span> <span class="o">|=</span> <span class="mh">0x08</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_TRACE</span><span class="p">,</span>
			 <span class="s">&quot;Set Network type to AP!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;Network type %d not supported!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">type</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="p">}</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span> <span class="o">+</span> <span class="mi">2</span><span class="p">,</span> <span class="n">bt_msr</span><span class="p">);</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">led_control</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ledaction</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">bt_msr</span> <span class="o">&amp;</span> <span class="mh">0xfc</span><span class="p">)</span> <span class="o">==</span> <span class="n">MSR_AP</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCNTCFG</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCNTCFG</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x66</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_set_check_bssid</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">bool</span> <span class="n">check_bssid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">reg_rcr</span> <span class="o">=</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">receive_config</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">psc</span><span class="p">.</span><span class="n">rfpwr_state</span> <span class="o">!=</span> <span class="n">ERFON</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">check_bssid</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_rcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RCR_CBSSID_DATA</span> <span class="o">|</span> <span class="n">RCR_CBSSID_BCN</span><span class="p">);</span>
		<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_RCR</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">reg_rcr</span><span class="p">));</span>
		<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">check_bssid</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg_rcr</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="p">(</span><span class="n">RCR_CBSSID_DATA</span> <span class="o">|</span> <span class="n">RCR_CBSSID_BCN</span><span class="p">));</span>
		<span class="n">_rtl92de_set_bcn_ctrl_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_RCR</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">reg_rcr</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">rtl92de_set_network_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="k">enum</span> <span class="n">nl80211_iftype</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">_rtl92de_set_media_status</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">type</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>

	<span class="cm">/* check bssid */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">mac80211</span><span class="p">.</span><span class="n">link_state</span> <span class="o">==</span> <span class="n">MAC80211_LINKED</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">!=</span> <span class="n">NL80211_IFTYPE_AP</span><span class="p">)</span>
			<span class="n">rtl92de_set_check_bssid</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rtl92de_set_check_bssid</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* do iqk or reload iqk */</span>
<span class="cm">/* windows just rtl92d_phy_reload_iqk_setting in set channel,</span>
<span class="cm"> * but it&#39;s very strict for time sequence so we add</span>
<span class="cm"> * rtl92d_phy_reload_iqk_setting here */</span>
<span class="kt">void</span> <span class="nf">rtl92d_linked_set_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">indexforchannel</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">current_channel</span><span class="p">;</span>

	<span class="n">indexforchannel</span> <span class="o">=</span> <span class="n">rtl92d_get_rightchnlplace_for_iqk</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">iqk_matrix_regsetting</span><span class="p">[</span><span class="n">indexforchannel</span><span class="p">].</span><span class="n">iqk_done</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SCAN</span> <span class="o">|</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
			 <span class="s">&quot;Do IQK for channel:%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
		<span class="n">rtl92d_phy_iq_calibrate</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* don&#39;t set REG_EDCA_BE_PARAM here because</span>
<span class="cm"> * mac80211 will send pkt when scan */</span>
<span class="kt">void</span> <span class="nf">rtl92de_set_qos</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="kt">int</span> <span class="n">aci</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtl92d_dm_init_edca_turbo</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">aci</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AC1_BK</span>:
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_EDCA_BK_PARAM</span><span class="p">,</span> <span class="mh">0xa44f</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AC0_BE</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AC2_VI</span>:
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_EDCA_VI_PARAM</span><span class="p">,</span> <span class="mh">0x5e4322</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AC3_VO</span>:
		<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_EDCA_VO_PARAM</span><span class="p">,</span> <span class="mh">0x2f3222</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">RT_ASSERT</span><span class="p">(</span><span class="nb">false</span><span class="p">,</span> <span class="s">&quot;invalid aci: %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">aci</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_enable_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HIMR</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HIMRE</span><span class="p">,</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_disable_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HIMR</span><span class="p">,</span> <span class="n">IMR8190_DISABLED</span><span class="p">);</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_HIMRE</span><span class="p">,</span> <span class="n">IMR8190_DISABLED</span><span class="p">);</span>
	<span class="n">synchronize_irq</span><span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_poweroff_adapter</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">u1b_tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">intf_ops</span><span class="o">-&gt;</span><span class="n">enable_aspm</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RF_CTRL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XCD_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_XCD_RFPARAMETER</span><span class="p">,</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">15</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* 0x20:value 05--&gt;04 */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LDOA15_CTRL</span><span class="p">,</span> <span class="mh">0x04</span><span class="p">);</span>

	<span class="cm">/*  ==== Reset digital sequence   ====== */</span>
	<span class="n">rtl92d_firmware_selfreset</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="cm">/* f.   SYS_FUNC_EN 0x03[7:0]=0x51 reset MCU, MAC register, DCORE */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x51</span><span class="p">);</span>

	<span class="cm">/* g.   MCUFWDL 0x80[1:0]=0 reset MCU ready status */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MCUFWDL</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/*  ==== Pull GPIO PIN to balance level and LED control ====== */</span>

	<span class="cm">/* h.     GPIO_PIN_CTRL 0x44[31:0]=0x000  */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_GPIO_PIN_CTRL</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">);</span>

	<span class="cm">/* i.    Value = GPIO_PIN_CTRL[7:0] */</span>
	<span class="n">u1b_tmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_GPIO_PIN_CTRL</span><span class="p">);</span>

	<span class="cm">/* j.    GPIO_PIN_CTRL 0x44[31:0] = 0x00FF0000 | (value &lt;&lt;8); */</span>
	<span class="cm">/* write external PIN level  */</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_GPIO_PIN_CTRL</span><span class="p">,</span>
			<span class="mh">0x00FF0000</span> <span class="o">|</span> <span class="p">(</span><span class="n">u1b_tmp</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">));</span>

	<span class="cm">/* k.   GPIO_MUXCFG 0x42 [15:0] = 0x0780 */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_GPIO_IO_SEL</span><span class="p">,</span> <span class="mh">0x0790</span><span class="p">);</span>

	<span class="cm">/* l.   LEDCFG 0x4C[15:0] = 0x8080 */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_LEDCFG0</span><span class="p">,</span> <span class="mh">0x8080</span><span class="p">);</span>

	<span class="cm">/*  ==== Disable analog sequence === */</span>

	<span class="cm">/* m.   AFE_PLL_CTRL[7:0] = 0x80  disable PLL */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AFE_PLL_CTRL</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>

	<span class="cm">/* n.   SPS0_CTRL 0x11[7:0] = 0x22  enter PFM mode */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPS0_CTRL</span><span class="p">,</span> <span class="mh">0x23</span><span class="p">);</span>

	<span class="cm">/* o.   AFE_XTAL_CTRL 0x24[7:0] = 0x0E  disable XTAL, if No BT COEX */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_AFE_XTAL_CTRL</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">);</span>

	<span class="cm">/* p.   RSV_CTRL 0x1C[7:0] = 0x0E lock ISO/CLK/Power control register */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RSV_CTRL</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">);</span>

	<span class="cm">/*  ==== interface into suspend === */</span>

	<span class="cm">/* q.   APS_FSMCO[15:8] = 0x58 PCIe suspend mode */</span>
	<span class="cm">/* According to power document V11, we need to set this */</span>
	<span class="cm">/* value as 0x18. Otherwise, we may not L0s sometimes. */</span>
	<span class="cm">/* This indluences power consumption. Bases on SD1&#39;s test, */</span>
	<span class="cm">/* set as 0x00 do not affect power current. And if it */</span>
	<span class="cm">/* is set as 0x18, they had ever met auto load fail problem. */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APS_FSMCO</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;In PowerOff,reg0x%x=%X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">REG_SPS0_CTRL</span><span class="p">,</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SPS0_CTRL</span><span class="p">));</span>
	<span class="cm">/* r.   Note: for PCIe interface, PON will not turn */</span>
	<span class="cm">/* off m-bias and BandGap in PCIe suspend mode.  */</span>

	<span class="cm">/* 0x17[7] 1b&#39;: power off in process  0b&#39; : power off over */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphymode</span> <span class="o">!=</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">u1b_tmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_POWER_OFF_IN_PROCESS</span><span class="p">);</span>
		<span class="n">u1b_tmp</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="mi">7</span><span class="p">));</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_POWER_OFF_IN_PROCESS</span><span class="p">,</span> <span class="n">u1b_tmp</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_power</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;&lt;=======</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_card_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">enum</span> <span class="n">nl80211_iftype</span> <span class="n">opmode</span><span class="p">;</span>

	<span class="n">mac</span><span class="o">-&gt;</span><span class="n">link_state</span> <span class="o">=</span> <span class="n">MAC80211_NOLINK</span><span class="p">;</span>
	<span class="n">opmode</span> <span class="o">=</span> <span class="n">NL80211_IFTYPE_UNSPECIFIED</span><span class="p">;</span>
	<span class="n">_rtl92de_set_media_status</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">opmode</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">driver_is_goingto_unload</span> <span class="o">||</span>
	    <span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfoff_reason</span> <span class="o">&gt;</span> <span class="n">RF_CHANGE_BY_PS</span><span class="p">)</span>
		<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">led_control</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">LED_CTL_POWER_OFF</span><span class="p">);</span>
	<span class="n">RT_SET_PS_LEVEL</span><span class="p">(</span><span class="n">ppsc</span><span class="p">,</span> <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">);</span>
	<span class="cm">/* Power sequence for each MAC. */</span>
	<span class="cm">/* a. stop tx DMA  */</span>
	<span class="cm">/* b. close RF */</span>
	<span class="cm">/* c. clear rx buf */</span>
	<span class="cm">/* d. stop rx DMA */</span>
	<span class="cm">/* e.  reset MAC */</span>

	<span class="cm">/* a. stop tx DMA */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_PCIE_CTRL_REG</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xFE</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="cm">/* b. TXPAUSE 0x522[7:0] = 0xFF Pause MAC TX queue */</span>

	<span class="cm">/* c. ========RF OFF sequence==========  */</span>
	<span class="cm">/* 0x88c[23:20] = 0xf. */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RFPGA0_ANALOGPARAMETER4</span><span class="p">,</span> <span class="mh">0x00f00000</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">);</span>
	<span class="n">rtl_set_rfreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">RF90_PATH_A</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="n">BRFREGOFFSETMASK</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* APSD_CTRL 0x600[7:0] = 0x40 */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_APSD_CTRL</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>

	<span class="cm">/* Close antenna 0,0xc04,0xd04 */</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM0_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BMASKBYTE0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rtl_set_bbreg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">ROFDM1_TRXPATHENABLE</span><span class="p">,</span> <span class="n">BDWORD</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*  SYS_FUNC_EN 0x02[7:0] = 0xE2   reset BB state machine */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE2</span><span class="p">);</span>

	<span class="cm">/* Mac0 can not do Global reset. Mac1 can do. */</span>
	<span class="cm">/* SYS_FUNC_EN 0x02[7:0] = 0xE0  reset BB state machine  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_SYS_FUNC_EN</span><span class="p">,</span> <span class="mh">0xE0</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>

	<span class="cm">/* d.  stop tx/rx dma before disable REG_CR (0x100) to fix */</span>
	<span class="cm">/* dma hang issue when disable/enable device.  */</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_PCIE_CTRL_REG</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">50</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_CR</span><span class="p">,</span> <span class="mh">0x0</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;==&gt; Do power off.......</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtl92d_phy_check_poweroff</span><span class="p">(</span><span class="n">hw</span><span class="p">))</span>
		<span class="n">_rtl92de_poweroff_adapter</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_interrupt_recognized</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				  <span class="n">u32</span> <span class="o">*</span><span class="n">p_inta</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">p_intb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="o">*</span><span class="n">p_inta</span> <span class="o">=</span> <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">ISR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">ISR</span><span class="p">,</span> <span class="o">*</span><span class="n">p_inta</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * *p_intb = rtl_read_dword(rtlpriv, REG_HISRE) &amp; rtlpci-&gt;irq_mask[1];</span>
<span class="cm">	 * rtl_write_dword(rtlpriv, ISR + 4, *p_intb);</span>
<span class="cm">	 */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_set_beacon_related_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u16</span> <span class="n">bcn_interval</span><span class="p">,</span> <span class="n">atim_window</span><span class="p">;</span>

	<span class="n">bcn_interval</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">beacon_interval</span><span class="p">;</span>
	<span class="n">atim_window</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="cm">/*rtl92de_disable_interrupt(hw);  */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ATIMWND</span><span class="p">,</span> <span class="n">atim_window</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_INTERVAL</span><span class="p">,</span> <span class="n">bcn_interval</span><span class="p">);</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCNTCFG</span><span class="p">,</span> <span class="mh">0x660f</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RXTSF_OFFSET_CCK</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RXTSF_OFFSET_OFDM</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_RXTSF_OFFSET_OFDM</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">);</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="mh">0x606</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_set_beacon_interval</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u16</span> <span class="n">bcn_interval</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">beacon_interval</span><span class="p">;</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_BEACON</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
		 <span class="s">&quot;beacon_interval:%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bcn_interval</span><span class="p">);</span>
	<span class="cm">/* rtl92de_disable_interrupt(hw); */</span>
	<span class="n">rtl_write_word</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_BCN_INTERVAL</span><span class="p">,</span> <span class="n">bcn_interval</span><span class="p">);</span>
	<span class="cm">/* rtl92de_enable_interrupt(hw); */</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_update_interrupt_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				   <span class="n">u32</span> <span class="n">add_msr</span><span class="p">,</span> <span class="n">u32</span> <span class="n">rm_msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>

	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INTR</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;add_msr:%x, rm_msr:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">add_msr</span><span class="p">,</span> <span class="n">rm_msr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">add_msr</span><span class="p">)</span>
		<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|=</span> <span class="n">add_msr</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rm_msr</span><span class="p">)</span>
		<span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="o">~</span><span class="n">rm_msr</span><span class="p">);</span>
	<span class="n">rtl92de_disable_interrupt</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtl92de_enable_interrupt</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_readpowervalue_fromprom</span><span class="p">(</span><span class="k">struct</span> <span class="n">txpower_info</span> <span class="o">*</span><span class="n">pwrinfo</span><span class="p">,</span>
				 <span class="n">u8</span> <span class="o">*</span><span class="n">rom_content</span><span class="p">,</span> <span class="n">bool</span> <span class="n">autoLoadfail</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rfpath</span><span class="p">,</span> <span class="n">eeaddr</span><span class="p">,</span> <span class="n">group</span><span class="p">,</span> <span class="n">offset1</span><span class="p">,</span> <span class="n">offset2</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">pwrinfo</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">txpower_info</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">autoLoadfail</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">group</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">group</span> <span class="o">&lt;</span> <span class="n">CHANNEL_GROUP_MAX</span><span class="p">;</span> <span class="n">group</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">RF6052_MAX_PATH</span><span class="p">;</span> <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">group</span> <span class="o">&lt;</span> <span class="n">CHANNEL_GROUP_MAX_2G</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">cck_index</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
					    <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_2G</span><span class="p">;</span>
					<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40_1sindex</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
					    <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_2G</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40_1sindex</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
					    <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_5G</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40_2sindexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT40_2SDIFF</span><span class="p">;</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht20indexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT20_DIFF</span><span class="p">;</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ofdmindexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF</span><span class="p">;</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40maxoffset</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT40_PWRMAXOFFSET</span><span class="p">;</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht20maxoffset</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT20_PWRMAXOFFSET</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">EEPROM_DEFAULT_TSSI</span><span class="p">;</span>
			<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_b</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">EEPROM_DEFAULT_TSSI</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Maybe autoload OK,buf the tx power index value is not filled.</span>
<span class="cm">	 * If we find it, we set it to default value. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">RF6052_MAX_PATH</span><span class="p">;</span> <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">group</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">group</span> <span class="o">&lt;</span> <span class="n">CHANNEL_GROUP_MAX_2G</span><span class="p">;</span> <span class="n">group</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">eeaddr</span> <span class="o">=</span> <span class="n">EEPROM_CCK_TX_PWR_INX_2G</span> <span class="o">+</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">3</span><span class="p">)</span>
				 <span class="o">+</span> <span class="n">group</span><span class="p">;</span>
			<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">cck_index</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
					<span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">eeaddr</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="o">?</span>
					     <span class="p">(</span><span class="n">eeaddr</span> <span class="o">&gt;</span> <span class="mh">0x7B</span> <span class="o">?</span>
					     <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_5G</span> <span class="o">:</span>
					     <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_2G</span><span class="p">)</span> <span class="o">:</span>
					     <span class="n">rom_content</span><span class="p">[</span><span class="n">eeaddr</span><span class="p">];</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">RF6052_MAX_PATH</span><span class="p">;</span> <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">group</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">group</span> <span class="o">&lt;</span> <span class="n">CHANNEL_GROUP_MAX</span><span class="p">;</span> <span class="n">group</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">offset1</span> <span class="o">=</span> <span class="n">group</span> <span class="o">/</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">offset2</span> <span class="o">=</span> <span class="n">group</span> <span class="o">%</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">eeaddr</span> <span class="o">=</span> <span class="n">EEPROM_HT40_1S_TX_PWR_INX_2G</span> <span class="o">+</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">3</span><span class="p">)</span> <span class="o">+</span>
			    <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">;</span>
			<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40_1sindex</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
			    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">eeaddr</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="n">eeaddr</span> <span class="o">&gt;</span> <span class="mh">0x7B</span> <span class="o">?</span>
					     <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_5G</span> <span class="o">:</span>
					     <span class="n">EEPROM_DEFAULT_TXPOWERLEVEL_2G</span><span class="p">)</span> <span class="o">:</span>
						 <span class="n">rom_content</span><span class="p">[</span><span class="n">eeaddr</span><span class="p">];</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* These just for 92D efuse offset. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">group</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">group</span> <span class="o">&lt;</span> <span class="n">CHANNEL_GROUP_MAX</span><span class="p">;</span> <span class="n">group</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfpath</span> <span class="o">&lt;</span> <span class="n">RF6052_MAX_PATH</span><span class="p">;</span> <span class="n">rfpath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">base1</span> <span class="o">=</span> <span class="n">EEPROM_HT40_2S_TX_PWR_INX_DIFF_2G</span><span class="p">;</span>

			<span class="n">offset1</span> <span class="o">=</span> <span class="n">group</span> <span class="o">/</span> <span class="mi">3</span><span class="p">;</span>
			<span class="n">offset2</span> <span class="o">=</span> <span class="n">group</span> <span class="o">%</span> <span class="mi">3</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">base1</span> <span class="o">+</span> <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40_2sindexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">base1</span> <span class="o">+</span>
				     <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span>
				     <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40_2sindexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT40_2SDIFF</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_HT20_TX_PWR_INX_DIFF_2G</span> <span class="o">+</span> <span class="n">offset2</span>
			    <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht20indexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_HT20_TX_PWR_INX_DIFF_2G</span>
				    <span class="o">+</span> <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span>
				    <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht20indexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT20_DIFF</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_OFDM_TX_PWR_INX_DIFF_2G</span> <span class="o">+</span> <span class="n">offset2</span>
			    <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ofdmindexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_OFDM_TX_PWR_INX_DIFF_2G</span>
				     <span class="o">+</span> <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span>
				     <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ofdmindexdiff</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_LEGACYHTTXPOWERDIFF</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_HT40_MAX_PWR_OFFSET_2G</span> <span class="o">+</span> <span class="n">offset2</span>
			    <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40maxoffset</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_HT40_MAX_PWR_OFFSET_2G</span>
				    <span class="o">+</span> <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span>
				    <span class="o">&amp;</span> <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht40maxoffset</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT40_PWRMAXOFFSET</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_HT20_MAX_PWR_OFFSET_2G</span> <span class="o">+</span> <span class="n">offset2</span>
			    <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht20maxoffset</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_HT20_MAX_PWR_OFFSET_2G</span> <span class="o">+</span>
				     <span class="n">offset2</span> <span class="o">+</span> <span class="n">offset1</span> <span class="o">*</span> <span class="mi">21</span><span class="p">]</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">rfpath</span> <span class="o">*</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span>
				     <span class="mh">0xF</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">ht20maxoffset</span><span class="p">[</span><span class="n">rfpath</span><span class="p">][</span><span class="n">group</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">EEPROM_DEFAULT_HT20_PWRMAXOFFSET</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_A_5G</span><span class="p">]</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* 5GL */</span>
		<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_a</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_A_5G</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_b</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_B_5G</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="cm">/* 5GM */</span>
		<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_a</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_AB_5G</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">;</span>
		<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_b</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span>
		    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_AB_5G</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0xC0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_AB_5G</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="cm">/* 5GH */</span>
		<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_a</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_AB_5G</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;</span>
				      <span class="mh">0xF0</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_AB_5G</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_b</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">rom_content</span><span class="p">[</span><span class="n">EEPROM_TSSI_AB_5G</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span> <span class="o">&amp;</span>
				      <span class="mh">0xFC</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_a</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">EEPROM_DEFAULT_TSSI</span><span class="p">;</span>
			<span class="n">pwrinfo</span><span class="o">-&gt;</span><span class="n">tssi_b</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">EEPROM_DEFAULT_TSSI</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_read_txpower_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
				       <span class="n">bool</span> <span class="n">autoload_fail</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">hwinfo</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">txpower_info</span> <span class="n">pwrinfo</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tempval</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">i</span><span class="p">,</span> <span class="n">pwr</span><span class="p">,</span> <span class="n">diff</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ch</span><span class="p">,</span> <span class="n">rfPath</span><span class="p">,</span> <span class="n">group</span><span class="p">;</span>

	<span class="n">_rtl92de_readpowervalue_fromprom</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pwrinfo</span><span class="p">,</span> <span class="n">hwinfo</span><span class="p">,</span> <span class="n">autoload_fail</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">autoload_fail</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* bit0~2 */</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span> <span class="o">=</span> <span class="p">(</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_RF_OPT1</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">);</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span> <span class="o">=</span>
			 <span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_THERMAL_METER</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">;</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">crystalcap</span> <span class="o">=</span> <span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_XTAL_K</span><span class="p">];</span>
		<span class="n">tempval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_IQK_DELTA</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="n">tempval</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_LCK_DELTA</span><span class="p">]</span> <span class="o">&amp;</span> <span class="mh">0x0C</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_fromeprom</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_92D_D_CUT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">version</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">IS_92D_E_CUT</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">version</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span>
				<span class="o">!</span><span class="p">((</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_TSSI_A_5G</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span>
				<span class="o">!</span><span class="p">((</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_TSSI_B_5G</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">6</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">6</span><span class="p">);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
				 <span class="s">&quot;Is D cut,Internal PA0 %d Internal PA1 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
				 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">internal_pa_5g</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="p">}</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">=</span> <span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_RF_OPT6</span><span class="p">];</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_cc</span> <span class="o">=</span> <span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_RF_OPT7</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span> <span class="o">=</span> <span class="n">EEPROM_DEFAULT_THERMALMETER</span><span class="p">;</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">crystalcap</span> <span class="o">=</span> <span class="n">EEPROM_DEFAULT_CRYSTALCAP</span><span class="p">;</span>
		<span class="n">tempval</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">tempval</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Use default value to fill parameters if</span>
<span class="cm">	 * efuse is not filled on some place. */</span>

	<span class="cm">/* ThermalMeter from EEPROM */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span> <span class="o">&lt;</span> <span class="mh">0x06</span> <span class="o">||</span>
	    <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span> <span class="o">&gt;</span> <span class="mh">0x1c</span><span class="p">)</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span> <span class="o">=</span> <span class="mh">0x12</span><span class="p">;</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">thermalmeter</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span><span class="p">;</span>

	<span class="cm">/* check XTAL_K */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">crystalcap</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">crystalcap</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">tempval</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">tempval</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">tempval</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">tempval</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="nl">default:</span>
			<span class="n">tempval</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">delta_iqk</span> <span class="o">=</span> <span class="n">tempval</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tempval</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">delta_lck</span> <span class="o">=</span> <span class="n">tempval</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_c9</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INTR</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;EEPROMRegulatory = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_regulatory</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INTR</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;ThermalMeter = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_thermalmeter</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INTR</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;CrystalCap = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">crystalcap</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INTR</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;Delta_IQK = 0x%x Delta_LCK = 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">delta_iqk</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">delta_lck</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">rfPath</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">rfPath</span> <span class="o">&lt;</span> <span class="n">RF6052_MAX_PATH</span><span class="p">;</span> <span class="n">rfPath</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">ch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ch</span> <span class="o">&lt;</span> <span class="n">CHANNEL_MAX_NUMBER</span><span class="p">;</span> <span class="n">ch</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">group</span> <span class="o">=</span> <span class="n">rtl92d_get_chnlgroup_fromarray</span><span class="p">((</span><span class="n">u8</span><span class="p">)</span> <span class="n">ch</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ch</span> <span class="o">&lt;</span> <span class="n">CHANNEL_MAX_NUMBER_2G</span><span class="p">)</span>
				<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_cck</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">pwrinfo</span><span class="p">.</span><span class="n">cck_index</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_ht40_1s</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ht40_1sindex</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_ht20diff</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ht20indexdiff</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_legacyhtdiff</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ofdmindexdiff</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht20</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ht20maxoffset</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">pwrgroup_ht40</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ht40maxoffset</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">pwr</span> <span class="o">=</span> <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ht40_1sindex</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">diff</span> <span class="o">=</span> <span class="n">pwrinfo</span><span class="p">.</span><span class="n">ht40_2sindexdiff</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">group</span><span class="p">];</span>
			<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwrlevel_ht40_2s</span><span class="p">[</span><span class="n">rfPath</span><span class="p">][</span><span class="n">ch</span><span class="p">]</span> <span class="o">=</span>
				    <span class="p">(</span><span class="n">pwr</span> <span class="o">&gt;</span> <span class="n">diff</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="n">pwr</span> <span class="o">-</span> <span class="n">diff</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_read_macphymode_from_prom</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					       <span class="n">u8</span> <span class="o">*</span><span class="n">content</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">macphy_crvalue</span> <span class="o">=</span> <span class="n">content</span><span class="p">[</span><span class="n">EEPROM_MAC_FUNCTION</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">macphy_crvalue</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">=</span> <span class="n">SINGLEMAC_SINGLEPHY</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;MacPhyMode SINGLEMAC_SINGLEPHY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">macphymode</span> <span class="o">=</span> <span class="n">DUALMAC_DUALPHY</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
			 <span class="s">&quot;MacPhyMode DUALMAC_DUALPHY</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_read_macphymode_and_bandtype</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
						  <span class="n">u8</span> <span class="o">*</span><span class="n">content</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_rtl92de_read_macphymode_from_prom</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">content</span><span class="p">);</span>
	<span class="n">rtl92d_phy_config_macphymode</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">rtl92d_phy_config_macphymode_info</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_efuse_update_chip_version</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">version_8192d</span> <span class="n">chipver</span> <span class="o">=</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">version</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cutvalue</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">chipvalue</span><span class="p">;</span>

	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">intf_ops</span><span class="o">-&gt;</span><span class="n">read_efuse_byte</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">EEPROME_CHIP_VERSION_H</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">cutvalue</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">intf_ops</span><span class="o">-&gt;</span><span class="n">read_efuse_byte</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">EEPROME_CHIP_VERSION_L</span><span class="p">,</span>
					   <span class="o">&amp;</span><span class="n">cutvalue</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="n">chipvalue</span> <span class="o">=</span> <span class="p">(</span><span class="n">cutvalue</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">cutvalue</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">chipvalue</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0xAA55</span>:
		<span class="n">chipver</span> <span class="o">|=</span> <span class="n">CHIP_92D_C_CUT</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;C-CUT!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x9966</span>:
		<span class="n">chipver</span> <span class="o">|=</span> <span class="n">CHIP_92D_D_CUT</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;D-CUT!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xCC33</span>:
		<span class="n">chipver</span> <span class="o">|=</span> <span class="n">CHIP_92D_E_CUT</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;E-CUT!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">chipver</span> <span class="o">|=</span> <span class="n">CHIP_92D_D_CUT</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span> <span class="s">&quot;Unknown CUT!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="n">chipver</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">_rtl92de_read_adapter_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u16</span> <span class="n">i</span><span class="p">,</span> <span class="n">usvalue</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hwinfo</span><span class="p">[</span><span class="n">HWSET_MAX_SIZE</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">eeprom_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">epromtype</span> <span class="o">==</span> <span class="n">EEPROM_BOOT_EFUSE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_for_power_and_efuse</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">rtl_efuse_shadow_map_update</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">_rtl92de_efuse_update_chip_version</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">globalmutex_for_power_and_efuse</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">memcpy</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">hwinfo</span><span class="p">,</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">efuse_map</span>
		       <span class="p">[</span><span class="n">EFUSE_INIT_MAP</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
		       <span class="n">HWSET_MAX_SIZE</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">epromtype</span> <span class="o">==</span> <span class="n">EEPROM_93C46</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;RTL819X Not boot from eeprom, check it !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">RT_PRINT_DATA</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;MAP&quot;</span><span class="p">,</span>
		      <span class="n">hwinfo</span><span class="p">,</span> <span class="n">HWSET_MAX_SIZE</span><span class="p">);</span>

	<span class="n">eeprom_id</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">eeprom_id</span> <span class="o">!=</span> <span class="n">RTL8190_EEPROM_ID</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_WARNING</span><span class="p">,</span>
			 <span class="s">&quot;EEPROM ID(%#x) is invalid!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">eeprom_id</span><span class="p">);</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_failflag</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;Autoload OK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_failflag</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_failflag</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
			 <span class="s">&quot;RTL819X Not boot from eeprom, check it !!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_oemid</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_CUSTOMER_ID</span><span class="p">];</span>
	<span class="n">_rtl92de_read_macphymode_and_bandtype</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">hwinfo</span><span class="p">);</span>

	<span class="cm">/* VID, DID  SE     0xA-D */</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_vid</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_VID</span><span class="p">];</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_did</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_DID</span><span class="p">];</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_svid</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_SVID</span><span class="p">];</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_smid</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_SMID</span><span class="p">];</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;EEPROMId = 0x%4x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">eeprom_id</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;EEPROM VID = 0x%4x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_vid</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;EEPROM DID = 0x%4x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_did</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;EEPROM SVID = 0x%4x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_svid</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;EEPROM SMID = 0x%4x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_smid</span><span class="p">);</span>

	<span class="cm">/* Read Permanent MAC address */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">interfaceindex</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">usvalue</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_MAC_ADDR_MAC0_92D</span> <span class="o">+</span> <span class="n">i</span><span class="p">];</span>
			<span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">=</span> <span class="n">usvalue</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">usvalue</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_MAC_ADDR_MAC1_92D</span> <span class="o">+</span> <span class="n">i</span><span class="p">];</span>
			<span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="o">&amp;</span><span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span> <span class="o">=</span> <span class="n">usvalue</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_ETHER_ADDR</span><span class="p">,</span>
				      <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;%pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">);</span>
	<span class="n">_rtl92de_read_txpower_info</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_failflag</span><span class="p">,</span> <span class="n">hwinfo</span><span class="p">);</span>

	<span class="cm">/* Read Channel Plan */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">bandset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">BAND_ON_2_4G</span>:
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">channel_plan</span> <span class="o">=</span> <span class="n">COUNTRY_CODE_TELEC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BAND_ON_5G</span>:
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">channel_plan</span> <span class="o">=</span> <span class="n">COUNTRY_CODE_FCC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">BAND_ON_BOTH</span>:
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">channel_plan</span> <span class="o">=</span> <span class="n">COUNTRY_CODE_FCC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">channel_plan</span> <span class="o">=</span> <span class="n">COUNTRY_CODE_FCC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_version</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u16</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">hwinfo</span><span class="p">[</span><span class="n">EEPROM_VERSION</span><span class="p">];</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">txpwr_fromeprom</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
		 <span class="s">&quot;EEPROM Customer ID: 0x%2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">eeprom_oemid</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_read_eeprom_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="n">tmp_u1b</span><span class="p">;</span>

	<span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">version</span> <span class="o">=</span> <span class="n">_rtl92de_read_chip_version</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">tmp_u1b</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_9346CR</span><span class="p">);</span>
	<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_status</span> <span class="o">=</span> <span class="n">tmp_u1b</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp_u1b</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">4</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;Boot from EEPROM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">epromtype</span> <span class="o">=</span> <span class="n">EEPROM_93C46</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;Boot from EFUSE</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">epromtype</span> <span class="o">=</span> <span class="n">EEPROM_BOOT_EFUSE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp_u1b</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">5</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_INIT</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span> <span class="s">&quot;Autoload OK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">autoload_failflag</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">_rtl92de_read_adapter_info</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span> <span class="s">&quot;Autoload ERR!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rtl92de_update_hal_rate_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">ieee80211_sta</span> <span class="o">*</span><span class="n">sta</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u32</span> <span class="n">ratr_value</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ratr_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">nmode</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">ht_enable</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mimo_ps</span> <span class="o">=</span> <span class="n">IEEE80211_SMPS_OFF</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">shortgi_rate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp_ratr_value</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">curtxbw_40mhz</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">bw_40</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">curshortgi_40mhz</span> <span class="o">=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IEEE80211_HT_CAP_SGI_40</span><span class="p">)</span> <span class="o">?</span>
							<span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">curshortgi_20mhz</span> <span class="o">=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IEEE80211_HT_CAP_SGI_20</span><span class="p">)</span> <span class="o">?</span>
							<span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">wireless_mode</span> <span class="n">wirelessmode</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span>
		<span class="n">ratr_value</span> <span class="o">=</span> <span class="n">sta</span><span class="o">-&gt;</span><span class="n">supp_rates</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ratr_value</span> <span class="o">=</span> <span class="n">sta</span><span class="o">-&gt;</span><span class="n">supp_rates</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">ratr_value</span> <span class="o">|=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">mcs</span><span class="p">.</span><span class="n">rx_mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="o">|</span>
		       <span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">mcs</span><span class="p">.</span><span class="n">rx_mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">wirelessmode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_A</span>:
		<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x00000FF0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_B</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">ratr_value</span> <span class="o">&amp;</span> <span class="mh">0x0000000c</span><span class="p">)</span>
			<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x0000000d</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x0000000f</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_G</span>:
		<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x00000FF5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_N_24G</span>:
	<span class="k">case</span> <span class="n">WIRELESS_MODE_N_5G</span>:
		<span class="n">nmode</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mimo_ps</span> <span class="o">==</span> <span class="n">IEEE80211_SMPS_STATIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x0007F005</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">ratr_mask</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">get_rf_type</span><span class="p">(</span><span class="n">rtlphy</span><span class="p">)</span> <span class="o">==</span> <span class="n">RF_1T2R</span> <span class="o">||</span>
			    <span class="n">get_rf_type</span><span class="p">(</span><span class="n">rtlphy</span><span class="p">)</span> <span class="o">==</span> <span class="n">RF_1T1R</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ratr_mask</span> <span class="o">=</span> <span class="mh">0x000ff005</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">ratr_mask</span> <span class="o">=</span> <span class="mh">0x0f0ff005</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="n">ratr_mask</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T2R</span><span class="p">)</span>
			<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x000ff0ff</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x0f0ff0ff</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ratr_value</span> <span class="o">&amp;=</span> <span class="mh">0x0FFFFFFF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">nmode</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">curtxbw_40mhz</span> <span class="o">&amp;&amp;</span> <span class="n">curshortgi_40mhz</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="o">!</span><span class="n">curtxbw_40mhz</span> <span class="o">&amp;&amp;</span> <span class="n">curshortgi_20mhz</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ratr_value</span> <span class="o">|=</span> <span class="mh">0x10000000</span><span class="p">;</span>
		<span class="n">tmp_ratr_value</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratr_value</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">shortgi_rate</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span> <span class="n">shortgi_rate</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">shortgi_rate</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">shortgi_rate</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">tmp_ratr_value</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">shortgi_rate</span> <span class="o">=</span> <span class="p">(</span><span class="n">shortgi_rate</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">shortgi_rate</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
		    <span class="p">(</span><span class="n">shortgi_rate</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">shortgi_rate</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rtl_write_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ARFR0</span> <span class="o">+</span> <span class="n">ratr_index</span> <span class="o">*</span> <span class="mi">4</span><span class="p">,</span> <span class="n">ratr_value</span><span class="p">);</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RATR</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">rtl_read_dword</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_ARFR0</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">rtl92de_update_hal_rate_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">ieee80211_sta</span> <span class="o">*</span><span class="n">sta</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rssi_level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_phy</span> <span class="o">*</span><span class="n">rtlphy</span> <span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">phy</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_hal</span> <span class="o">*</span><span class="n">rtlhal</span> <span class="o">=</span> <span class="n">rtl_hal</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_sta_info</span> <span class="o">*</span><span class="n">sta_entry</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ratr_bitmap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ratr_index</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">curtxbw_40mhz</span> <span class="o">=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IEEE80211_HT_CAP_SUP_WIDTH_20_40</span><span class="p">)</span>
							<span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">curshortgi_40mhz</span> <span class="o">=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IEEE80211_HT_CAP_SGI_40</span><span class="p">)</span> <span class="o">?</span>
							<span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">curshortgi_20mhz</span> <span class="o">=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">IEEE80211_HT_CAP_SGI_20</span><span class="p">)</span> <span class="o">?</span>
							<span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">wireless_mode</span> <span class="n">wirelessmode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">shortgi</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">macid</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mimo_ps</span> <span class="o">=</span> <span class="n">IEEE80211_SMPS_OFF</span><span class="p">;</span>

	<span class="n">sta_entry</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">rtl_sta_info</span> <span class="o">*</span><span class="p">)</span> <span class="n">sta</span><span class="o">-&gt;</span><span class="n">drv_priv</span><span class="p">;</span>
	<span class="n">mimo_ps</span> <span class="o">=</span> <span class="n">sta_entry</span><span class="o">-&gt;</span><span class="n">mimo_ps</span><span class="p">;</span>
	<span class="n">wirelessmode</span> <span class="o">=</span> <span class="n">sta_entry</span><span class="o">-&gt;</span><span class="n">wireless_mode</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">opmode</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_STATION</span><span class="p">)</span>
		<span class="n">curtxbw_40mhz</span> <span class="o">=</span> <span class="n">mac</span><span class="o">-&gt;</span><span class="n">bw_40</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">opmode</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_AP</span> <span class="o">||</span>
		<span class="n">mac</span><span class="o">-&gt;</span><span class="n">opmode</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_ADHOC</span><span class="p">)</span>
		<span class="n">macid</span> <span class="o">=</span> <span class="n">sta</span><span class="o">-&gt;</span><span class="n">aid</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlhal</span><span class="o">-&gt;</span><span class="n">current_bandtype</span> <span class="o">==</span> <span class="n">BAND_ON_5G</span><span class="p">)</span>
		<span class="n">ratr_bitmap</span> <span class="o">=</span> <span class="n">sta</span><span class="o">-&gt;</span><span class="n">supp_rates</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ratr_bitmap</span> <span class="o">=</span> <span class="n">sta</span><span class="o">-&gt;</span><span class="n">supp_rates</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">ratr_bitmap</span> <span class="o">|=</span> <span class="p">(</span><span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">mcs</span><span class="p">.</span><span class="n">rx_mask</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span> <span class="o">|</span>
			<span class="n">sta</span><span class="o">-&gt;</span><span class="n">ht_cap</span><span class="p">.</span><span class="n">mcs</span><span class="p">.</span><span class="n">rx_mask</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">wirelessmode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_B</span>:
		<span class="n">ratr_index</span> <span class="o">=</span> <span class="n">RATR_INX_WIRELESS_B</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ratr_bitmap</span> <span class="o">&amp;</span> <span class="mh">0x0000000c</span><span class="p">)</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0000000d</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0000000f</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_G</span>:
		<span class="n">ratr_index</span> <span class="o">=</span> <span class="n">RATR_INX_WIRELESS_GB</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x00000f00</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x00000ff0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x00000ff5</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_A</span>:
		<span class="n">ratr_index</span> <span class="o">=</span> <span class="n">RATR_INX_WIRELESS_G</span><span class="p">;</span>
		<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x00000ff0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">WIRELESS_MODE_N_24G</span>:
	<span class="k">case</span> <span class="n">WIRELESS_MODE_N_5G</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">wirelessmode</span> <span class="o">==</span> <span class="n">WIRELESS_MODE_N_24G</span><span class="p">)</span>
			<span class="n">ratr_index</span> <span class="o">=</span> <span class="n">RATR_INX_WIRELESS_NGB</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ratr_index</span> <span class="o">=</span> <span class="n">RATR_INX_WIRELESS_NG</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mimo_ps</span> <span class="o">==</span> <span class="n">IEEE80211_SMPS_STATIC</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x00070000</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
				<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0007f000</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0007f005</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T2R</span> <span class="o">||</span>
			    <span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T1R</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">curtxbw_40mhz</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000f0000</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000ff000</span><span class="p">;</span>
					<span class="k">else</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000ff015</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000f0000</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000ff000</span><span class="p">;</span>
					<span class="k">else</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000ff005</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">curtxbw_40mhz</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0f0000</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0ff000</span><span class="p">;</span>
					<span class="k">else</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0ff015</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0f0000</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rssi_level</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0ff000</span><span class="p">;</span>
					<span class="k">else</span>
						<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0ff005</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">curtxbw_40mhz</span> <span class="o">&amp;&amp;</span> <span class="n">curshortgi_40mhz</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="o">!</span><span class="n">curtxbw_40mhz</span> <span class="o">&amp;&amp;</span> <span class="n">curshortgi_20mhz</span><span class="p">))</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">macid</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="n">shortgi</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">macid</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
				<span class="n">shortgi</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ratr_index</span> <span class="o">=</span> <span class="n">RATR_INX_WIRELESS_NGB</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rtlphy</span><span class="o">-&gt;</span><span class="n">rf_type</span> <span class="o">==</span> <span class="n">RF_1T2R</span><span class="p">)</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x000ff0ff</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ratr_bitmap</span> <span class="o">&amp;=</span> <span class="mh">0x0f0ff0ff</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">ratr_bitmap</span> <span class="o">&amp;</span> <span class="mh">0x0fffffff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">ratr_index</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">);</span>
	<span class="n">value</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">macid</span> <span class="o">|</span> <span class="p">(</span><span class="n">shortgi</span> <span class="o">?</span> <span class="mh">0x20</span> <span class="o">:</span> <span class="mh">0x00</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">;</span>
	<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RATR</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
		 <span class="s">&quot;ratr_bitmap :%x value0:%x value1:%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">ratr_bitmap</span><span class="p">,</span> <span class="n">value</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">value</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="n">rtl92d_fill_h2c_cmd</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">H2C_RA_MASK</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">value</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">macid</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">sta_entry</span><span class="o">-&gt;</span><span class="n">ratr_index</span> <span class="o">=</span> <span class="n">ratr_index</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_update_hal_rate_tbl</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">ieee80211_sta</span> <span class="o">*</span><span class="n">sta</span><span class="p">,</span> <span class="n">u8</span> <span class="n">rssi_level</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">dm</span><span class="p">.</span><span class="n">useramask</span><span class="p">)</span>
		<span class="n">rtl92de_update_hal_rate_mask</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">sta</span><span class="p">,</span> <span class="n">rssi_level</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">rtl92de_update_hal_rate_table</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">sta</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_update_channel_access_setting</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u16</span> <span class="n">sifs_timer</span><span class="p">;</span>

	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_SLOT_TIME</span><span class="p">,</span>
				      <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">slot_time</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">ht_enable</span><span class="p">)</span>
		<span class="n">sifs_timer</span> <span class="o">=</span> <span class="mh">0x0a0a</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">sifs_timer</span> <span class="o">=</span> <span class="mh">0x1010</span><span class="p">;</span>
	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">cfg</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">set_hw_reg</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">HW_VAR_SIFS</span><span class="p">,</span> <span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">sifs_timer</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">rtl92de_gpio_radio_on_off_checking</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">valid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_ps_ctl</span> <span class="o">*</span><span class="n">ppsc</span> <span class="o">=</span> <span class="n">rtl_psc</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_pci</span> <span class="o">*</span><span class="n">rtlpci</span> <span class="o">=</span> <span class="n">rtl_pcidev</span><span class="p">(</span><span class="n">rtl_pcipriv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">enum</span> <span class="n">rf_pwrstate</span> <span class="n">e_rfpowerstate_toset</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">u1tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">actuallyset</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rtlpci</span><span class="o">-&gt;</span><span class="n">being_init_adapter</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">swrf_processing</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfchange_inprogress</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfchange_inprogress</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC_PINMUX_CFG</span><span class="p">,</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span>
			  <span class="n">REG_MAC_PINMUX_CFG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">)));</span>
	<span class="n">u1tmp</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_GPIO_IO_SEL</span><span class="p">);</span>
	<span class="n">e_rfpowerstate_toset</span> <span class="o">=</span> <span class="p">(</span><span class="n">u1tmp</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="mi">3</span><span class="p">))</span> <span class="o">?</span> <span class="n">ERFON</span> <span class="o">:</span> <span class="n">ERFOFF</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">hwradiooff</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">e_rfpowerstate_toset</span> <span class="o">==</span> <span class="n">ERFON</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
			 <span class="s">&quot;GPIOChangeRF  - HW Radio ON, RF ON</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">e_rfpowerstate_toset</span> <span class="o">=</span> <span class="n">ERFON</span><span class="p">;</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">hwradiooff</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">actuallyset</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">hwradiooff</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">e_rfpowerstate_toset</span> <span class="o">==</span> <span class="n">ERFOFF</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_RF</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
			 <span class="s">&quot;GPIOChangeRF  - HW Radio OFF, RF OFF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">e_rfpowerstate_toset</span> <span class="o">=</span> <span class="n">ERFOFF</span><span class="p">;</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">hwradiooff</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">actuallyset</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">actuallyset</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfchange_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">reg_rfps_level</span> <span class="o">&amp;</span> <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">)</span>
			<span class="n">RT_SET_PS_LEVEL</span><span class="p">(</span><span class="n">ppsc</span><span class="p">,</span> <span class="n">RT_RF_OFF_LEVL_HALT_NIC</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
		<span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">rfchange_inprogress</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">locks</span><span class="p">.</span><span class="n">rf_ps_lock</span><span class="p">,</span> <span class="n">flag</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">valid</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">!</span><span class="n">ppsc</span><span class="o">-&gt;</span><span class="n">hwradiooff</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_set_key</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u32</span> <span class="n">key_index</span><span class="p">,</span>
		     <span class="n">u8</span> <span class="o">*</span><span class="n">p_macaddr</span><span class="p">,</span> <span class="n">bool</span> <span class="n">is_group</span><span class="p">,</span> <span class="n">u8</span> <span class="n">enc_algo</span><span class="p">,</span>
		     <span class="n">bool</span> <span class="n">is_wepkey</span><span class="p">,</span> <span class="n">bool</span> <span class="n">clear_all</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">rtl_mac</span> <span class="o">*</span><span class="n">mac</span> <span class="o">=</span> <span class="n">rtl_mac</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">rtl_efuse</span> <span class="o">*</span><span class="n">rtlefuse</span> <span class="o">=</span> <span class="n">rtl_efuse</span><span class="p">(</span><span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">));</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">macaddr</span> <span class="o">=</span> <span class="n">p_macaddr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_id</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_pairwise</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">cam_const_addr</span><span class="p">[</span><span class="mi">4</span><span class="p">][</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">},</span>
		<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">},</span>
		<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">},</span>
		<span class="p">{</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">}</span>
	<span class="p">};</span>
	<span class="k">static</span> <span class="n">u8</span> <span class="n">cam_const_broad</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="mh">0xff</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clear_all</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">idx</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">cam_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">clear_number</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span> <span class="s">&quot;clear_all</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">idx</span> <span class="o">&lt;</span> <span class="n">clear_number</span><span class="p">;</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rtl_cam_mark_invalid</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">cam_offset</span> <span class="o">+</span> <span class="n">idx</span><span class="p">);</span>
			<span class="n">rtl_cam_empty_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">cam_offset</span> <span class="o">+</span> <span class="n">idx</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">memset</span><span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_buf</span><span class="p">[</span><span class="n">idx</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span>
				       <span class="n">MAX_KEY_LEN</span><span class="p">);</span>
				<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_len</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">enc_algo</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">WEP40_ENCRYPTION</span>:
			<span class="n">enc_algo</span> <span class="o">=</span> <span class="n">CAM_WEP40</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">WEP104_ENCRYPTION</span>:
			<span class="n">enc_algo</span> <span class="o">=</span> <span class="n">CAM_WEP104</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TKIP_ENCRYPTION</span>:
			<span class="n">enc_algo</span> <span class="o">=</span> <span class="n">CAM_TKIP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">AESCCMP_ENCRYPTION</span>:
			<span class="n">enc_algo</span> <span class="o">=</span> <span class="n">CAM_AES</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_ERR</span><span class="p">,</span> <span class="n">DBG_EMERG</span><span class="p">,</span>
				 <span class="s">&quot;switch case not processed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">enc_algo</span> <span class="o">=</span> <span class="n">CAM_TKIP</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_wepkey</span> <span class="o">||</span> <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">use_defaultkey</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">macaddr</span> <span class="o">=</span> <span class="n">cam_const_addr</span><span class="p">[</span><span class="n">key_index</span><span class="p">];</span>
			<span class="n">entry_id</span> <span class="o">=</span> <span class="n">key_index</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is_group</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">macaddr</span> <span class="o">=</span> <span class="n">cam_const_broad</span><span class="p">;</span>
				<span class="n">entry_id</span> <span class="o">=</span> <span class="n">key_index</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">opmode</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_AP</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">entry_id</span> <span class="o">=</span> <span class="n">rtl_cam_get_free_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
								 <span class="n">p_macaddr</span><span class="p">);</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">entry_id</span> <span class="o">&gt;=</span>  <span class="n">TOTAL_CAM_ENTRY</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span>
							 <span class="n">DBG_EMERG</span><span class="p">,</span>
							 <span class="s">&quot;Can not find free hw security cam entry</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
						<span class="k">return</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="n">entry_id</span> <span class="o">=</span> <span class="n">CAM_PAIRWISE_KEY_POSITION</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">key_index</span> <span class="o">=</span> <span class="n">PAIRWISE_KEYIDX</span><span class="p">;</span>
				<span class="n">is_pairwise</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_len</span><span class="p">[</span><span class="n">key_index</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
				 <span class="s">&quot;delete one entry, entry_id is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">entry_id</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">opmode</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_AP</span><span class="p">)</span>
				<span class="n">rtl_cam_del_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">p_macaddr</span><span class="p">);</span>
			<span class="n">rtl_cam_delete_one_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">p_macaddr</span><span class="p">,</span> <span class="n">entry_id</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;The insert KEY length is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_len</span><span class="p">[</span><span class="n">PAIRWISE_KEYIDX</span><span class="p">]);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
				 <span class="s">&quot;The insert KEY is %x %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">0</span><span class="p">],</span>
				 <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_buf</span><span class="p">[</span><span class="mi">0</span><span class="p">][</span><span class="mi">1</span><span class="p">]);</span>
			<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
				 <span class="s">&quot;add one entry</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">is_pairwise</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">RT_PRINT_DATA</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_LOUD</span><span class="p">,</span>
					      <span class="s">&quot;Pairwise Key content&quot;</span><span class="p">,</span>
					      <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">pairwise_key</span><span class="p">,</span>
					      <span class="n">rtlpriv</span><span class="o">-&gt;</span>
					      <span class="n">sec</span><span class="p">.</span><span class="n">key_len</span><span class="p">[</span><span class="n">PAIRWISE_KEYIDX</span><span class="p">]);</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
					 <span class="s">&quot;set Pairwise key</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">rtl_cam_add_one_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">macaddr</span><span class="p">,</span> <span class="n">key_index</span><span class="p">,</span>
						      <span class="n">entry_id</span><span class="p">,</span> <span class="n">enc_algo</span><span class="p">,</span>
						      <span class="n">CAM_CONFIG_NO_USEDK</span><span class="p">,</span>
						      <span class="n">rtlpriv</span><span class="o">-&gt;</span>
						      <span class="n">sec</span><span class="p">.</span><span class="n">key_buf</span><span class="p">[</span><span class="n">key_index</span><span class="p">]);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">RT_TRACE</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">COMP_SEC</span><span class="p">,</span> <span class="n">DBG_DMESG</span><span class="p">,</span>
					 <span class="s">&quot;set group key</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">mac</span><span class="o">-&gt;</span><span class="n">opmode</span> <span class="o">==</span> <span class="n">NL80211_IFTYPE_ADHOC</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">rtl_cam_add_one_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span>
						<span class="n">rtlefuse</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span>
						<span class="n">PAIRWISE_KEYIDX</span><span class="p">,</span>
						<span class="n">CAM_PAIRWISE_KEY_POSITION</span><span class="p">,</span>
						<span class="n">enc_algo</span><span class="p">,</span> <span class="n">CAM_CONFIG_NO_USEDK</span><span class="p">,</span>
						<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_buf</span><span class="p">[</span><span class="n">entry_id</span><span class="p">]);</span>
				<span class="p">}</span>
				<span class="n">rtl_cam_add_one_entry</span><span class="p">(</span><span class="n">hw</span><span class="p">,</span> <span class="n">macaddr</span><span class="p">,</span> <span class="n">key_index</span><span class="p">,</span>
						<span class="n">entry_id</span><span class="p">,</span> <span class="n">enc_algo</span><span class="p">,</span>
						<span class="n">CAM_CONFIG_NO_USEDK</span><span class="p">,</span>
						<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">sec</span><span class="p">.</span><span class="n">key_buf</span>
						<span class="p">[</span><span class="n">entry_id</span><span class="p">]);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphyctl_reg</span> <span class="o">=</span> <span class="n">rtl_read_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span>
		<span class="n">REG_MAC_PHY_CTRL_NORMAL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">rtl92de_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">ieee80211_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">rtl_priv</span> <span class="o">*</span><span class="n">rtlpriv</span> <span class="o">=</span> <span class="n">rtl_priv</span><span class="p">(</span><span class="n">hw</span><span class="p">);</span>

	<span class="n">rtl_write_byte</span><span class="p">(</span><span class="n">rtlpriv</span><span class="p">,</span> <span class="n">REG_MAC_PHY_CTRL_NORMAL</span><span class="p">,</span>
		       <span class="n">rtlpriv</span><span class="o">-&gt;</span><span class="n">rtlhal</span><span class="p">.</span><span class="n">macphyctl_reg</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
