#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 18 17:36:25 2021
# Process ID: 8332
# Current directory: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19328 C:\Users\KuldeepGohil\Desktop\Spring2021\CECS461\Labs\Lab1\project_1\project_1.xpr
# Log file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab1/project_1/vivado.log
# Journal file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab1/project_1/project_1.xpr
update_compile_order -fileset sources_1
save_project_as lab2 C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2 -force
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_USE_M_AXI_GP0 {1} CONFIG.PCW_EN_CLK0_PORT {1} CONFIG.PCW_EN_RST0_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {407 29} [get_bd_intf_ports DDR]
set_property location {389 46} [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 -31 81} [get_bd_cells axi_gpio_0]
set_property name switches [get_bd_cells axi_gpio_0]
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {sws_4bits}] [get_bd_cells switches]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/switches/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins switches/S_AXI]
set_property location {2 470 -60} [get_bd_cells processing_system7_0]
set_property location {3 815 167} [get_bd_cells ps7_0_axi_periph]
set_property location {3.5 1205 -82} [get_bd_cells rst_ps7_0_100M]
set_property location {3 858 -83} [get_bd_cells ps7_0_axi_periph]
set_property location {4 1192 111} [get_bd_cells switches]
set_property location {1 417 137} [get_bd_cells rst_ps7_0_100M]
set_property location {1 475 -257} [get_bd_cells rst_ps7_0_100M]
set_property location {1 437 132} [get_bd_cells processing_system7_0]
set_property location {1 449 -72} [get_bd_cells rst_ps7_0_100M]
set_property location {3 1127 -87} [get_bd_cells switches]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name buttons [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1} CONFIG.GPIO_BOARD_INTERFACE {btns_4bits}] [get_bd_cells buttons]
startgroup
set_property -dict [list CONFIG.NUM_MI {2}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins buttons/S_AXI] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
connect_bd_net [get_bd_pins buttons/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins buttons/s_axi_aresetn] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
set_property location {4 1126 146} [get_bd_cells buttons]
set_property location {2 871 -20} [get_bd_cells ps7_0_axi_periph]
set_property location {1 499 -289} [get_bd_cells processing_system7_0]
set_property location {1425 -336} [get_bd_intf_ports DDR]
set_property location {1428 -306} [get_bd_intf_ports FIXED_IO]
set_property location {1428 -328} [get_bd_intf_ports DDR]
set_property location {1246 -326} [get_bd_intf_ports DDR]
set_property location {1294 -347} [get_bd_intf_ports DDR]
set_property location {1429 -337} [get_bd_intf_ports DDR]
set_property location {1419 -314} [get_bd_intf_ports FIXED_IO]
set_property location {1426 -331} [get_bd_intf_ports DDR]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins switches/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
endgroup
undo
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins switches/GPIO]
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
undo
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins buttons/GPIO]
endgroup
set_property NAME switches [get_bd_intf_pins /buttons/GPIO]
set_property NAME switches [get_bd_intf_pins /buttons/GPIO]
set_property NAME switches [get_bd_intf_pins /buttons/GPIO]
set_property NAME buttons [get_bd_intf_pins /buttons/GPIO]
undo
undo
undo
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property location {1 260 12} [get_bd_cells processing_system7_0]
set_property location {3 898 72} [get_bd_cells switches]
set_property location {3 902 302} [get_bd_cells buttons]
set_property location {3 902 155} [get_bd_cells switches]
set_property location {3 889 394} [get_bd_cells buttons]
set_property location {3 889 240} [get_bd_cells switches]
set_property location {3 888 227} [get_bd_cells switches]
set_property location {3 888 215} [get_bd_cells switches]
set_property location {3 892 223} [get_bd_cells switches]
set_property location {1043 390} [get_bd_intf_ports sws_4bits]
set_property location {1042 216} [get_bd_intf_ports sws_4bits]
set_property location {1046 399} [get_bd_intf_ports btns_4bits]
set_property location {1042 391} [get_bd_intf_ports btns_4bits]
open_run synth_1 -name synth_1
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/sources_1/bd/design_1/design_1.bd}
assign_bd_address
validate_bd_design
delete_bd_objs [get_bd_intf_nets buttons_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
make_bd_pins_external  [get_bd_cells buttons]
make_bd_intf_pins_external  [get_bd_cells buttons]
endgroup
set_property NAME switches [get_bd_intf_pins /buttons/GPIO]
set_property NAME switches [get_bd_intf_pins /buttons/GPIO]
undo
undo
undo
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins buttons/GPIO]
validate_bd_design
reset_run design_1_xbar_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports {btns_4bits_tri_i[2]} V16
place_ports {btns_4bits_tri_i[0]} R18
file mkdir C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/constrs_1/new
close [ open C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/constrs_1/new/lab2.xdc w ]
add_files -fileset constrs_1 C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/constrs_1/new/lab2.xdc
set_property target_constrs_file C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.srcs/constrs_1/new/lab2.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
file copy -force C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.runs/impl_1/design_1_wrapper.sysdef C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.sdk -hwspec C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.sdk/design_1_wrapper.hdf
