// Seed: 1545965682
module module_0;
  wire id_1 = 1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
  assign id_2 = id_2;
  always @(posedge 1) id_2 = 1 + id_3;
endmodule
module module_2;
  timeprecision 1ps;
endmodule
module module_3 (
    output tri  id_0,
    output tri0 id_1
);
  wire id_3;
  module_2();
  wire id_4;
  wire id_5;
endmodule
module module_4 (
    input uwire id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    output tri0 id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wand id_9
    , id_17,
    input tri0 id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri id_14,
    output tri0 id_15
);
  always @(posedge id_2) begin
    $display(id_8, (1));
  end
  module_2();
endmodule
