

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_partialsum'
================================================================
* Date:           Tue Apr 11 22:26:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |      128|      128|        16|         16|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 19 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ps_i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 23 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 24 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr i32 %AB, i64 0, i64 14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 25 'getelementptr' 'AB_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr i32 %AB, i64 0, i64 13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 26 'getelementptr' 'AB_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr i32 %AB, i64 0, i64 12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 27 'getelementptr' 'AB_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr i32 %AB, i64 0, i64 11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 28 'getelementptr' 'AB_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr i32 %AB, i64 0, i64 10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 29 'getelementptr' 'AB_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr i32 %AB, i64 0, i64 9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 30 'getelementptr' 'AB_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr i32 %AB, i64 0, i64 8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 31 'getelementptr' 'AB_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr i32 %AB, i64 0, i64 7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 32 'getelementptr' 'AB_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr i32 %AB, i64 0, i64 6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 33 'getelementptr' 'AB_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr i32 %AB, i64 0, i64 5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 34 'getelementptr' 'AB_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr i32 %AB, i64 0, i64 4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 35 'getelementptr' 'AB_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr i32 %AB, i64 0, i64 3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 36 'getelementptr' 'AB_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr i32 %AB, i64 0, i64 2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 37 'getelementptr' 'AB_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr i32 %AB, i64 0, i64 1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 38 'getelementptr' 'AB_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr i32 %AB, i64 0, i64 0" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 39 'getelementptr' 'AB_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp_eq  i4 %k_1, i4 8" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 41 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln23 = add i4 %k_1, i4 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 43 'add' 'add_ln23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %ps_i.split, void %writeoutput.exitStub" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 44 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%k_cast = zext i4 %k_1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 45 'zext' 'k_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 46 'getelementptr' 'A_0_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%A_0_load = load i3 %A_0_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 47 'load' 'A_0_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 48 'load' 'AB_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%AB_load_1 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 49 'load' 'AB_load_1' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 50 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%A_1_load = load i3 %A_1_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 51 'load' 'A_1_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 52 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%A_2_load = load i3 %A_2_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 53 'load' 'A_2_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %k_cast" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 54 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%A_3_load = load i3 %A_3_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 55 'load' 'A_3_load' <Predicate = (!icmp_ln23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln23, i4 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 56 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 162 'ret' 'ret_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 57 [1/1] (3.47ns)   --->   "%Bcols_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'trunc_ln145_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'trunc_ln145_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%A_0_load = load i3 %A_0_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 62 'load' 'A_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%AB_load = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 63 'load' 'AB_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%AB_load_1 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 64 'load' 'AB_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 65 [2/2] (2.32ns)   --->   "%AB_load_2 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'load' 'AB_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%AB_load_3 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'load' 'AB_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [1/2] (2.32ns)   --->   "%A_1_load = load i3 %A_1_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 67 'load' 'A_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 68 [1/2] (2.32ns)   --->   "%A_2_load = load i3 %A_2_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 68 'load' 'A_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/2] (2.32ns)   --->   "%A_3_load = load i3 %A_3_addr" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 69 'load' 'A_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 70 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_0_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_0_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%AB_load_2 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'load' 'AB_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 73 [1/2] (2.32ns)   --->   "%AB_load_3 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%AB_load_4 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'load' 'AB_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%AB_load_5 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'load' 'AB_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 76 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_0_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_0_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_0_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_0_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%AB_load_4 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'load' 'AB_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 81 [1/2] (2.32ns)   --->   "%AB_load_5 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 81 'load' 'AB_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 82 [2/2] (2.32ns)   --->   "%AB_load_6 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'load' 'AB_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 83 [2/2] (2.32ns)   --->   "%AB_load_7 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'AB_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %AB_load, i32 %mul_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %AB_load_1, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_0_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_0_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_1_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_1_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/2] (2.32ns)   --->   "%AB_load_6 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'load' 'AB_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 91 [1/2] (2.32ns)   --->   "%AB_load_7 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'load' 'AB_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 92 [2/2] (2.32ns)   --->   "%AB_load_8 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'load' 'AB_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 93 [2/2] (2.32ns)   --->   "%AB_load_9 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 93 'load' 'AB_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %AB_load_2, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 94 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %AB_load_3, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_1_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_1_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_1_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_1_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (2.32ns)   --->   "%AB_load_8 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'load' 'AB_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 101 [1/2] (2.32ns)   --->   "%AB_load_9 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'load' 'AB_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 102 [2/2] (2.32ns)   --->   "%AB_load_10 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'load' 'AB_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 103 [2/2] (2.32ns)   --->   "%AB_load_11 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'load' 'AB_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %AB_load_4, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %AB_load_5, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_1_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_1_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_2_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_2_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/2] (2.32ns)   --->   "%AB_load_10 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'load' 'AB_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 111 [1/2] (2.32ns)   --->   "%AB_load_11 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'load' 'AB_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 112 [2/2] (2.32ns)   --->   "%AB_load_12 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'load' 'AB_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 113 [2/2] (2.32ns)   --->   "%AB_load_13 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'load' 'AB_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %AB_load_6, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %AB_load_7, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 115 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_2_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 116 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_2_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_2_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_2_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 119 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/2] (2.32ns)   --->   "%AB_load_12 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 120 'load' 'AB_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%AB_load_13 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'load' 'AB_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 122 [2/2] (2.32ns)   --->   "%AB_load_14 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'load' 'AB_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 123 [2/2] (2.32ns)   --->   "%AB_load_15 = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 123 'load' 'AB_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 124 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28, i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 124 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_1, i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %AB_load_8, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %AB_load_9, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 127 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_2_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 128 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_2_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_3_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_3_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 131 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/2] (2.32ns)   --->   "%AB_load_14 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 132 'load' 'AB_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 133 [1/2] (2.32ns)   --->   "%AB_load_15 = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'load' 'AB_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 134 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_2, i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_3, i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 135 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 136 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %AB_load_10, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 136 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %AB_load_11, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 137 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_3_load, i32 %trunc_ln145" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 138 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_3_load, i32 %tmp_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 139 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_3_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 140 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_3_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 142 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_4, i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 142 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_5, i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 143 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %AB_load_12, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 144 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %AB_load_13, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 145 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_3_load, i32 %trunc_ln145_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 146 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_3_load, i32 %trunc_ln145_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 147 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 148 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_6, i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 149 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_7, i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 149 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %AB_load_14, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 150 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %AB_load_15, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 151 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_8, i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 152 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_9, i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 153 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 154 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_10, i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_14 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_11, i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 155 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 156 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_12, i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 156 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_15 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_13, i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 157 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [LabB/BlockMatrix_design.cpp:24]   --->   Operation 158 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_14, i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 159 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln28 = store i32 %add_ln28_15, i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 160 'store' 'store_ln28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln23 = br void %ps_i" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 161 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('k') [7]  (0 ns)
	'load' operation ('k', LabB/BlockMatrix_design.cpp:23) on local variable 'k' [12]  (0 ns)
	'add' operation ('add_ln23', LabB/BlockMatrix_design.cpp:23) [32]  (1.74 ns)
	'store' operation ('store_ln23', LabB/BlockMatrix_design.cpp:23) of variable 'add_ln23', LabB/BlockMatrix_design.cpp:23 on local variable 'k' [114]  (1.59 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	fifo read operation ('Bcols_read', D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'Bcols' (D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [37]  (3.48 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', LabB/BlockMatrix_design.cpp:28) [45]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', LabB/BlockMatrix_design.cpp:28) [45]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_2', LabB/BlockMatrix_design.cpp:28) [53]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_4', LabB/BlockMatrix_design.cpp:28) [63]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_6', LabB/BlockMatrix_design.cpp:28) [71]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_8', LabB/BlockMatrix_design.cpp:28) [81]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_10', LabB/BlockMatrix_design.cpp:28) [89]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_12', LabB/BlockMatrix_design.cpp:28) [99]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_14', LabB/BlockMatrix_design.cpp:28) [107]  (6.91 ns)

 <State 12>: 2.55ns
The critical path consists of the following:
	'add' operation ('add_ln28_14', LabB/BlockMatrix_design.cpp:28) [108]  (2.55 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_8', LabB/BlockMatrix_design.cpp:28 on array 'AB' [83]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_10', LabB/BlockMatrix_design.cpp:28 on array 'AB' [91]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_12', LabB/BlockMatrix_design.cpp:28 on array 'AB' [101]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_14', LabB/BlockMatrix_design.cpp:28 on array 'AB' [109]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
