Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Mon Apr  5 20:41:38 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc3sd1800afg676-4 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc3sd1800afg676-4 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 149 - tcl is overriding PARAMETER C_SPEEDGRADE_INT value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_IODELAY_GRP value to
   DDR2_SDRAM
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 247 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 248 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 251 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 252 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 253 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 254 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 255 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 257 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 258 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 259 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 260 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 261 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 262 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 264 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 265 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to
   10000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 269 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 270 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 271 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 200
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 272 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x81000000-0x8100ffff) Ethernet_MAC	mb_plb
  (0x81400000-0x8140ffff) Push_Buttons	mb_plb
  (0x81420000-0x8142ffff) LEDs_8Bit	mb_plb
  (0x81440000-0x8144ffff) DIP_Switches_8Bit	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83400000-0x8340ffff) SPI_FLASH	mb_plb
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84000000-0x8400ffff) RS232_Uart_1	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x88000000-0x8fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 352 - tool is overriding PARAMETER C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1039 - Did not update the value for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 149 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 153 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:mb_plb -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:ilmb -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:EDK:1560 - IPNAME:lmb_v10 INSTANCE:dlmb -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:lmb_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01_a/data
   /xps_uartlite_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:xps_uartlite INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_01_a/data
   /xps_uartlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v3_01_a/
   data/xps_ethernetlite_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v3_01_a/
   data/xps_ethernetlite_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_01_b/data/xps_
   spi_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   64
INFO:EDK:1560 - IPNAME:xps_spi INSTANCE:SPI_FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_spi_v2_01_b/data/xps_
   spi_v2_1_0.mpd line 76 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 350 - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to
   2
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_01_b/data/xp
   s_timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_01_b/data/xp
   s_timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_01_b/data/xp
   s_timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 86 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 88 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:mdm INSTANCE:mdm_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 89 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 64
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
INFO:EDK:1563 - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 177 - This
   design requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 75 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 82 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 89 - 1
master(s) : 1 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 229 - floating connection!
Performing Clock DRCs...
INFO:EDK:1038 - Did not implement clock DRCs for parameter:
   DDR2_SDRAM:C_MPMC_CLK_MEM_PERIOD_PS. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 157 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 158 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 160 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 161 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 196 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 206 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 218 - tcl is overriding PARAMETER C_USE_INTERRUPT
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 219 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:EDK:1560 - IPNAME:microblaze INSTANCE:microblaze_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 220 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_b
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_b
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 77 - tcl is overriding PARAMETER
   C_MASK value to 0x80000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 344 - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 752 - tcl is overriding PARAMETER C_TWR value to 15000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value
   to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 757 - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value
   to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 758 - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 759 - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to
   7
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 760 - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX
   value to 8
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 761 - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to
   9
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 762 - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX
   value to 10
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 763 - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to
   11
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 764 - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX
   value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 765 - tcl is overriding PARAMETER
   C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 766 - tcl is overriding PARAMETER
   C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 767 - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX
   value to 15
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 768 - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX
   value to 16
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 769 - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to
   17
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 780 - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY
   value to 3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 781 - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to
   1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 785 - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY
   value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 786 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 787 - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to
   2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 788 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 789 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 790 - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 791 - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 792 - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 793 - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 794 - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 796 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 797 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 799 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 800 - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 801 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 802 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 803 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 804 - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 805 - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 806 - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 807 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 826 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 827 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 828 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 829 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 830 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 831 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 832 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 834 - tcl is overriding PARAMETER C_B32_REPEAT_CNT value to 2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 835 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 6
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 837 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 838 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 839 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 840 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 841 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 842 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 843 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 844 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 845 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 846 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 847 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 848 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 849 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x049
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 850 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x04a
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 851 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x052
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 852 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x053
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 853 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x064
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 854 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x065
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 855 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x071
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 856 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x072
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 857 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x083
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 858 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x084
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 859 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x090
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 860 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x091
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 861 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x0a2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 862 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x0a3
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 863 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0af
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 864 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0b0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 865 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0c0
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 866 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0c1
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 867 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0c2
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 906 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 907 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 908 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x0000001C0000001C0000001C0000001C0000001D0000001C0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 909 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000001C0000001C0000001C0000001C000000100000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 910 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000001C0000001C000040080000001C000024140000041D000024140000041C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 911 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x000024140002041C000024140000141C000080180000001E0000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 912 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000400A0000001E0000001F0000001E0000201E0000001E000021060000011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 913 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x000021060000011E000021060002011E000021060000111E0000801A0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 914 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0000001C000040080000001C000024140000041D000024140000041C00002414
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 915 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0002041C000024140000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 916 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x0000001E0000001F0000001E0000201E0000001E000021060000011E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 917 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0000011E000021060002011E000021060000111E0000801A0000001C0000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 918 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000040080000001C000024140000041D000024140000041C000024140000041C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 919 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000024140000141C000080180000001E0000001E0000001E0000400A0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 920 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000001F0000001E0000201E0000001E000021060000011E000021060000011E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 921 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x000021060000011E000021060000111E0000801A0000001C0000001C00004008
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 922 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000001C000024140000041D000024140000141C000080180000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 923 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0000001E0000400A0000001E0000001F0000001E0000201E0000001E00002106
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 924 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0000011E000021060000111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 925 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000001C000024150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 926 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0000001E0000001F0000001E0000201E0000001E000021060000111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 927 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000001C0000001C000040080000001C0000001C000020150000141C00008018
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 928 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0000001E0000001E0000001E0000400A0000001E0000001F0000001E0000001E
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 929 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0000001E000021060001111E0000801A0000001C0000001C000040080000001C
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 930 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000001C000020150000141C000080180000001E0000001E0000001E0000400A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 931 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0000001E0000001F0000001E0000001E0000001E000021060001111E0000801A
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 937 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 938 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 939 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:mpmc INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v5_04_a/data/mpmc_v2
   _1_0.mpd line 940 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 8
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111111111110010100
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The Ethernet_MAC core has constraints automatically generated by XPS in
implementation/ethernet_mac_wrapper/ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
IPNAME:xps_ethernetlite INSTANCE:ethernet_mac -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 177 - Copying
(BBD-specified) netlist files.
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 114 -
elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 2.00 seconds
Constructing platform-level connectivity ...
Completion time: 0.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 59 - Running
XST synthesis
INSTANCE:mb_plb - /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs
line 75 - Running XST synthesis
INSTANCE:ilmb - /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs
line 82 - Running XST synthesis
INSTANCE:dlmb - /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs
line 89 - Running XST synthesis
INSTANCE:dlmb_cntlr -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 96 - Running
XST synthesis
INSTANCE:ilmb_cntlr -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 105 - Running
XST synthesis
INSTANCE:lmb_bram - /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs
line 114 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 121 - Running
XST synthesis
INSTANCE:leds_8bit -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 136 - Running
XST synthesis
INSTANCE:push_buttons -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 149 - Running
XST synthesis
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 163 - Running
XST synthesis
INSTANCE:ethernet_mac -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 177 - Running
XST synthesis
INSTANCE:spi_flash -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 198 - Running
XST synthesis
INSTANCE:ddr2_sdram -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 215 - Running
XST synthesis
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 250 - Running
XST synthesis
INSTANCE:xps_timer_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 262 - Running
XST synthesis
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 273 - Running
XST synthesis
INSTANCE:mdm_0 - /home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs
line 298 - Running XST synthesis
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 311 - Running
XST synthesis
INSTANCE:xps_intc_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 324 - Running
XST synthesis
Running NGCBUILD ...
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 121 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3sd1800afg676-4 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/rs232_uart_1_w
rapper/rs232_uart_1_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../rs232_uart_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...
NGCBUILD done.
IPNAME:ethernet_mac_wrapper INSTANCE:ethernet_mac -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 177 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3sd1800afg676-4 -intstyle silent -uc ethernet_mac_wrapper.ucf -sd ..
ethernet_mac_wrapper.ngc ../ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/ethernet_mac_w
rapper/ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa "ethernetlite_v1_01_b_dmem_v2.edn"
"ethernetlite_v1_01_b_dmem_v2.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "ethernetlite_v1_01_b_dmem_v2.ngo"...
Loading design module
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/ethernet_mac_w
rapper/ethernetlite_v1_01_b_dmem_v2.ngo"...
Applying constraints in "ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   3 sec
Writing NGCBUILD log file "../ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 215 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3sd1800afg676-4 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/ddr2_sdram_wra
pper/ddr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 273 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3sd1800afg676-4 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/clock_generato
r_0_wrapper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 324 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc3sd1800afg676-4 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/xps_intc_0_wra
pper/xps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 550.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.5 - ngcbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/11.5/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/synthesis/system.ngc" ...
Loading design module "../implementation/microblaze_0_wrapper.ngc"...
Loading design module "../implementation/mb_plb_wrapper.ngc"...
Loading design module "../implementation/ilmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_wrapper.ngc"...
Loading design module "../implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module "../implementation/lmb_bram_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/push_buttons_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/spi_flash_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/mdm_0_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  11 sec
Total CPU time to NGCBUILD completion:   11 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc3sd1800afg676-4 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.5 - Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc3sd1800afg676-4 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
.... Copying flowfile /opt/Xilinx/11.5/ISE/xilinx/data/fpga.flw into working
directory /home/aalonso/workspace/microblaze/mb-spartan1800/implementation 
Using Flow File:
/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/microblaze/mb-spartan1800/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc3sd1800afg676-4 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc3sd1800afg676-4 -nt timestamp -bm system.bmm
/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/microblaze/mb-spartan1800/implementation/system.ngc"
...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM = PERIOD
   "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK0_DCM"
   TS_sys_clk_pin HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLK90: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLK90_DCM"
   TS_sys_clk_pin PHASE 2 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance DCM_SP. The following new
   TNM groups and period specifications were generated at the DCM_SP output(s): 
   CLKDV: <TIMESPEC
   TS_clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM =
   PERIOD "clock_generator_0_clock_generator_0_Using_DCM0_DCM0_INST_CLKDV_DCM"
   TS_sys_clk_pin / 2 HIGH 50%>
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" IOB = TRUE;>
   [system.ucf(381)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/dqs_div\/dqs_rst_iob IOB = FORCE> is overridden on the design
   object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"           IOB =
   TRUE;> [system.ucf(418)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_cke[0].cke_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_cke[0].cke_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_cke[*].cke_
   iob"    IOB = TRUE;> [system.ucf(424)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[1].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[1].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"    IOB = TRUE;> [system.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_ba[0].ba_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_ba[0].ba_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_ba[*].ba_io
   b"    IOB = TRUE;> [system.ucf(420)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[12].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs
/controll
   er_iobs/gen_addr[12].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[11].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[11].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[10].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[10].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[9].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[9].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[8].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[8].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[7].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[7].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[6].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[6].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[5].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[5].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[4].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[4].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[3].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[3].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[2].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[2].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[1].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[1].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/gen_addr[0].addr_iob IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/gen_addr[0].addr_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/gen_addr[*].add
   r_iob"  IOB = TRUE;> [system.ucf(419)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/cas_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/cas_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/cas_iob"   IOB
   = TRUE;> [system.ucf(422)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/ras_iob IOB = FORCE> is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/ras_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/ras_iob"   IOB
   = TRUE;> [system.ucf(421)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/controller_iobs\/we_iob IOB = FORCE> is overridden on the
   design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/controll
   er_iobs/we_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/controller_iobs/we_iob"    IOB
   = TRUE;> [system.ucf(423)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[0].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[0].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[1].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[1].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[2].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[2].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[3].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[3].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[4].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[4].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[5].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[5].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[6].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[6].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[7].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[7].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[8].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[8].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[9].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[9].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[10].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[10].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[11].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[11].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[12].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[12].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[13].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[13].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[14].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[14].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[15].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[15].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[16].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[16].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[17].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[17].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[18].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[18].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[19].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[19].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[20].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[20].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[21].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[21].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[22].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[22].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[23].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[23].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[24].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[24].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[25].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[25].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[26].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[26].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[27].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[27].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[28].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[28].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[29].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[29].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[30].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[30].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dq[31].dq_iob\/DQ_T IOB = FORCE> is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dq[31].dq_iob/DQ_T by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dq[*].dq_iob*
   "  IOB = TRUE;> [system.ucf(417)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[0].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[0].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[1].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[1].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[2].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[2].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST: UniqueName:
   /system/EXPANDED/system/DDR2_SDRAM/DDR2_SDRAM\/mpmc_core_0\/gen_s3_ddr2_phy.m
   pmc_phy_if_0\/iobs\/datapath_iobs\/gen_dqs[3].dqs_iob\/dqs_en_reg IOB =
   FORCE> is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath
   _iobs/gen_dqs[3].dqs_iob/dqs_en_reg by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/iobs/datapath_iobs/gen_dqs[*].dqs_io
   b*"  IOB = TRUE;> [system.ucf(416)].
WARNING:NgdBuild:1012 - The constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob" IOB = TRUE;>
   [system.ucf(381)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_div/dqs_r
   st_iob by the constraint <INST
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_div/dqs_rst_iob"           IOB =
   TRUE;> [system.ucf(418)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<3> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<2> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<1> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*" 	MAXDELAY =
   661ps;> [system.ucf(389)] is overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_int_delay
   _in<0> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/dqs_int_delay_in*"  MAXDELAY =
   700ps;> [system.ucf(437)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay2 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay3 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay4 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay5 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*/delay*"        MAXDELAY = 200ps;> [system.ucf(395)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/.rst_dqs_div_delayed/delay1 by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller*rst_d
   qs_div_delayed*"         MAXDELAY = 3000ps;> [system.ucf(435)].
WARNING:NgdBuild:1012 - The constraint <NET
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller/rst_d
   qs_div"            		MAXDELAY = 3007ps;> [system.ucf(398)] is overridden on
   the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read_controller/rst_dqs_div by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/data_read_controller/rst_d
   qs_div"        MAXDELAY = 3000ps;> [system.ucf(434)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<3> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<3> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<2> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<2> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<1> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<1> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_1_wr_en<0> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
WARNING:NgdBuild:1012 - The constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
                                MAXDELAY = 3007ps;> [system.ucf(399)] is
   overridden on the design object
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/fif
   o_0_wr_en<0> by the constraint <NET 
   "*/mpmc_core_0/gen_s3_ddr*.mpmc_phy_if_0/data_path/fifo*_wr_en<*>"           
     MAXDELAY = 2000ps;> [system.ucf(436)].
Done...
Checking Partitions ...
Processing BMM file ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/COLLISION_SYNC' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHME
   NT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU10'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU15'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU20'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU25'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU30'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU35'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU130'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU237'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU10'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU15'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU20'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU25'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU30'
   has unconnected output pin
WARNING:NgdBuild
:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU35'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU130'
   has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU237'
   has unconnected output pin
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[3].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[2].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[1].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "DIFF_TERM" is not allowed on symbol
   "DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/iobs/datapath_iobs/gen_
   dqs[0].dqs_iob/dqs_no_sim.diff_dqs.iobuf_dqs" of type "IOBUFDS".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N60' has no driver
WARNING:NgdBuild:452 - logical net 'N61' has no driver
WARNING:NgdBuild:452 - logical net 'N62' has no driver
WARNING:NgdBuild:452 - logical net 'N63' has no driver
WARNING:NgdBuild:452 - logical net 'N64' has no driver
WARNING:NgdBuild:452 - logical net 'N65' has no driver
WARNING:NgdBuild:452 - logical net 'N66' has no driver
WARNING:NgdBuild:452 - logical net 'N67' has no driver
WARNING:NgdBuild:452 - logical net 'N68' has no driver
WARNING:NgdBuild:452 - logical net 'N69' has no driver
WARNING:NgdBuild:452 - logical net 'N70' has no driver
WARNING:NgdBuild:452 - logical net 'N71' has no driver
WARNING:NgdBuild:452 - logical net 'N72' has no driver
WARNING:NgdBuild:452 - logical net 'N73' has no driver
WARNING:NgdBuild:452 - logical net 'N74' has no driver
WARNING:NgdBuild:452 - logical net 'N75' has no driver
WARNING:NgdBuild:452 - logical net 'N76' has no driver
WARNING:NgdBuild:452 - logical net 'N77' has no driver
WARNING:NgdBuild:452 - logical net 'N78' has no driver
WARNING:NgdBuild:452 - logical net 'N79' has no driver
WARNING:NgdBuild:452 - logical net 'N80' has no driver
WARNING:NgdBuild:452 - logical net 'N81' has no driver
WARNING:NgdBuild:452 - logical net 'N82' has no driver
WARNING:NgdBuild:452 - logical net 'N83' has no driver
WARNING:NgdBuild:452 - logical net 'N84' has no driver
WARNING:NgdBuild:452 - logical net 'N85' has no driver
WARNING:NgdBuild:452 - logical net 'N86' has no driver
WARNING:NgdBuild:452 - logical net 'N87' has no driver
WARNING:NgdBuild:452 - logical net 'N88' has no driver
WARNING:NgdBuild:452 - logical net 'N89' has no driver
WARNING:NgdBuild:452 - logical net 'N90' has no driver
WARNING:NgdBuild:452 - logical net 'N91' has no driver
WARNING:NgdBuild:452 - logical net 'N92' has no driver
WARNING:NgdBuild:452 - logical net 'N93' has no driver
WARNING:NgdBuild:452 - logical net 'N94' has no driver
WARNING:NgdBuild:452 - logical net 'N95' has no driver
WARNING:NgdBuild:452 - logical net 'N96' has no driver
WARNING:NgdBuild:452 - logical net 'N97' has no driver
WARNING:NgdBuild:452 - logical net 'N98' has no driver
WARNING:NgdBuild:452 - logical net 'N99' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 189
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  18 sec
Total CPU time to NGDBUILD completion:  1 min  16 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3sd1800afg676-4".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/11.5/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:54 - 'xc3sd1800a' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for WebPack expires
in 24 days after which you will not qualify for Xilinx software updates or new
releases.
----------------------------------------------------------------------
WARNING:LIT:243 - Logical network N60 has no load.
WARNING:LIT:243 - Logical network N61 has no load.
WARNING:LIT:243 - Logical network N62 has no load.
WARNING:LIT:243 - Logical network N63 has no load.
WARNING:LIT:243 - Logical network N64 has no load.
WARNING:LIT:243 - Logical network N65 has no load.
WARNING:LIT:243 - Logical network N66 has no load.
WARNING:LIT:243 - Logical network N67 has no load.
WARNING:LIT:243 - Logical network N68 has no load.
WARNING:LIT:243 - Logical network N69 has no load.
WARNING:LIT:243 - Logical network N70 has no load.
WARNING:LIT:243 - Logical network N71 has no load.
WARNING:LIT:243 - Logical network N72 has no load.
WARNING:LIT:243 - Logical network N73 has no load.
WARNING:LIT:243 - Logical network N74 has no load.
WARNING:LIT:243 - Logical network N75 has no load.
WARNING:LIT:243 - Logical network N76 has no load.
WARNING:LIT:243 - Logical network N77 has no load.
WARNING:LIT:243 - Logical network N78 has no load.
WARNING:LIT:243 - Logical network N79 has no load.
WARNING:LIT:243 - Logical network N80 has no load.
WARNING:LIT:243 - Logical network N81 has no load.
WARNING:LIT:243 - Logical network N82 has no load.
WARNING:LIT:243 - Logical network N83 has no load.
WARNING:LIT:243 - Logical network N84 has no load.
WARNING:LIT:243 - Logical network N85 has no load.
WARNING:LIT:243 - Logical network N86 has no load.
WARNING:LIT:243 - Logical network N87 has no load.
WARNING:LIT:243 - Logical network N88 has no load.
WARNING:LIT:243 - Logical network N89 has no load.
WARNING:LIT:243 - Logical network N90 has no load.
WARNING:LIT:243 - Logical network N91 has no load.
WARNING:LIT:243 - Logical network N92 has no load.
WARNING:LIT:243 - Logical network N93 has no load.
WARNING:LIT:243 - Logical network N94 has no load.
WARNING:LIT:243 - Logical network N95 has no load.
WARNING:LIT:243 - Logical network N96 has no load.
WARNING:LIT:243 - Logical network N97 has no load.
WARNING:LIT:243 - Logical network N98 has no load.
WARNING:LIT:243 - Logical network N99 has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<0> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<1> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<2> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<3> has no load.
WARNING:LIT:243 - Logical network fpga_0_SPI_FLASH_SS_pin_I<4> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<10> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<11> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<12> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<13> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<14> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<15> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<1> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<2> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<30> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<31> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<3> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<4> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<5> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<6> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<7> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<8> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ABus<9> has no load.
WARNING:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
WARNING:LIT:243 - Logical network mb
_plb_PLB_MRdDBus<101> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
WARNING:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
WARNING:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has
   no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Write has no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
WARNING:LIT:243 - Logical network microblaze_0/Trace_Reg_Addr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/wb_pid_i<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<0> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<1> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<2> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<3> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<4> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<5> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<6> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<7> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<8> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<9> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<10> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<11> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<12> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<13> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<14> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<15> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<16> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<17> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<18> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<19> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<20> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<21> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<22> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<23> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<24> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<25> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<26> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<27> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<28> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<29> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<30> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Address<31> has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO28/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO27/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO26/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO25/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO24/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO23/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO21/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO20/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO22/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO19/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO18/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO16/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO15/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO17/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO14/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO13/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO11/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO10/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO12/SP
   O has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO9/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO8/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO6/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO5/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO7/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO4/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO3/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.MMU_I/Using_TLBS.DTLB_I/Mram_TLBLO2/SPO
   has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le2/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le1/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le3/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le4/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le5/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le6/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le7/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le8/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le11/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le9/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le10/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le12/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le13/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le16/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le14/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le15/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le17/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le18/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le21/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le19/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le20/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le22/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le23/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le24/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le25/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le26/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le27/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le30/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le28/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le29/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le31/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le32/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le35/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le33/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le34/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le36/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le37/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le40/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le38/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le39/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le41/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le42/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le43/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le44/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le45/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le46/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le49/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le47/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le48/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le50/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le51/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le54/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le52/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le53/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le55/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le56/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le59/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le57/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le58/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le60/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le61/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le62/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le63/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le64/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_11/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_12/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_13/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_14/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_15/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_16/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_19/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_17/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_18/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_110/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_111/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_114/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_112/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_113/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_115/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_116/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_119/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_117/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_118/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_120/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_121/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_122/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_123/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_124/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_125/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_128/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_126/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_127/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_129/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_130/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_131/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_132/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_133/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_134/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_137/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_135/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_136/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_138/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_139/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_140/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_141/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_142/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_143/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_146/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_144/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_145/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_147/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_148/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_151/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_149/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_150/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_152/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_153/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_156/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_154/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_155/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_157/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_158/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_159/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_160/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_161/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_162/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_163/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren_164/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren1/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren2/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren3/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren6/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren4/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren5/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren7/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren8/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren9/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren10/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren11/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren12/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren15/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren13/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren14/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren16/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren17/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren18/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren19/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren20/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren21/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren24/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren22/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren23/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren25/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren26/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren29/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren27/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren28/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren30/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren31/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren34/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren32/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren33/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren35/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren36/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren37/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren38/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren39/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren40/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren43/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren41/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren42/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren44/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren45/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren48/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren46/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren47/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren49/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren50/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren53/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren51/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren52/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren54/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren55/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren56/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren57/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren58/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren59/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren62/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren60/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren61/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren63/SPO has no load.
WARNING:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Mram_Reg_Fi
   le_ren64/SPO has no load.
WARNING:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SrdDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrBTerm has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_SwrDAck has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/PLB_Sssize<1> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   Push_Buttons/Push_Buttons/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<0> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<1> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<2> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<3> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<4> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<5> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<6> has no load.
WARNING:LIT:243 - Logical network
   DIP_Switches_8Bit/DIP_Switches_8Bit/gpio_core_1/gpio_Data_Out<7> has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].MUXC
   Y_I/LO has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/XPS_IPIF_I/PLBV46_BURST_I/I_SLAVE_ATTACHMEN
   T/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].MUXCY
   _I/LO has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/rd_ack
   has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/dout<1>
   has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU123/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU126/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU230/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/BU233/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU123/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU126/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU230/L
   O has no load.
WARNING:LIT:243 - Logical network
   Ethernet_MAC/Ethernet_MAC/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/BU233/L
   O has no load.
WARNING:LIT:243 - Logical network
   SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITH_FIFOS.I_RECEIVE_FIFO/Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   SPI_FLASH/SPI_FLASH/MAP_SIGNALS_AND_REG_WITH_FIFOS.I_TRANSMIT_FIFO/Addr_Count
   ers[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has
   no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[3].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[2].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[1].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0_n/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[7]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[6]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[5]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0
/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[4]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[3]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[2]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[1]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dat
   a_read/gen_data[0].gen_data_ram.strobe0/gen_data[0]..u_fifo_bit/SPO has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network mdm_0/Interrupt has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
WARNING:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
WARNING:LIT:243 - Logical network mdm_0/bscan_sel1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fpga_0_Ethernet_MAC_PHY_col_pin connected to top
   level port fpga_0_Ethernet_MAC_PHY_col_pin has been removed.
WARNING:LIT:176 - Clock buffer is designated to drive clock loads. BUFGMUX
   symbol
   "physical_group_clk_125_0000MHzDCM0/clock_generator_0/clock_generator_0/Using
   _DCM0.DCM0_INST/Using_BUFG_for_CLK0.CLK0_BUFG_INST" (output
   signal=clk_125_0000MHzDCM0) has a mix of clock and non-clock loads. The
   non-clock loads are:
   Pin I0 of
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infrastructur
   e/cal_top/tap_dly/gen_no_sim.l0
Writing file system_map.ngm...
Running directed packing...
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
WARNING:Pack:1542 - The register
   SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV has the property
   IOB=TRUE, but was not packed into the output side of an I/O component. The
   output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
   The output register symbol
   "SPI_FLASH/SPI_FLASH/I_SPI_MODULE/SPI_TRISTATE_CONTROL_IV" has loads outside
   the I/O component.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 37 secs 
Total CPU  time at the beginning of Placer: 33 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:fb2d5ad3) REAL time: 44 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SPI_FLASH_SS_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SPI_FLASH_SS_pin<0>   IOSTANDARD = LVCMOS25
Phase 2.7  Design Feasibility Check (Checksum:fb2d5ad3) REAL time: 44 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:b9257963) REAL time: 44 secs 
Phase 4.2  Initial Clock and IO Placement
Phase 4.2  Initial Clock and IO Placement (Checksum:7c2276b) REAL time: 51 secs 
Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:7c2276b) REAL time: 51 secs 
Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:7c2276b) REAL time: 51 secs 
Phase 7.8  Global Placement
...
......
.....
.....
.
...........
...............
.................
..........
...............................
.......
......
.........
............
..........
.............
.............
..........
............
..............
............
................
.....................
.
...............
........
..............
..................................
.....................................
...................................
.......
...
..............
Phase 7.8  Global Placement (Checksum:7987e4a8) REAL time: 2 mins 20 secs 
Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7987e4a8) REAL time: 2 mins 20 secs 
Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:d2ca3b99) REAL time: 4 mins 14 secs 
Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:d2ca3b99) REAL time: 4 mins 15 secs 
Total REAL time to Placer completion: 4 mins 17 secs 
Total CPU  time to Placer completion: 4 mins 7 secs 
Running post-placement packing...
Design Summary:
Number of errors:      0
Number of warnings:  673
Logic Utilization:
  Number of Slice Flip Flops:         5,924 out of  33,280   17%
  Number of 4 input LUTs:             6,787 out of  33,280   20%
Logic Distribution:
  Number of occupied Slices:          6,290 out of  16,640   37%
    Number of Slices containing only related logic:   6,290 out of   6,290 100%
    Number of Slices containing unrelated logic:          0 out of   6,290   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       7,013 out of  33,280   21%
    Number used as logic:             6,087
    Number used as a route-thru:        226
    Number used as 16x1 RAMs:             4
    Number used for Dual Port RAMs:     588
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     108
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                120 out of     519   23%
    IOB Flip Flops:                      54
    IOB Master Pads:                      6
    IOB Slave Pads:                       6
  Number of ODDR2s used:                 48
    Number of DDR_ALIGNMENT = NONE       48
    Number of DDR_ALIGNMENT = C0          0
    Number of DDR_ALIGNMENT = C1          0
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of DCMs:                         1 out of       8   12%
  Number of BSCANs:                       1 out of       1  100%
  Number of DSP48As:                      3 out of      84    3%
  Number of RAMB16BWERs:                 40 out of      84   47%
  Number of BSCAN_SPARTAN3As:             1 out of       1  100%
  Number of RPM macros:            1
Average Fanout of Non-Clock Nets:                3.50
Peak Memory Usage:  935 MB
Total REAL time to MAP completion:  4 mins 27 secs 
Total CPU time to MAP completion:   4 mins 17 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>
Loading device for application Rf_Device from file '3sd1800a.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4
Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:67 - XILINXD_LICENSE_FILE is set to '/opt/Xilinx/11.5/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:54 - 'xc3sd1800a' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for WebPack expires in 24 days after which you will not
qualify for Xilinx software updates or new releases.
----------------------------------------------------------------------
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)
INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or runtime issues it may help to consolidate
   some of these constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
Device speed data version:  "PRODUCTION 1.33 2010-02-13".
Design Summary Report:
 Number of External IOBs                         120 out of 519    23%
   Number of External Input IOBs                 26
      Number of External Input IBUFs             26
        Number of LOCed External Input IBUFs     26 out of 26    100%
   Number of External Output IOBs                52
      Number of External Output DIFFMLRs          2
        Number of LOCed External Output DIFFMLRs    2 out of 2     100%
      Number of External Output DIFFSLRs          2
        Number of LOCed External Output DIFFSLRs    2 out of 2     100%
      Number of External Output IOBs             43
        Number of LOCed External Output IOBs     43 out of 43    100%
      Number of External Output IOBLRs            5
        Number of LOCed External Output IOBLRs    5 out of 5     100%
   Number of External Bidir IOBs                 42
      Number of External Bidir DIFFMLRs           4
        Number of LOCed External Bidir DIFFMLRs    4 out of 4     100%
      Number of External Bidir DIFFSLRs           4
        Number of LOCed External Bidir DIFFSLRs    4 out of 4     100%
      Number of External Bidir IOBs               2
        Number of LOCed External Bidir IOBs       2 out of 2     100%
      Number of External Bidir IOBLRs            32
        Number of LOCed External Bidir IOBLRs    32 out of 32    100%
   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        4 out of 24     16%
   Number of DCMs                            1 out of 8      12%
   Number of DSP48As                         3 out of 84      3%
   Number of RAMB16BWERs                    40 out of 84     47%
   Number of Slices                       6290 out of 16640  37%
      Number of SLICEMs                    419 out of 8320    5%
   Number of LOCed Slices                  125 out of 6290    1%
      Number of LOCed SLICEMs               83 out of 419    19%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 
WARNING:Par:288 - The signal ilmb_LMB_ABus<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ilmb_LMB_ABus<14> has no load.  PAR will not attempt to route this signal.
Starting Router
Phase  1  : 43265 unrouted;      REAL time: 26 secs 
Phase  2  : 36781 unrouted;      REAL time: 28 secs 
Phase  3  : 12054 unrouted;      REAL time: 39 secs 
Phase  4  : 12106 unrouted; (Setup:0, Hold:171, Component Switching Limit:0)     REAL time: 1 mins 28 secs 
Phase  5  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 33 secs 
Updating file: system.ncd with current fully routed design.
Phase  6  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 43 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 48 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 50 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 54 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 56 secs 
Phase 11  : 0 unrouted; (Setup:0, Hold:333, Component Switching Limit:0)     REAL time: 2 mins 56 secs 
Phase 12  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 
Phase 13  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 7 secs 
WARNING:Route:455 - CLK Net:clk_125_0000MHzDCM0 may have excessive skew because 
      0 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_clk_1_sys_clk_pin_IBUFG may have excessive skew because 
      1 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:mdm_0/Dbg_Update_1 may have excessive skew because 
      6 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF may have excessive skew because 
      13 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
Total REAL time to Router completion: 3 mins 8 secs 
Total CPU time to Router completion: 3 mins 6 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
WARNING:ParHelpers:81 - 
   The following Clock signals have USELOWSKEWLINES constraint
   specified. The router was not able to completely route using
   the LOW SKEW resources. Check the timing report to verify the
   delay and skew for this net.
Net Name: fpga_0_Ethernet_MAC_PHY_rx_clk_pin_IBUF
Net Name: fpga_0_Ethernet_MAC_PHY_tx_clk_pin_IBUF
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|      clk_62_5000MHz | BUFGMUX_X2Y11| No   | 4080 |  0.339     |  1.799      |
+---------------------+--------------+------+------+------------+-------------+
| clk_125_0000MHzDCM0 | BUFGMUX_X1Y11| No   |  797 |  0.286     |  1.750      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_1 |  BUFGMUX_X1Y0| No   |  162 |  0.204     |  1.664      |
+---------------------+--------------+------+------+------------+-------------+
|clk_125_0000MHz90DCM |              |      |      |            |             |
|                   0 | BUFGMUX_X1Y10| No   |  316 |  0.296     |  1.765      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_rx_clk_pin_IBUF |         Local|      |   22 |  0.225     |  2.457      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
| PHY_tx_clk_pin_IBUF |         Local|      |   21 |  1.313     |  3.223      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<3> |         Local|      |   11 |  0.029     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<2> |         Local|      |   11 |  0.044     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<1> |         Local|      |   11 |  0.064     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col0<0> |         Local|      |   11 |  0.018     |  0.465      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_clk_1_sys_clk |              |      |      |            |             |
|          _pin_IBUFG |         Local|      |    5 |  0.114     |  2.593      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |  
           |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<3> |         Local|      |   11 |  0.029     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<2> |         Local|      |   11 |  0.044     |  0.481      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<1> |         Local|      |   11 |  0.064     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_s3 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/data_path/dqs_de |              |      |      |            |             |
|       layed_col1<0> |         Local|      |   11 |  0.018     |  0.465      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_1 |         Local|      |   32 |  2.767     |  5.265      |
+---------------------+--------------+------+------+------------+-------------+
|RS232_Uart_1_Interru |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  0.895      |
+---------------------+--------------+------+------+------------+-------------+
|Ethernet_MAC_IP2INTC |              |      |      |            |             |
|               _Irpt |         Local|      |    1 |  0.000     |  1.822      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.114      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay2"  
       MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.004ns|     0.186ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay2"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.005ns|     0.460ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<7>"         |             |            |            |        |            
   MAXDELAY = 0.465 ns                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.025ns|     0.165ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay1"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.035ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay5"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.067ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<23>"        |             |            |            |        |            
    MAXDELAY = 0.465 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.067ns|     0.398ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/infra |             |            |            |        |            
  structure/cal_top/tap_dly/tap<15>"        |             |            |            |        |            
    MAXDELAY = 0.465 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.069ns|     0.121ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay3"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.072ns|     0.396ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_d |             |            |            |        |            
  iv_rst"         MAXDELAY = 0.468 ns       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[1]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[0]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[2]..u_d |             |            |            |        |            
  qs_delay_col0/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.085ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/gen_dqs[3]..u_d |             |            |            |        |            
  qs_delay_col1/delay4"         MAXDELAY =  |             |            |            |        |            
  0.19 ns                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.124ns|    15.876ns|       0|           0
  ing_DCM0_DCM0_INST_CLKDV_DCM = PERIOD     | HOLD        |     0.601ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  DV_DCM"         TS_sys_clk_pin / 2 HIGH 5 |             |            |            |        |            
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.159ns|     0.541ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<0>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.171ns|     0.529ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<2>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.184ns|     0.516ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<3>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.184ns|     0.516ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/dqs_i |             |            |            |        |            
  nt_delay_in<1>"         MAXDELAY = 0.7 ns |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.224ns|     7.552ns|       0|           0
  ing_DCM0_DCM0_INST_CLK90_DCM = PERIOD     | HOLD        |     0.903ns|            |       0|           0
       TIMEGRP         "clock_generator_0_c |             |            |            |        |            
  lock_generator_0_Using_DCM0_DCM0_INST_CLK |             |            |            |        |            
  90_DCM"         TS_sys_clk_pin PHASE 2 ns |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_Us | SETUP       |     0.277ns|     7.630ns|       0|           0
  ing_DCM0_DCM0_INST_CLK0_DCM = PERIOD      | HOLD        |     0.521ns|            |       0|           0
      TIMEGRP         "clock_generator_0_cl |             |            |            |        |            
  ock_generator_0_Using_DCM0_DCM0_INST_CLK0 |             |            |            |        |            
  _DCM"         TS_sys_clk_pin HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.408ns|     1.592ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.696ns|     1.304ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<1>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.710ns|     1.290ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<2>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.736ns|     1.264ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.783ns|     1.217ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<0>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     0.873ns|     1.127ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<3>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.037ns|     0.963ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_1_wr_en<2>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.207ns|     0.793ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/fifo_0_wr_en<3>"         MAXDELAY =  |             |            |            |        |            
  2 ns                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     1.593ns|     1.407ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/rst_dqs_div"    |             |            |            |        |            
        MAXDELAY = 3 ns                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.845ns|     0.155ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay3"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.895ns|     0.105ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay2"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.926ns|     0.074ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay5"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.954ns|     0.046ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay4"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     2.956ns|     0.044ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read_controller/.rst_dqs_div_de |             |            |            |        |            
  layed/delay1"         MAXDELAY = 3 ns     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.809ns|     3.191ns|       0|           0
  pin" 125 MHz HIGH 50%                     | HOLD        |     0.936ns|            |       0|           0
                                            | MINLOWPULSE |     3.200ns|     4.800ns|       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     3.856ns|     2.534ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.031ns|     2.359ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.136ns|     2.254ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.224ns|     2.166ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.232ns|     2.158ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.257ns|     2.133ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | NETSKEW     |     4.305ns|     1.695ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.351ns|     2.039ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.433ns|     1.957ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.452ns|     1.938ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.476ns|     1.914ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.570ns|     1.820ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.579ns|     1.811ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.581ns|     1.809ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.585ns|     1.805ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.609ns|     1.781ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.643ns|     1.747ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.692ns|     1.698ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.697ns|     1.693ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.703ns|     1.687ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.723ns|     1.667ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<2><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.773ns|     1.617ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<2><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.825ns|     1.565ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.837ns|     1.553ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.838ns|     1.552ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<0><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.841ns|     1.549ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.850ns|     1.540ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.878ns|     1.512ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<3><2>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.889ns|     1.501ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.909ns|     1.481ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<3><0>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.942ns|     1.448ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_1_wr_addr_out<1><1>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.945ns|     1.445ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<1><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY    |     4.949ns|     1.441ns|       0|           0
  ore_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_ |             |            |            |        |            
  path/data_read/fifo_0_wr_addr_out<0><3>"  |             |            |            |        |            
          MAXDELAY = 6.39 ns                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | MAXDELAY    |     5.313ns|     4.687ns|       0|           0
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |             |            |            |        |            
  IMEGRP "PADS" 10 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | NETSKEW     |     5.329ns|     0.671ns|       0|           0
  BUF" MAXSKEW = 6 ns                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  OFFSET = IN 6 ns BEFORE COMP "fpga_0_Ethe | SETUP       |     6.401ns|    -0.401ns|       0|           0
  rnet_MAC_PHY_rx_clk_pin"                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_I | SETUP       |     9.417ns|    13.094ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.753ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_I | SETUP       |    17.692ns|    12.781ns|       0|           0
  BUF" PERIOD = 40 ns HIGH 14 ns            | HOLD        |     0.321ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |      8.000ns|      4.800ns|      7.938ns|            0|            0|            3|      5422890|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.630ns|          N/A|            0|            0|         5407|            0|
| erator_0_Using_DCM0_DCM0_INST_|             |             |             |             |             |             |             |
| CLK0_DCM                      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.552ns|          N/A|            0|            0|          971|            0|
| erator_0_Using_DCM0_DCM0_INST_|             |             |             |             |             |             |             |
| CLK90_DCM                     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.876ns|          N/A|            0|            0|      5416512|            0|
| erator_0_Using_DCM0_DCM0_INST_|             |             |             |             |             |             |             |
| CLKDV_DCM                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 17 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 3 mins 15 secs 
Total CPU time to PAR completion: 3 mins 13 secs 
Peak Memory Usage:  624 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 24
Number of info messages: 1
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Loading device for application Rf_Device from file '3sd1800a.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4
INFO:Timing:2802 - Read 104 constraints.  If you are experiencing memory or
   runtime issues it may help to consolidate some of these constraints.  For
   more details please do a search for "timing:2802" at
   http://www.xilinx.com/support.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3sd1800a,-4 (PRODUCTION 1.33 2010-02-13)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 5423132 paths, 96 nets, and 40458 connections
Design statistics:
   Minimum period:  15.876ns (Maximum frequency:  62.988MHz)
   Maximum path delay from/to any node:   4.687ns
   Maximum net delay:   2.534ns
   Maximum net skew:   1.695ns
Analysis completed Mon Apr  5 21:01:53 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 0
Number of info messages: 3
Total time: 25 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/11.5/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.5 - Bitgen L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</opt/Xilinx/11.5/EDK/spartan3adsp/data/spartan3adsp.acd> with local file
</opt/Xilinx/11.5/ISE/spartan3adsp/data/spartan3adsp.acd>
Loading device for application Rf_Device from file '3sd1800a.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc3sd1800a, package fg676, speed -4
Opened constraints file system.pcf.
Mon Apr  5 21:02:03 2010
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_0' updated to placement 'RAMB16_X1Y17' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_1' updated to placement 'RAMB16_X2Y20' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_2' updated to placement 'RAMB16_X1Y16' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_3' updated to placement 'RAMB16_X1Y15' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_4' updated to placement 'RAMB16_X2Y19' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_5' updated to placement 'RAMB16_X2Y16' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_6' updated to placement 'RAMB16_X1Y14' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_7' updated to placement 'RAMB16_X2Y21' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_8' updated to placement 'RAMB16_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_9' updated to placement 'RAMB16_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_10' updated to placement 'RAMB16_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_11' updated to placement 'RAMB16_X1Y13' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_12' updated to placement 'RAMB16_X2Y17' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_13' updated to placement 'RAMB16_X2Y15' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_14' updated to placement 'RAMB16_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_15' updated to placement 'RAMB16_X2Y14' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_16' updated to placement 'RAMB16_X3Y12' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_17' updated to placement 'RAMB16_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_18' updated to placement 'RAMB16_X3Y13' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_19' updated to placement 'RAMB16_X1Y12' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_20' updated to placement 'RAMB16_X2Y18' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_21' updated to placement 'RAMB16_X2Y12' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_22' updated to placement 'RAMB16_X1Y11' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_23' updated to placement 'RAMB16_X2Y10' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_24' updated to placement 'RAMB16_X3Y9' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_25' updated to placement 'RAMB16_X2Y9' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_26' updated to placement 'RAMB16_X2Y5' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_27' updated to placement 'RAMB16_X1Y10' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_28' updated to placement 'RAMB16_X2Y7' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_29' updated to placement 'RAMB16_X2Y8' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_30' updated to placement 'RAMB16_X2Y6' from design.
INFO:Data2MEM:100 - BRAM 'lmb_bram/lmb_bram/ramb16bwer_31' updated to placement 'RAMB16_X3Y8' from design.
Running DRC.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<3> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<2> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col0<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<3> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<2> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<1> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_s3_ddr2_phy.mpmc_phy_if_0/data_path/dqs
   _delayed_col1<0> is sourced by a combinatorial pin. This is not good design
   practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<10>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<30>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<31>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<4>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<5>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<6>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<2>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<15>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<7>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<12>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<13>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<1>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<8>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<9>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<11>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <ilmb_LMB_ABus<14>> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 25 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'/opt/Xilinx/11.5/EDK/data/core_licenses' in /home/aalonso/.flexlmrc.
INFO:Security:54 - 'xc3sd1800a' is a WebPack part.
WARNING:Security:42 - Your license support version '2010.04' for WebPack expires
in 24 days after which you will not qualify for Xilinx software updates or new
releases.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Mon Apr  5 21:03:42 2010
 make -f system.make program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3sd1800afg676-4  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc3sd1800afg676-4 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 75 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 82 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 89 - 1
master(s) : 1 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 229 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - Ethernet_MAC
  - LEDs_8Bit
  - Push_Buttons
  - RS232_Uart_1
  - SPI_FLASH
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - xps_intc_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: microblaze_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
Compiling lldma
Compiling standalone
Compiling mpmc
Compiling gpio
Compiling emaclite
Compiling uartlite
Compiling spi
Compiling intc
Compiling wdttb
Compiling tmrctr
Compiling cpu
Running execs_generate.
mb-gcc -O2 TestApp_Memory_microblaze_0/src/TestApp_Memory.c  -o TestApp_Memory_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -Wl,-T -Wl,TestApp_Memory_microblaze_0/src/TestApp_Memory_LinkScr.ld  -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Memory_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   5206	    440	   6186	  11832	   2e38	TestApp_Memory_microblaze_0/executable.elf
mb-gcc -O2 TestApp_Peripheral_microblaze_0/src/TestApp_Peripheral.c TestApp_Peripheral_microblaze_0/src/xintc_tapp_example.c TestApp_Peripheral_microblaze_0/src/xgpio_tapp_example.c TestApp_Peripheral_microblaze_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_microblaze_0/src/xemaclite_polled_example.c TestApp_Peripheral_microblaze_0/src/xemaclite_intr_example.c TestApp_Peripheral_microblaze_0/src/xemaclite_example_util.c TestApp_Peripheral_microblaze_0/src/xspi_selftest_example.c TestApp_Peripheral_microblaze_0/src/xspi_intr_example.c TestApp_Peripheral_microblaze_0/src/xwdttb_selftest_example.c TestApp_Peripheral_microblaze_0/src/xwdttb_intr_example.c TestApp_Peripheral_microblaze_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_microblaze_0/src/xtmrctr_intr_example.c TestApp_Peripheral_microblaze_0/src/xuartlite_selftest_example.c  -o TestApp_Peripheral_microblaze_0/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.20.d  -Wl,-T -Wl,TestApp_Peripheral_microblaze_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral_microblaze_0/src/  -L./microblaze_0/lib/  \
	  
mb-size TestApp_Peripheral_microblaze_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  34606	    592	  20106	  55304	   d808	TestApp_Peripheral_microblaze_0/executable.elf


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/microblaze/mb-spartan1800/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/microblaze/mb-spartan1800/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Saved MSS File.

Saved MSS File.

At Local date and time: Mon Apr  5 21:23:04 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc3sd1800afg676-4  -msg __xps/ise/xmsgprops.lst  system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc3sd1800afg676-4 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 75 - 2
master(s) : 11 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 82 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/aalonso/workspace/microblaze/mb-spartan1800/system.mhs line 89 - 1
master(s) : 1 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 229 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - Ethernet_MAC
  - LEDs_8Bit
  - Push_Buttons
  - RS232_Uart_1
  - SPI_FLASH
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - xps_intc_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: microblaze_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.1 ---
generating xilinx.dts
Clock Port Summary:
microblaze_0.CLK connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
mb_plb.PLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
ilmb.LMB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
dlmb.LMB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
dlmb_cntlr.LMB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
ilmb_cntlr.LMB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
lmb_bram.BRAM_Clk_A connected to ilmb_port_BRAM_Clk:
    CLK_FREQ_HZ = 62500000
lmb_bram.BRAM_Clk_B connected to dlmb_port_BRAM_Clk:
    CLK_FREQ_HZ = 62500000
RS232_Uart_1.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
LEDs_8Bit.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
Push_Buttons.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
DIP_Switches_8Bit.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
Ethernet_MAC.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
SPI_FLASH.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
DDR2_SDRAM.MPMC_Clk0 connected to clk_125_0000MHzDCM0:
    CLK_FREQ_HZ = 125000000
DDR2_SDRAM.MPMC_Clk90 connected to clk_125_0000MHz90DCM0:
    CLK_FREQ_HZ = 125000000
DDR2_SDRAM.DDR2_Clk connected to fpga_0_DDR2_SDRAM_DDR2_Clk_pin:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = 
    CLK_FACTOR = 
DDR2_SDRAM.DDR2_Clk_n connected to fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = 
    CLK_FACTOR = 
DDR2_SDRAM.SPLB0_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
xps_timebase_wdt_0.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
xps_timer_0.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 125000000
clock_generator_0.CLKOUT0 connected to clk_125_0000MHz90DCM0:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_125_0000MHzDCM0:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
    CLK_INPORT = 
    CLK_FACTOR = 
mdm_0.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
proc_sys_reset_0.Slowest_sync_clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
xps_intc_0.SPLB_Clk connected to clk_62_5000MHz:
    CLK_FREQ_HZ = 62500000
Clock Frequency: 62500000
IP connected to bus: mb_plb
-master DPLB mb_plb microblaze_0
-master IPLB mb_plb microblaze_0
-slave SPLB mb_plb RS232_Uart_1
-slave SPLB mb_plb LEDs_8Bit
-slave SPLB mb_plb Push_Buttons
-slave SPLB mb_plb DIP_Switches_8Bit
-slave SPLB mb_plb Ethernet_MAC
-slave SPLB mb_plb SPI_FLASH
-slave SPLB0 mb_plb DDR2_SDRAM
-slave SPLB mb_plb xps_timebase_wdt_0
-slave SPLB mb_plb xps_timer_0
-slave SPLB mb_plb mdm_0
-slave SPLB mb_plb xps_intc_0
Running post_generate.
Running execs_generate.


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/microblaze/mb-spartan1800/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/microblaze/mb-spartan1800/__xps/system.gui

