#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 16 10:19:28 2018
# Process ID: 15645
# Current directory: /home/fischejo/genode_led/genode_led.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/fischejo/genode_led/genode_led.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/ila_0 UUID: be177176-557e-59fe-ace2-fe04795a2b22 
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/fischejo/genode_led/genode_led.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 148 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 144 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1672.637 ; gain = 415.621 ; free physical = 2706 ; free virtual = 5767
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1672.637 ; gain = 0.000 ; free physical = 2699 ; free virtual = 5760

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15adf61bf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2063.164 ; gain = 390.527 ; free physical = 2325 ; free virtual = 5386

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "de564249d1f11276".
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 2300 ; free virtual = 5365
Phase 1 Generate And Synthesize Debug Cores | Checksum: 13da81717

Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2300 ; free virtual = 5365

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 17dd339e7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:45 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2304 ; free virtual = 5369
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c39e8bce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2304 ; free virtual = 5369
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 14b00e294

Time (s): cpu = 00:00:27 ; elapsed = 00:00:46 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2304 ; free virtual = 5369
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 289 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 14b00e294

Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2304 ; free virtual = 5369
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 10d4e8518

Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2303 ; free virtual = 5369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 10d4e8518

Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2303 ; free virtual = 5369
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2084.234 ; gain = 0.000 ; free physical = 2303 ; free virtual = 5369
Ending Logic Optimization Task | Checksum: 10d4e8518

Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 2084.234 ; gain = 21.070 ; free physical = 2303 ; free virtual = 5369

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.740 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 14e8d994b

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2329.582 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5349
Ending Power Optimization Task | Checksum: 14e8d994b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2329.582 ; gain = 245.348 ; free physical = 2291 ; free virtual = 5356

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14e8d994b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.582 ; gain = 0.000 ; free physical = 2291 ; free virtual = 5356
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:25 . Memory (MB): peak = 2329.582 ; gain = 656.945 ; free physical = 2291 ; free virtual = 5356
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2329.582 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5351
INFO: [Common 17-1381] The checkpoint '/home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 3 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5351
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f05e4115

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2283 ; free virtual = 5351
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2285 ; free virtual = 5353

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100e50cd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2277 ; free virtual = 5345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a28ef7b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2249 ; free virtual = 5317

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a28ef7b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2249 ; free virtual = 5317
Phase 1 Placer Initialization | Checksum: 1a28ef7b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5325

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 246eff5a4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5328

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2259 ; free virtual = 5327

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2821acb88

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2261 ; free virtual = 5328
Phase 2 Global Placement | Checksum: 268588053

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 268588053

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e2de45bd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5327

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2036086f3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5327

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 21275e40f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5327

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1df38621f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5325

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 206df94f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5325

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 206df94f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5325
Phase 3 Detail Placement | Checksum: 206df94f9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5325

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e1870513

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e1870513

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2259 ; free virtual = 5326
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.182. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22d7ff41b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2259 ; free virtual = 5326
Phase 4.1 Post Commit Optimization | Checksum: 22d7ff41b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2259 ; free virtual = 5326

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22d7ff41b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2259 ; free virtual = 5326

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22d7ff41b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5327

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ea95af02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5327
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ea95af02

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2260 ; free virtual = 5327
Ending Placer Task | Checksum: 14ee93d4a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2263 ; free virtual = 5331
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2263 ; free virtual = 5331
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2247 ; free virtual = 5325
INFO: [Common 17-1381] The checkpoint '/home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2248 ; free virtual = 5319
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2256 ; free virtual = 5327
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2256 ; free virtual = 5327
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 3 CPUs
Checksum: PlaceDB: cc530a36 ConstDB: 0 ShapeSum: 82963314 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 19cbee209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2179 ; free virtual = 5250
Post Restoration Checksum: NetGraph: e5a15a2d NumContArr: b71d87dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 19cbee209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2179 ; free virtual = 5250

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 19cbee209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2168 ; free virtual = 5239

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 19cbee209

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2168 ; free virtual = 5239
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14b2d9a49

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2158 ; free virtual = 5229
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.369  | TNS=0.000  | WHS=-0.204 | THS=-122.952|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: cb33e0a3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.369  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: a79a9ed5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
Phase 2 Router Initialization | Checksum: 15c41351d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19956db42

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2158 ; free virtual = 5229

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 426
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.196  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17ad67d4b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.196  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f6364bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
Phase 4 Rip-up And Reroute | Checksum: f6364bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f6364bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f6364bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
Phase 5 Delay and Skew Optimization | Checksum: f6364bd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: aa2dfb00

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.209  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: d02b297b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
Phase 6 Post Hold Fix | Checksum: d02b297b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.98635 %
  Global Horizontal Routing Utilization  = 2.71415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: cdbaeec8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cdbaeec8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f16b81d3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.209  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f16b81d3

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2157 ; free virtual = 5228
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5242

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5242
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.590 ; gain = 0.000 ; free physical = 2154 ; free virtual = 5238
INFO: [Common 17-1381] The checkpoint '/home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 3 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2346.594 ; gain = 1.004 ; free physical = 2158 ; free virtual = 5233
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 3 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/fischejo/genode_led/genode_led.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2346.594 ; gain = 0.000 ; free physical = 2135 ; free virtual = 5209
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 3 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 16 10:23:23 2018...
