/*
 * Copyright (c) 2026 Qualcomm Technologies, Inc. and/or its subsidiaries.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef SMMU_CFG_H
#define SMMU_CFG_H

#include <drivers/qti/smmu/smmu.h>

 #include "smmu_cfg.h"


#define APPS_SMMU_CUSTOM_CFG_ADDR                                                                   0x15002300
#define APPS_SMMU_CUSTOM_CFG                                                                        0x40480010

#define APPS_SMMU_CUSTOM_CFG_SEC_ADDR                                                               0x150022fc
#define APPS_SMMU_CUSTOM_CFG_SEC                                                                    0x44000730

#define APPS_SMMU_CUSTOM_CFG_SEC_2_ADDR                                                             0x15002304
#define APPS_SMMU_CUSTOM_CFG_SEC_2                                                                  0x80000000

#define APPS_SMMU_ACR_ADDR                                                                          0x15000010
#define APPS_SMMU_ACR                                                                               0x0000001c

#define APPS_SMMU_NSACR_ADDR                                                                        0x15000410
#define APPS_SMMU_NSACR                                                                             0x0000001c

#define APPS_SMMU_SAFE_SEC_CFG_ADDR                                                                 0x15002648
#define APPS_SMMU_SAFE_SEC_CFG                                                                      0x00000000

#define APPS_SMMU_MTLB_DEPTH_ADDR                                                                   0x15002524
#define APPS_SMMU_MTLB_DEPTH                                                                        0x000003ff

#define APPS_SMMU_PFB_DEPTH_ADDR                                                                    0x15002564
#define APPS_SMMU_PFB_DEPTH                                                                         0x000003ff

#define APPS_SMMU_SPARE_REG_1_SEC_ADDR                                                              0x15180030
#define APPS_SMMU_SPARE_REG_1_SEC                                                                   0x0000080f

#define APPS_SMMU_CLOCK_GATING_SEC_ADDR                                                             0x15180010
#define APPS_SMMU_CLOCK_GATING_SEC                                                                  0x000000ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_ANOC_1_SEC_ADDR                                0x15188010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_ANOC_1_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_ANOC_2_SEC_ADDR                                0x15190010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_ANOC_2_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MMNOC_SF_0_SEC_ADDR                            0x15198010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MMNOC_SF_0_SEC                                 0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MMNOC_SF_1_SEC_ADDR                            0x151a0010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MMNOC_SF_1_SEC                                 0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_00_SEC_ADDR                                0x151a8010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_00_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_01_SEC_ADDR                                0x151b0010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_01_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_10_SEC_ADDR                                0x151b8010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_10_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_11_SEC_ADDR                                0x151c0010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_MDP_11_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_00_SEC_ADDR                                0x151c8010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_00_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_01_SEC_ADDR                                0x151d0010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_01_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_10_SEC_ADDR                                0x151d8010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_10_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_11_SEC_ADDR                                0x151e0010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_NSP_11_SEC                                     0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_LPASS_0_SEC_ADDR                               0x151e8010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_LPASS_0_SEC                                    0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_CAM_0_SEC_ADDR                                 0x151f0010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_CAM_0_SEC                                      0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_GP_DSP_SAIL_SS_SEC_ADDR                        0x151f8010
#define APPS_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_GP_DSP_SAIL_SS_SEC                             0x000103ff

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_00_SEC_ADDR                                             0x151a8000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_00_SEC                                                  0x94120000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_01_SEC_ADDR                                             0x151b0000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_01_SEC                                                  0x94120000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_10_SEC_ADDR                                             0x151b8000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_10_SEC                                                  0x94120000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_11_SEC_ADDR                                             0x151c0000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MDP_11_SEC                                                  0x94120000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_CAM_0_SEC_ADDR                                              0x151f0000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_CAM_0_SEC                                                   0x94120000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_ANOC_1_SEC_ADDR                                             0x15188000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_ANOC_1_SEC                                                  0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_ANOC_2_SEC_ADDR                                             0x15190000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_ANOC_2_SEC                                                  0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_00_SEC_ADDR                                             0x151c8000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_00_SEC                                                  0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_01_SEC_ADDR                                             0x151d0000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_01_SEC                                                  0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_10_SEC_ADDR                                             0x151d8000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_10_SEC                                                  0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_11_SEC_ADDR                                             0x151e0000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_NSP_11_SEC                                                  0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_LPASS_0_SEC_ADDR                                            0x151e8000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_LPASS_0_SEC                                                 0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_GP_DSP_SAIL_SS_SEC_ADDR                                     0x151f8000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_GP_DSP_SAIL_SS_SEC                                          0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MMNOC_SF_0_SEC_ADDR                                         0x15198000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MMNOC_SF_0_SEC                                              0x90520000

#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MMNOC_SF_1_SEC_ADDR                                         0x151a0000
#define APPS_SMMU_CLIENT_DEBUG_SID_HALT_MMNOC_SF_1_SEC                                              0x90520000

#define APPS_SMMU_FUSA_SEC_OVERRIDE_ANOC_1_ADDR                                                     0x1518c038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_ANOC_1                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_ANOC_2_ADDR                                                     0x15194038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_ANOC_2                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_CAM_0_ADDR                                                      0x151f4038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_CAM_0                                                           0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_00_ADDR                                                     0x151ac038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_00                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_01_ADDR                                                     0x151b4038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_01                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_10_ADDR                                                     0x151bc038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_10                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_11_ADDR                                                     0x151c4038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_MDP_11                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_00_ADDR                                                     0x151cc038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_00                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_01_ADDR                                                     0x151d4038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_01                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_LPASS_0_ADDR                                                    0x151ec038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_LPASS_0                                                         0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_MMNOC_SF_0_ADDR                                                 0x1519c038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_MMNOC_SF_0                                                      0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_MMNOC_SF_1_ADDR                                                 0x151a4038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_MMNOC_SF_1                                                      0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_GP_DSP_SAIL_SS_ADDR                                             0x151fc038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_GP_DSP_SAIL_SS                                                  0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_10_ADDR                                                     0x151dc038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_10                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_11_ADDR                                                     0x151e4038
#define APPS_SMMU_FUSA_SEC_OVERRIDE_NSP_11                                                          0x00000003

#define APPS_SMMU_FUSA_SEC_OVERRIDE_TCU_ADDR                                                        0x1500801c
#define APPS_SMMU_FUSA_SEC_OVERRIDE_TCU                                                             0x00000003

#define GPU_GFX_SMMU_CUSTOM_CFG_ADDR                                                                0x03da2300
#define GPU_GFX_SMMU_CUSTOM_CFG                                                                     0x00400013

#define GPU_GFX_SMMU_CUSTOM_CFG_SEC_ADDR                                                            0x03da22fc
#define GPU_GFX_SMMU_CUSTOM_CFG_SEC                                                                 0x44000730

#define GPU_GFX_SMMU_CUSTOM_CFG_SEC_2_ADDR                                                          0x03da2304
#define GPU_GFX_SMMU_CUSTOM_CFG_SEC_2                                                               0x80000000

#define GPU_GFX_SMMU_ACR_ADDR                                                                       0x03da0010
#define GPU_GFX_SMMU_ACR                                                                            0x0000001c

#define GPU_GFX_SMMU_NSACR_ADDR                                                                     0x03da0410
#define GPU_GFX_SMMU_NSACR                                                                          0x0000001c

#define GPU_GFX_SMMU_SPARE_REG_1_SEC_ADDR                                                           0x03dc8030
#define GPU_GFX_SMMU_SPARE_REG_1_SEC                                                                0x0000000f

#define GPU_GFX_SMMU_CLOCK_GATING_SEC_ADDR                                                          0x03dc8010
#define GPU_GFX_SMMU_CLOCK_GATING_SEC                                                               0x000000ff

#define GPU_GFX_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_GFX_0_SEC_ADDR                              0x03dd0010
#define GPU_GFX_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_GFX_0_SEC                                   0x000103ff

#define GPU_GFX_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_GFX_1_SEC_ADDR                              0x03dd8010
#define GPU_GFX_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_GFX_1_SEC                                   0x000103ff

#define GPU_GFX_SMMU_CLIENT_DEBUG_SID_HALT_GFX_0_SEC_ADDR                                           0x03dd0000
#define GPU_GFX_SMMU_CLIENT_DEBUG_SID_HALT_GFX_0_SEC                                                0x80182000

#define GPU_GFX_SMMU_CLIENT_DEBUG_SID_HALT_GFX_1_SEC_ADDR                                           0x03dd8000
#define GPU_GFX_SMMU_CLIENT_DEBUG_SID_HALT_GFX_1_SEC                                                0x80182000

#define GPU_GFX_SMMU_TLBIS_CTRL_ADDR                                                                0x03da2634
#define GPU_GFX_SMMU_TLBIS_CTRL                                                                     0x00001000

#define GPU_SMMU_FUSA_SEC_OVERRIDE_GFX_0_ADDR                                                       0x03dd4038
#define GPU_SMMU_FUSA_SEC_OVERRIDE_GFX_0                                                            0x00000003

#define GPU_SMMU_FUSA_SEC_OVERRIDE_GFX_1_ADDR                                                       0x03ddc038
#define GPU_SMMU_FUSA_SEC_OVERRIDE_GFX_1                                                            0x00000003

#define GPU_GFX_SMMU_FUSA_SEC_OVERRIDE_TCU_ADDR                                                     0x03da801c
#define GPU_GFX_SMMU_FUSA_SEC_OVERRIDE_TCU                                                          0x00000003

#define PCIE_TCU_SMMU_CUSTOM_CFG_ADDR                                                               0x15202300
#define PCIE_TCU_SMMU_CUSTOM_CFG                                                                    0x40480010

#define PCIE_TCU_SMMU_CUSTOM_CFG_SEC_ADDR                                                           0x152022fc
#define PCIE_TCU_SMMU_CUSTOM_CFG_SEC                                                                0x44000730

#define PCIE_TCU_SMMU_CUSTOM_CFG_SEC_2_ADDR                                                         0x15202304
#define PCIE_TCU_SMMU_CUSTOM_CFG_SEC_2                                                              0x80000000

#define PCIE_TCU_SMMU_ACR_ADDR                                                                      0x15200010
#define PCIE_TCU_SMMU_ACR                                                                           0x0000001c

#define PCIE_TCU_SMMU_NSACR_ADDR                                                                    0x15200410
#define PCIE_TCU_SMMU_NSACR                                                                         0x0000001c

#define PCIE_TCU_SMMU_SPARE_REG_1_SEC_ADDR                                                          0x152f0030
#define PCIE_TCU_SMMU_SPARE_REG_1_SEC                                                               0x0000000f

#define PCIE_TCU_SMMU_CLOCK_GATING_SEC_ADDR                                                         0x152f0010
#define PCIE_TCU_SMMU_CLOCK_GATING_SEC                                                              0x000000ff

#define PCIE_TCU_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_PCIE_SEC_ADDR                              0x152f8010
#define PCIE_TCU_SMMU_CLIENT_DEBUG_SSD_INDEX_HYP_HLOS_EN_PCIE_SEC                                   0x000103ff

#define PCIE_TCU_SMMU_CLIENT_DEBUG_SID_HALT_PCIE_SEC_ADDR                                           0x152f8000
#define PCIE_TCU_SMMU_CLIENT_DEBUG_SID_HALT_PCIE_SEC                                                0x90520000

#define PCIE_TCU_SMMU_FUSA_SEC_OVERRIDE_PCIE_ADDR                                                   0x152fc038
#define PCIE_TCU_SMMU_FUSA_SEC_OVERRIDE_PCIE                                                        0x00000003

#define PCIE_TCU_SMMU_FUSA_SEC_OVERRIDE_TCU_ADDR                                                    0x1520801c
#define PCIE_TCU_SMMU_FUSA_SEC_OVERRIDE_TCU                                                         0x00000003

#endif 
