#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Dec 19 09:31:04 2024
# Process ID         : 2124
# Current directory  : D:/GitHub/harman_Verilog/1218GPIO
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent3644 D:\GitHub\harman_Verilog\1218GPIO\1218GPIO.xpr
# Log file           : D:/GitHub/harman_Verilog/1218GPIO/vivado.log
# Journal file       : D:/GitHub/harman_Verilog/1218GPIO\vivado.jou
# Running On         : DESKTOP-7CFQ9ND
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-1260P
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 16
# Host memory        : 16847 MB
# Swap memory        : 51539 MB
# Total Virtual      : 68386 MB
# Available Virtual  : 60183 MB
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
set_param board.repoPaths {C:/Users/kccistc/AppData/Roaming/Xilinx/Vivado/2024.2/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:basys3:1.2]
close_project
create_project 1219_FND_APB D:/GitHub/harman_Verilog/1219_FND_APB -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
import_files -norecurse {D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/defines.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/new/gpio.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv D:/GitHub/harman_Verilog/1218GPIO/1218GPIO.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new
close [ open D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv w ]
add_files D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv
update_compile_order -fileset sources_1
remove_files  D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/new/gpio.sv
add_files -fileset constrs_1 -norecurse C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
import_files -fileset constrs_1 C:/Users/kccistc/Downloads/MY_Basys-3-Master.xdc
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.runs/impl_1/MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_project
create_project CAN_Project D:/GitHub/harman_Verilog/CAN_Project -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
close_project
create_project Interrupt_APB_Project D:/GitHub/harman_Verilog/Interrupt_APB_Project -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
import_files -norecurse {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/defines.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
create_project I2C_APB D:/GitHub/harman_Verilog/I2C_APB -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.2 [current_project]
import_files -norecurse D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/RV32I_APB_GPIO_24_12_27/code.mem
import_files -norecurse {D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/MCU.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpio.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/RV32I_Core.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/defines.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ram.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/ROM.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/new/FND.sv D:/GitHub/harman_Verilog/1219_FND_APB/1219_FND_APB.srcs/sources_1/imports/sources_1/imports/RV32I_APB_GPIO_24_12_27/gpo.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir D:/GitHub/harman_Verilog/I2C_APB/I2C_APB.srcs/sources_1/new
close [ open D:/GitHub/harman_Verilog/I2C_APB/I2C_APB.srcs/sources_1/new/I2C.sv w ]
add_files D:/GitHub/harman_Verilog/I2C_APB/I2C_APB.srcs/sources_1/new/I2C.sv
update_compile_order -fileset sources_1
