
*** Running vivado
    with args -log PS_PL_wrapper.vdi -applog -m64 -messageDb vivado.pb -mode batch -source PS_PL_wrapper.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source PS_PL_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 636 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z010/clg225/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_processing_system7_0_0/PS_PL_processing_system7_0_0.xdc] for cell 'PS_PL_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_processing_system7_0_0/PS_PL_processing_system7_0_0.xdc] for cell 'PS_PL_i/processing_system7_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer2/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/user_interface/buffer1/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/keypadinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/dsprocessor1/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_n3_te0722_0_1/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0/n3_te0722_fifo_generator_v12_0_0.xdc] for cell 'PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/btinterface/buffer_x0/fifo/comp0.core_instance0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_36/9512c179/constrs/n3_te0722_clock.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_36/9512c179/constrs/n3_te0722_clock.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_36/9512c179/constrs/n3_te0722.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/ipshared/AssociationNicola/n3_te0722_v1_36/9512c179/constrs/n3_te0722.xdc] for cell 'PS_PL_i/n3_te0722_0/U0'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_board.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1_board.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1559.523 ; gain = 436.516 ; free physical = 27776 ; free virtual = 62794
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/sources_1/bd/PS_PL/ip/PS_PL_clk_wiz_0_1/PS_PL_clk_wiz_0_1.xdc] for cell 'PS_PL_i/clk_wiz_0/inst'
Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/constrs_1/imports/VivadoProject/PrototypeConstraints.xdc]
Finished Parsing XDC File [/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.srcs/constrs_1/imports/VivadoProject/PrototypeConstraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 298 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 238 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1559.523 ; gain = 703.375 ; free physical = 27776 ; free virtual = 62793
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -214 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1571.551 ; gain = 9.977 ; free physical = 27771 ; free virtual = 62788

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a0d7eb98

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1571.551 ; gain = 0.000 ; free physical = 27771 ; free virtual = 62788

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 34 cells.
Phase 2 Constant Propagation | Checksum: 1168c6dad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1571.551 ; gain = 0.000 ; free physical = 27770 ; free virtual = 62788

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1759 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 409 unconnected cells.
Phase 3 Sweep | Checksum: 12cf83d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1571.551 ; gain = 0.000 ; free physical = 27770 ; free virtual = 62788
Ending Logic Optimization Task | Checksum: 12cf83d7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1571.551 ; gain = 0.000 ; free physical = 27770 ; free virtual = 62788
Implement Debug Cores | Checksum: 1bfedc459
Logic Optimization | Checksum: 1bfedc459

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 10 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: 1ad91722a

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1663.566 ; gain = 0.000 ; free physical = 27694 ; free virtual = 62716
Ending Power Optimization Task | Checksum: 1ad91722a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1663.566 ; gain = 92.016 ; free physical = 27694 ; free virtual = 62716
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1663.566 ; gain = 104.043 ; free physical = 27694 ; free virtual = 62716
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1679.574 ; gain = 0.000 ; free physical = 27691 ; free virtual = 62716
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -214 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e1f44ec0

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1679.574 ; gain = 0.000 ; free physical = 27683 ; free virtual = 62711

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1679.574 ; gain = 0.000 ; free physical = 27683 ; free virtual = 62711
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1679.574 ; gain = 0.000 ; free physical = 27682 ; free virtual = 62711

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 2b2e98c1

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1679.574 ; gain = 0.000 ; free physical = 27682 ; free virtual = 62711
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 2b2e98c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27678 ; free virtual = 62711

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 2b2e98c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27678 ; free virtual = 62711

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 357faf0a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27678 ; free virtual = 62711
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5bbecf34

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27678 ; free virtual = 62711

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: f107294b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27676 ; free virtual = 62711
Phase 2.1.2.1 Place Init Design | Checksum: cc91d96c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27674 ; free virtual = 62710
Phase 2.1.2 Build Placer Netlist Model | Checksum: cc91d96c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27674 ; free virtual = 62710

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: cc91d96c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27674 ; free virtual = 62710
Phase 2.1.3 Constrain Clocks/Macros | Checksum: cc91d96c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27674 ; free virtual = 62710
Phase 2.1 Placer Initialization Core | Checksum: cc91d96c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27674 ; free virtual = 62710
Phase 2 Placer Initialization | Checksum: cc91d96c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1799.633 ; gain = 120.059 ; free physical = 27674 ; free virtual = 62710

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1d3d5f887

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27666 ; free virtual = 62703

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1d3d5f887

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27666 ; free virtual = 62703

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 141e3f9dd

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62704

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 12d594300

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62704

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 12d594300

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62704

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: cdd3ec17

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62704

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1636fccd4

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62704

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Phase 4.6 Small Shape Detail Placement | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62704
Phase 4 Detail Placement | Checksum: 188ebc787

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27666 ; free virtual = 62704

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 22f557153

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27666 ; free virtual = 62704

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 22f557153

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27666 ; free virtual = 62704

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=9.928. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Phase 5.2.2 Post Placement Optimization | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Phase 5.2 Post Commit Optimization | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Phase 5.5 Placer Reporting | Checksum: 2cb6891ba

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 284fbe053

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 284fbe053

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Ending Placer Task | Checksum: 1a9e69cd4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 152.074 ; free physical = 27667 ; free virtual = 62705
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27650 ; free virtual = 62704
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27661 ; free virtual = 62704
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27660 ; free virtual = 62703
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27660 ; free virtual = 62703
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -214 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 38e806a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27607 ; free virtual = 62653

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 38e806a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27606 ; free virtual = 62652

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 38e806a9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27578 ; free virtual = 62625
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a0c48d8c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27563 ; free virtual = 62610
INFO: [Route 35-57] Estimated Timing Summary | WNS=10.1   | TNS=0      | WHS=-0.357 | THS=-153   |

Phase 2 Router Initialization | Checksum: 188e60944

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27558 ; free virtual = 62605

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 11fde9dcd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27548 ; free virtual = 62596

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1022b27f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27546 ; free virtual = 62593
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.89   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c61366cd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27545 ; free virtual = 62593

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b329967a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27545 ; free virtual = 62593
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.89   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e07b0411

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27545 ; free virtual = 62593
Phase 4 Rip-up And Reroute | Checksum: 1e07b0411

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27545 ; free virtual = 62593

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1e0e010c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27546 ; free virtual = 62594
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.01   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1e0e010c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27546 ; free virtual = 62594

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1e0e010c4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62594

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1425ec635

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62595
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.01   | TNS=0      | WHS=0.034  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 210d4f372

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62595

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.15287 %
  Global Horizontal Routing Utilization  = 2.7523 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1b488a113

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62595

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b488a113

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62595

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b895bdad

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62594

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.01   | TNS=0      | WHS=0.034  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1b895bdad

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62594
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62595
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27547 ; free virtual = 62595
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 1831.648 ; gain = 0.000 ; free physical = 27526 ; free virtual = 62593
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/PS_PL_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets PS_PL_i/processing_system7_0/inst/FCLK_RESET0_N]'  to set the static_probability to '1'  if desired.
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -214 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP PS_PL_i/n3_te0722_0/U0/n3_te0722_struct/demodulationssb1/mult/comp1.core_instance1/U0/i_mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PS_PL_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
CRITICAL WARNING: [Common 17-570] Unable to write the webtalk settings file.  Please check that the appropriate environment variable (APPDATA or HOME) is properly set.
INFO: [Common 17-186] '/home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Aug  1 19:38:43 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2123.617 ; gain = 251.648 ; free physical = 27207 ; free virtual = 62275
WARNING: [Vivado_Tcl 4-319] File PS_PL_wrapper.mmi does not exist
bdTcl: /home/graham/Dropbox/N3workingG/TE0722Rebuild/N3Vivado/TE0722/TE0722.runs/impl_1/.Xil/Vivado-2114-TheBeast/HWH/PS_PL_bd.tcl
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 19:38:44 2016...
