0.6
2018.2
Jun 14 2018
20:41:02
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.sim/ALU/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/ALU/new/ALU_TB.v,1689684863,verilog,,,,tb_alu,,,,,,,,
E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/sources_1/new/ALU.v,1689595778,verilog,,E:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/Single_Cycle_Processor/Single_Cycle_Processor.srcs/ALU/new/ALU_TB.v,,alu,,,,,,,,
