Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_cpu_soc_top_behav xil_defaultlib.riscv_cpu_soc_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/JOKECHEN/Desktop/FPGA_RISCV/FPGA_RISCV.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/JOKECHEN/Desktop/FPGA_RISCV/FPGA_RISCV.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.csr_reg
Compiling module xil_defaultlib.gen_pipe_dff
Compiling module xil_defaultlib.gen_pipe_dff(DW=8)
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.gen_pipe_dff(DW=1)
Compiling module xil_defaultlib.gen_pipe_dff(DW=5)
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.clint
Compiling module xil_defaultlib.riscv_cpu
Compiling module xil_defaultlib.rom
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.rib
Compiling module xil_defaultlib.uart_debug
Compiling module xil_defaultlib.riscv_cpu_soc_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_cpu_soc_top_behav
