# Synthesizable SystemVerilog Implementations

## hdlsrc/sd_filter_tb
The */src/hdlsrc/sd_filter_tb* directory contains the Verilog files generated by Matlab's HDL Coder. The Simulink implementation is in the */sd_filter_fp* directory.

## sd_filter
This directory contains the Synthesizable and parameterizable SystemVeriog code to implement a $\Sigma\Delta$ filter.

