ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.Error_Handler,"ax",%progbits
  21              		.align	1
  22              		.global	Error_Handler
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	Error_Handler:
  28              	.LFB125:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****  ******************************************************************************
   4:Core/Src/main.c ****  * @file           : main.c
   5:Core/Src/main.c ****  * @brief          : Main program body
   6:Core/Src/main.c ****  ******************************************************************************
   7:Core/Src/main.c ****  * @attention
   8:Core/Src/main.c ****  *
   9:Core/Src/main.c ****  * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****  * All rights reserved.
  11:Core/Src/main.c ****  *
  12:Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****  * in the root directory of this software component.
  14:Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****  *
  16:Core/Src/main.c ****  ******************************************************************************
  17:Core/Src/main.c ****  */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "tim.h"
  22:Core/Src/main.c **** #include "gpio.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** #include <math.h>
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define radians(x) ((x) * 3.14159265358979323846 / 180.0)
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  57:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE END 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /**
  62:Core/Src/main.c ****  * @brief  The application entry point.
  63:Core/Src/main.c ****  * @retval int
  64:Core/Src/main.c ****  */
  65:Core/Src/main.c **** int main(void) {
  66:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c ****     /* USER CODE END 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****     /* MCU
  71:Core/Src/main.c ****      * Configuration--------------------------------------------------------*/
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the
  74:Core/Src/main.c ****      * Systick. */
  75:Core/Src/main.c ****     HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****     /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****     /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****     /* Configure the system clock */
  82:Core/Src/main.c ****     SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****     /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 3


  88:Core/Src/main.c ****     /* Initialize all configured peripherals */
  89:Core/Src/main.c ****     MX_GPIO_Init();
  90:Core/Src/main.c ****     MX_TIM1_Init();
  91:Core/Src/main.c ****     MX_TIM16_Init();
  92:Core/Src/main.c ****     MX_TIM2_Init();
  93:Core/Src/main.c ****     MX_TIM3_Init();
  94:Core/Src/main.c ****     MX_TIM6_Init();
  95:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     // A相
  98:Core/Src/main.c ****     HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);     // H
  99:Core/Src/main.c ****     HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);  // L
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****     // B相
 102:Core/Src/main.c ****     HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);     // H
 103:Core/Src/main.c ****     HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1);  // L
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****     // C相
 106:Core/Src/main.c ****     HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);     // H
 107:Core/Src/main.c ****     HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);  // L
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     // デバッグ用LED
 110:Core/Src/main.c ****     HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     // タイマー用
 113:Core/Src/main.c ****     HAL_TIM_Base_Start(&htim6);
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     // DRVOFF
 116:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     /* USER CODE END 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****     /* Infinite loop */
 121:Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 122:Core/Src/main.c ****     double cos_table[360];
 123:Core/Src/main.c ****     for (int i = 0; i < 360; i++) {
 124:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 125:Core/Src/main.c ****     }
 126:Core/Src/main.c ****     while (1) {
 127:Core/Src/main.c ****         /* USER CODE END WHILE */
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 130:Core/Src/main.c ****         uint16_t sinwave[3];
 131:Core/Src/main.c ****         uint16_t pwm_pwr = 150;
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****         static int phase = 0;
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****         __HAL_TIM_SET_COUNTER(&htim6, 0);
 136:Core/Src/main.c ****         while (__HAL_TIM_GET_COUNTER(&htim6) < 200);
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****         phase++;
 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****         sinwave[0] = pwm_pwr + pwm_pwr * cos_table[(phase + 0) % 360];
 141:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 142:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****         // A
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 4


 145:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, sinwave[0]);
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****         // B
 148:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, sinwave[1]);
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****         // C
 151:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, sinwave[2]);
 152:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, sinwave[2]);
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, sinwave[2]);
 155:Core/Src/main.c ****     }
 156:Core/Src/main.c ****     /* USER CODE END 3 */
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****  * @brief System Clock Configuration
 161:Core/Src/main.c ****  * @retval None
 162:Core/Src/main.c ****  */
 163:Core/Src/main.c **** void SystemClock_Config(void) {
 164:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 169:Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
 170:Core/Src/main.c ****      */
 171:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 172:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 173:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 174:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 175:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 176:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 177:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 178:Core/Src/main.c ****         Error_Handler();
 179:Core/Src/main.c ****     }
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
 182:Core/Src/main.c ****      */
 183:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 184:Core/Src/main.c ****                                   RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 185:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 186:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 187:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 188:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 191:Core/Src/main.c ****         Error_Handler();
 192:Core/Src/main.c ****     }
 193:Core/Src/main.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 194:Core/Src/main.c ****     PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 195:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 196:Core/Src/main.c ****         Error_Handler();
 197:Core/Src/main.c ****     }
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 201:Core/Src/main.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 5


 202:Core/Src/main.c **** /* USER CODE END 4 */
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** /**
 205:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 206:Core/Src/main.c ****  * @retval None
 207:Core/Src/main.c ****  */
 208:Core/Src/main.c **** void Error_Handler(void) {
  29              		.loc 1 208 26 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 209:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 210:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state
 211:Core/Src/main.c ****      */
 212:Core/Src/main.c ****     __disable_irq();
  35              		.loc 1 212 5 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 6


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 7


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 8


  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 213:Core/Src/main.c ****     while (1) {
  51              		.loc 1 213 5 discriminator 1 view .LVU4
 214:Core/Src/main.c ****     }
  52              		.loc 1 214 5 discriminator 1 view .LVU5
 213:Core/Src/main.c ****     while (1) {
  53              		.loc 1 213 11 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE125:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	SystemClock_Config:
  66              	.LFB124:
 163:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  67              		.loc 1 163 31 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 88
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71 0000 00B5     		push	{lr}
  72              	.LCFI0:
  73              		.cfi_def_cfa_offset 4
  74              		.cfi_offset 14, -4
  75 0002 97B0     		sub	sp, sp, #92
  76              	.LCFI1:
  77              		.cfi_def_cfa_offset 96
 164:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  78              		.loc 1 164 5 view .LVU8
 164:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  79              		.loc 1 164 24 is_stmt 0 view .LVU9
  80 0004 2822     		movs	r2, #40
  81 0006 0021     		movs	r1, #0
  82 0008 0CA8     		add	r0, sp, #48
  83 000a FFF7FEFF 		bl	memset
  84              	.LVL0:
 165:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  85              		.loc 1 165 5 is_stmt 1 view .LVU10
 165:Core/Src/main.c ****     RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  86              		.loc 1 165 24 is_stmt 0 view .LVU11
  87 000e 0023     		movs	r3, #0
  88 0010 0793     		str	r3, [sp, #28]
  89 0012 0893     		str	r3, [sp, #32]
  90 0014 0993     		str	r3, [sp, #36]
  91 0016 0A93     		str	r3, [sp, #40]
  92 0018 0B93     		str	r3, [sp, #44]
 166:Core/Src/main.c **** 
  93              		.loc 1 166 5 is_stmt 1 view .LVU12
 166:Core/Src/main.c **** 
  94              		.loc 1 166 30 is_stmt 0 view .LVU13
  95 001a 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 9


  96 001c 0293     		str	r3, [sp, #8]
  97 001e 0393     		str	r3, [sp, #12]
  98 0020 0493     		str	r3, [sp, #16]
  99 0022 0593     		str	r3, [sp, #20]
 100 0024 0693     		str	r3, [sp, #24]
 171:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 101              		.loc 1 171 5 is_stmt 1 view .LVU14
 171:Core/Src/main.c ****     RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 102              		.loc 1 171 38 is_stmt 0 view .LVU15
 103 0026 0223     		movs	r3, #2
 104 0028 0C93     		str	r3, [sp, #48]
 172:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 105              		.loc 1 172 5 is_stmt 1 view .LVU16
 172:Core/Src/main.c ****     RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 106              		.loc 1 172 32 is_stmt 0 view .LVU17
 107 002a 0122     		movs	r2, #1
 108 002c 1092     		str	r2, [sp, #64]
 173:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 109              		.loc 1 173 5 is_stmt 1 view .LVU18
 173:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 110              		.loc 1 173 43 is_stmt 0 view .LVU19
 111 002e 1022     		movs	r2, #16
 112 0030 1192     		str	r2, [sp, #68]
 174:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 113              		.loc 1 174 5 is_stmt 1 view .LVU20
 174:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 114              		.loc 1 174 36 is_stmt 0 view .LVU21
 115 0032 1393     		str	r3, [sp, #76]
 175:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 116              		.loc 1 175 5 is_stmt 1 view .LVU22
 176:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 117              		.loc 1 176 5 view .LVU23
 176:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 118              		.loc 1 176 34 is_stmt 0 view .LVU24
 119 0034 4FF4C013 		mov	r3, #1572864
 120 0038 1593     		str	r3, [sp, #84]
 177:Core/Src/main.c ****         Error_Handler();
 121              		.loc 1 177 5 is_stmt 1 view .LVU25
 177:Core/Src/main.c ****         Error_Handler();
 122              		.loc 1 177 9 is_stmt 0 view .LVU26
 123 003a 0CA8     		add	r0, sp, #48
 124 003c FFF7FEFF 		bl	HAL_RCC_OscConfig
 125              	.LVL1:
 177:Core/Src/main.c ****         Error_Handler();
 126              		.loc 1 177 8 view .LVU27
 127 0040 D0B9     		cbnz	r0, .L8
 183:Core/Src/main.c ****                                   RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 128              		.loc 1 183 5 is_stmt 1 view .LVU28
 183:Core/Src/main.c ****                                   RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 129              		.loc 1 183 33 is_stmt 0 view .LVU29
 130 0042 0F23     		movs	r3, #15
 131 0044 0793     		str	r3, [sp, #28]
 185:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 132              		.loc 1 185 5 is_stmt 1 view .LVU30
 185:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 133              		.loc 1 185 36 is_stmt 0 view .LVU31
 134 0046 0223     		movs	r3, #2
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 10


 135 0048 0893     		str	r3, [sp, #32]
 186:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 136              		.loc 1 186 5 is_stmt 1 view .LVU32
 186:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 137              		.loc 1 186 37 is_stmt 0 view .LVU33
 138 004a 0023     		movs	r3, #0
 139 004c 0993     		str	r3, [sp, #36]
 187:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 140              		.loc 1 187 5 is_stmt 1 view .LVU34
 187:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 141              		.loc 1 187 38 is_stmt 0 view .LVU35
 142 004e 4FF48062 		mov	r2, #1024
 143 0052 0A92     		str	r2, [sp, #40]
 188:Core/Src/main.c **** 
 144              		.loc 1 188 5 is_stmt 1 view .LVU36
 188:Core/Src/main.c **** 
 145              		.loc 1 188 38 is_stmt 0 view .LVU37
 146 0054 0B93     		str	r3, [sp, #44]
 190:Core/Src/main.c ****         Error_Handler();
 147              		.loc 1 190 5 is_stmt 1 view .LVU38
 190:Core/Src/main.c ****         Error_Handler();
 148              		.loc 1 190 9 is_stmt 0 view .LVU39
 149 0056 0121     		movs	r1, #1
 150 0058 07A8     		add	r0, sp, #28
 151 005a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 152              	.LVL2:
 190:Core/Src/main.c ****         Error_Handler();
 153              		.loc 1 190 8 view .LVU40
 154 005e 68B9     		cbnz	r0, .L9
 193:Core/Src/main.c ****     PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 155              		.loc 1 193 5 is_stmt 1 view .LVU41
 193:Core/Src/main.c ****     PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 156              		.loc 1 193 40 is_stmt 0 view .LVU42
 157 0060 4FF48053 		mov	r3, #4096
 158 0064 0193     		str	r3, [sp, #4]
 194:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 159              		.loc 1 194 5 is_stmt 1 view .LVU43
 194:Core/Src/main.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 160              		.loc 1 194 38 is_stmt 0 view .LVU44
 161 0066 0023     		movs	r3, #0
 162 0068 0693     		str	r3, [sp, #24]
 195:Core/Src/main.c ****         Error_Handler();
 163              		.loc 1 195 5 is_stmt 1 view .LVU45
 195:Core/Src/main.c ****         Error_Handler();
 164              		.loc 1 195 9 is_stmt 0 view .LVU46
 165 006a 01A8     		add	r0, sp, #4
 166 006c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 167              	.LVL3:
 195:Core/Src/main.c ****         Error_Handler();
 168              		.loc 1 195 8 view .LVU47
 169 0070 30B9     		cbnz	r0, .L10
 198:Core/Src/main.c **** 
 170              		.loc 1 198 1 view .LVU48
 171 0072 17B0     		add	sp, sp, #92
 172              	.LCFI2:
 173              		.cfi_remember_state
 174              		.cfi_def_cfa_offset 4
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 11


 175              		@ sp needed
 176 0074 5DF804FB 		ldr	pc, [sp], #4
 177              	.L8:
 178              	.LCFI3:
 179              		.cfi_restore_state
 178:Core/Src/main.c ****     }
 180              		.loc 1 178 9 is_stmt 1 view .LVU49
 181 0078 FFF7FEFF 		bl	Error_Handler
 182              	.LVL4:
 183              	.L9:
 191:Core/Src/main.c ****     }
 184              		.loc 1 191 9 view .LVU50
 185 007c FFF7FEFF 		bl	Error_Handler
 186              	.LVL5:
 187              	.L10:
 196:Core/Src/main.c ****     }
 188              		.loc 1 196 9 view .LVU51
 189 0080 FFF7FEFF 		bl	Error_Handler
 190              	.LVL6:
 191              		.cfi_endproc
 192              	.LFE124:
 194              		.global	__aeabi_i2d
 195              		.global	__aeabi_dmul
 196              		.global	__aeabi_ddiv
 197              		.global	__aeabi_dadd
 198              		.global	__aeabi_d2uiz
 199              		.section	.text.main,"ax",%progbits
 200              		.align	1
 201              		.global	main
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	main:
 207              	.LFB123:
  65:Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 208              		.loc 1 65 16 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 2888
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 213              	.LCFI4:
 214              		.cfi_def_cfa_offset 24
 215              		.cfi_offset 4, -24
 216              		.cfi_offset 5, -20
 217              		.cfi_offset 6, -16
 218              		.cfi_offset 7, -12
 219              		.cfi_offset 8, -8
 220              		.cfi_offset 14, -4
 221 0004 ADF6483D 		subw	sp, sp, #2888
 222              	.LCFI5:
 223              		.cfi_def_cfa_offset 2912
  75:Core/Src/main.c **** 
 224              		.loc 1 75 5 view .LVU53
 225 0008 FFF7FEFF 		bl	HAL_Init
 226              	.LVL7:
  82:Core/Src/main.c **** 
 227              		.loc 1 82 5 view .LVU54
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 12


 228 000c FFF7FEFF 		bl	SystemClock_Config
 229              	.LVL8:
  89:Core/Src/main.c ****     MX_TIM1_Init();
 230              		.loc 1 89 5 view .LVU55
 231 0010 FFF7FEFF 		bl	MX_GPIO_Init
 232              	.LVL9:
  90:Core/Src/main.c ****     MX_TIM16_Init();
 233              		.loc 1 90 5 view .LVU56
 234 0014 FFF7FEFF 		bl	MX_TIM1_Init
 235              	.LVL10:
  91:Core/Src/main.c ****     MX_TIM2_Init();
 236              		.loc 1 91 5 view .LVU57
 237 0018 FFF7FEFF 		bl	MX_TIM16_Init
 238              	.LVL11:
  92:Core/Src/main.c ****     MX_TIM3_Init();
 239              		.loc 1 92 5 view .LVU58
 240 001c FFF7FEFF 		bl	MX_TIM2_Init
 241              	.LVL12:
  93:Core/Src/main.c ****     MX_TIM6_Init();
 242              		.loc 1 93 5 view .LVU59
 243 0020 FFF7FEFF 		bl	MX_TIM3_Init
 244              	.LVL13:
  94:Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 245              		.loc 1 94 5 view .LVU60
 246 0024 FFF7FEFF 		bl	MX_TIM6_Init
 247              	.LVL14:
  98:Core/Src/main.c ****     HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);  // L
 248              		.loc 1 98 5 view .LVU61
 249 0028 5F4C     		ldr	r4, .L18+16
 250 002a 0021     		movs	r1, #0
 251 002c 2046     		mov	r0, r4
 252 002e FFF7FEFF 		bl	HAL_TIM_PWM_Start
 253              	.LVL15:
  99:Core/Src/main.c **** 
 254              		.loc 1 99 5 view .LVU62
 255 0032 0021     		movs	r1, #0
 256 0034 2046     		mov	r0, r4
 257 0036 FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 258              	.LVL16:
 102:Core/Src/main.c ****     HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1);  // L
 259              		.loc 1 102 5 view .LVU63
 260 003a 5C4D     		ldr	r5, .L18+20
 261 003c 0021     		movs	r1, #0
 262 003e 2846     		mov	r0, r5
 263 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 264              	.LVL17:
 103:Core/Src/main.c **** 
 265              		.loc 1 103 5 view .LVU64
 266 0044 0021     		movs	r1, #0
 267 0046 2846     		mov	r0, r5
 268 0048 FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 269              	.LVL18:
 106:Core/Src/main.c ****     HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);  // L
 270              		.loc 1 106 5 view .LVU65
 271 004c 0C21     		movs	r1, #12
 272 004e 5848     		ldr	r0, .L18+24
 273 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Start
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 13


 274              	.LVL19:
 107:Core/Src/main.c **** 
 275              		.loc 1 107 5 view .LVU66
 276 0054 0821     		movs	r1, #8
 277 0056 2046     		mov	r0, r4
 278 0058 FFF7FEFF 		bl	HAL_TIMEx_PWMN_Start
 279              	.LVL20:
 110:Core/Src/main.c **** 
 280              		.loc 1 110 5 view .LVU67
 281 005c 0021     		movs	r1, #0
 282 005e 5548     		ldr	r0, .L18+28
 283 0060 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 284              	.LVL21:
 113:Core/Src/main.c **** 
 285              		.loc 1 113 5 view .LVU68
 286 0064 5448     		ldr	r0, .L18+32
 287 0066 FFF7FEFF 		bl	HAL_TIM_Base_Start
 288              	.LVL22:
 116:Core/Src/main.c **** 
 289              		.loc 1 116 5 view .LVU69
 290 006a 0022     		movs	r2, #0
 291 006c 0221     		movs	r1, #2
 292 006e 5348     		ldr	r0, .L18+36
 293 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 294              	.LVL23:
 122:Core/Src/main.c ****     for (int i = 0; i < 360; i++) {
 295              		.loc 1 122 5 view .LVU70
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 296              		.loc 1 123 5 view .LVU71
 297              	.LBB6:
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 298              		.loc 1 123 10 view .LVU72
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 299              		.loc 1 123 14 is_stmt 0 view .LVU73
 300 0074 0024     		movs	r4, #0
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 301              		.loc 1 123 5 view .LVU74
 302 0076 15E0     		b	.L12
 303              	.LVL24:
 304              	.L13:
 124:Core/Src/main.c ****     }
 305              		.loc 1 124 9 is_stmt 1 discriminator 3 view .LVU75
 124:Core/Src/main.c ****     }
 306              		.loc 1 124 28 is_stmt 0 discriminator 3 view .LVU76
 307 0078 2046     		mov	r0, r4
 308 007a FFF7FEFF 		bl	__aeabi_i2d
 309              	.LVL25:
 310 007e 46A3     		adr	r3, .L18
 311 0080 D3E90023 		ldrd	r2, [r3]
 312 0084 FFF7FEFF 		bl	__aeabi_dmul
 313              	.LVL26:
 124:Core/Src/main.c ****     }
 314              		.loc 1 124 24 discriminator 3 view .LVU77
 315 0088 0022     		movs	r2, #0
 316 008a 4D4B     		ldr	r3, .L18+40
 317 008c FFF7FEFF 		bl	__aeabi_ddiv
 318              	.LVL27:
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 14


 319 0090 41EC100B 		vmov	d0, r0, r1
 320 0094 FFF7FEFF 		bl	cos
 321              	.LVL28:
 124:Core/Src/main.c ****     }
 322              		.loc 1 124 22 discriminator 3 view .LVU78
 323 0098 02AB     		add	r3, sp, #8
 324 009a 03EBC403 		add	r3, r3, r4, lsl #3
 325 009e 83ED000B 		vstr.64	d0, [r3]
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 326              		.loc 1 123 31 is_stmt 1 discriminator 3 view .LVU79
 327 00a2 0134     		adds	r4, r4, #1
 328              	.LVL29:
 329              	.L12:
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 330              		.loc 1 123 23 discriminator 1 view .LVU80
 331 00a4 B4F5B47F 		cmp	r4, #360
 332 00a8 E6DB     		blt	.L13
 333 00aa 6DE0     		b	.L15
 334              	.LVL30:
 335              	.L17:
 123:Core/Src/main.c ****         cos_table[i] = cos(radians(i));
 336              		.loc 1 123 23 is_stmt 0 discriminator 1 view .LVU81
 337              	.LBE6:
 338              	.LBB7:
 138:Core/Src/main.c **** 
 339              		.loc 1 138 9 is_stmt 1 view .LVU82
 138:Core/Src/main.c **** 
 340              		.loc 1 138 14 is_stmt 0 view .LVU83
 341 00ac 454B     		ldr	r3, .L18+44
 342 00ae 1C68     		ldr	r4, [r3]
 343 00b0 621C     		adds	r2, r4, #1
 344 00b2 1A60     		str	r2, [r3]
 140:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 345              		.loc 1 140 9 is_stmt 1 view .LVU84
 140:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 346              		.loc 1 140 64 is_stmt 0 view .LVU85
 347 00b4 444D     		ldr	r5, .L18+48
 348 00b6 85FB0231 		smull	r3, r1, r5, r2
 349 00ba 1144     		add	r1, r1, r2
 350 00bc D317     		asrs	r3, r2, #31
 351 00be C3EB2123 		rsb	r3, r3, r1, asr #8
 352 00c2 4FF4B477 		mov	r7, #360
 353 00c6 07FB1323 		mls	r3, r7, r3, r2
 140:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 354              		.loc 1 140 51 view .LVU86
 355 00ca 02AA     		add	r2, sp, #8
 356 00cc 02EBC301 		add	r1, r2, r3, lsl #3
 140:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 357              		.loc 1 140 40 view .LVU87
 358 00d0 33A3     		adr	r3, .L18+8
 359 00d2 D3E90023 		ldrd	r2, [r3]
 360 00d6 D1E90001 		ldrd	r0, [r1]
 361 00da FFF7FEFF 		bl	__aeabi_dmul
 362              	.LVL31:
 140:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 363              		.loc 1 140 30 view .LVU88
 364 00de 30A3     		adr	r3, .L18+8
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 15


 365 00e0 D3E90023 		ldrd	r2, [r3]
 366 00e4 FFF7FEFF 		bl	__aeabi_dadd
 367              	.LVL32:
 140:Core/Src/main.c ****         sinwave[1] = pwm_pwr + pwm_pwr * cos_table[(phase + 120) % 360];
 368              		.loc 1 140 20 view .LVU89
 369 00e8 FFF7FEFF 		bl	__aeabi_d2uiz
 370              	.LVL33:
 371 00ec 86B2     		uxth	r6, r0
 372 00ee ADF80060 		strh	r6, [sp]	@ movhi
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 373              		.loc 1 141 9 is_stmt 1 view .LVU90
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 374              		.loc 1 141 59 is_stmt 0 view .LVU91
 375 00f2 04F17902 		add	r2, r4, #121
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 376              		.loc 1 141 66 view .LVU92
 377 00f6 85FB0231 		smull	r3, r1, r5, r2
 378 00fa 1144     		add	r1, r1, r2
 379 00fc D317     		asrs	r3, r2, #31
 380 00fe C3EB2123 		rsb	r3, r3, r1, asr #8
 381 0102 07FB1323 		mls	r3, r7, r3, r2
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 382              		.loc 1 141 51 view .LVU93
 383 0106 02AA     		add	r2, sp, #8
 384 0108 02EBC301 		add	r1, r2, r3, lsl #3
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 385              		.loc 1 141 40 view .LVU94
 386 010c 24A3     		adr	r3, .L18+8
 387 010e D3E90023 		ldrd	r2, [r3]
 388 0112 D1E90001 		ldrd	r0, [r1]
 389 0116 FFF7FEFF 		bl	__aeabi_dmul
 390              	.LVL34:
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 391              		.loc 1 141 30 view .LVU95
 392 011a 21A3     		adr	r3, .L18+8
 393 011c D3E90023 		ldrd	r2, [r3]
 394 0120 FFF7FEFF 		bl	__aeabi_dadd
 395              	.LVL35:
 141:Core/Src/main.c ****         sinwave[2] = pwm_pwr + pwm_pwr * cos_table[(phase + 240) % 360];
 396              		.loc 1 141 20 view .LVU96
 397 0124 FFF7FEFF 		bl	__aeabi_d2uiz
 398              	.LVL36:
 399 0128 1FFA80F8 		uxth	r8, r0
 400 012c ADF80280 		strh	r8, [sp, #2]	@ movhi
 142:Core/Src/main.c **** 
 401              		.loc 1 142 9 is_stmt 1 view .LVU97
 142:Core/Src/main.c **** 
 402              		.loc 1 142 59 is_stmt 0 view .LVU98
 403 0130 04F1F103 		add	r3, r4, #241
 142:Core/Src/main.c **** 
 404              		.loc 1 142 66 view .LVU99
 405 0134 85FB0325 		smull	r2, r5, r5, r3
 406 0138 1D44     		add	r5, r5, r3
 407 013a DA17     		asrs	r2, r3, #31
 408 013c C2EB2522 		rsb	r2, r2, r5, asr #8
 409 0140 07FB1232 		mls	r2, r7, r2, r3
 142:Core/Src/main.c **** 
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 16


 410              		.loc 1 142 51 view .LVU100
 411 0144 02AB     		add	r3, sp, #8
 412 0146 03EBC201 		add	r1, r3, r2, lsl #3
 142:Core/Src/main.c **** 
 413              		.loc 1 142 40 view .LVU101
 414 014a 15A3     		adr	r3, .L18+8
 415 014c D3E90023 		ldrd	r2, [r3]
 416 0150 D1E90001 		ldrd	r0, [r1]
 417 0154 FFF7FEFF 		bl	__aeabi_dmul
 418              	.LVL37:
 142:Core/Src/main.c **** 
 419              		.loc 1 142 30 view .LVU102
 420 0158 11A3     		adr	r3, .L18+8
 421 015a D3E90023 		ldrd	r2, [r3]
 422 015e FFF7FEFF 		bl	__aeabi_dadd
 423              	.LVL38:
 142:Core/Src/main.c **** 
 424              		.loc 1 142 20 view .LVU103
 425 0162 FFF7FEFF 		bl	__aeabi_d2uiz
 426              	.LVL39:
 427 0166 80B2     		uxth	r0, r0
 428 0168 ADF80400 		strh	r0, [sp, #4]	@ movhi
 145:Core/Src/main.c **** 
 429              		.loc 1 145 9 is_stmt 1 view .LVU104
 430 016c 0E4B     		ldr	r3, .L18+16
 431 016e 1B68     		ldr	r3, [r3]
 432 0170 5E63     		str	r6, [r3, #52]
 148:Core/Src/main.c **** 
 433              		.loc 1 148 9 view .LVU105
 434 0172 0E4A     		ldr	r2, .L18+20
 435 0174 1268     		ldr	r2, [r2]
 436 0176 C2F83480 		str	r8, [r2, #52]
 151:Core/Src/main.c ****         __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, sinwave[2]);
 437              		.loc 1 151 9 view .LVU106
 438 017a 0D4A     		ldr	r2, .L18+24
 439 017c 1268     		ldr	r2, [r2]
 440 017e 1064     		str	r0, [r2, #64]
 152:Core/Src/main.c **** 
 441              		.loc 1 152 9 view .LVU107
 442 0180 D863     		str	r0, [r3, #60]
 154:Core/Src/main.c ****     }
 443              		.loc 1 154 9 view .LVU108
 444 0182 0C4B     		ldr	r3, .L18+28
 445 0184 1B68     		ldr	r3, [r3]
 446 0186 5863     		str	r0, [r3, #52]
 447              	.LBE7:
 126:Core/Src/main.c ****         /* USER CODE END WHILE */
 448              		.loc 1 126 11 view .LVU109
 449              	.LVL40:
 450              	.L15:
 126:Core/Src/main.c ****         /* USER CODE END WHILE */
 451              		.loc 1 126 5 view .LVU110
 452              	.LBB8:
 130:Core/Src/main.c ****         uint16_t pwm_pwr = 150;
 453              		.loc 1 130 9 view .LVU111
 131:Core/Src/main.c **** 
 454              		.loc 1 131 9 view .LVU112
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 17


 133:Core/Src/main.c **** 
 455              		.loc 1 133 9 view .LVU113
 135:Core/Src/main.c ****         while (__HAL_TIM_GET_COUNTER(&htim6) < 200);
 456              		.loc 1 135 9 view .LVU114
 457 0188 0B4B     		ldr	r3, .L18+32
 458 018a 1B68     		ldr	r3, [r3]
 459 018c 0022     		movs	r2, #0
 460 018e 5A62     		str	r2, [r3, #36]
 136:Core/Src/main.c **** 
 461              		.loc 1 136 9 view .LVU115
 462              	.L14:
 136:Core/Src/main.c **** 
 463              		.loc 1 136 46 discriminator 1 view .LVU116
 136:Core/Src/main.c **** 
 464              		.loc 1 136 16 is_stmt 0 discriminator 1 view .LVU117
 465 0190 5A6A     		ldr	r2, [r3, #36]
 136:Core/Src/main.c **** 
 466              		.loc 1 136 46 discriminator 1 view .LVU118
 467 0192 C72A     		cmp	r2, #199
 468 0194 FCD9     		bls	.L14
 469 0196 89E7     		b	.L17
 470              	.L19:
 471              		.align	3
 472              	.L18:
 473 0198 182D4454 		.word	1413754136
 474 019c FB210940 		.word	1074340347
 475 01a0 00000000 		.word	0
 476 01a4 00C06240 		.word	1080213504
 477 01a8 00000000 		.word	htim1
 478 01ac 00000000 		.word	htim16
 479 01b0 00000000 		.word	htim3
 480 01b4 00000000 		.word	htim2
 481 01b8 00000000 		.word	htim6
 482 01bc 00040048 		.word	1207960576
 483 01c0 00806640 		.word	1080459264
 484 01c4 00000000 		.word	phase.0
 485 01c8 B7600BB6 		.word	-1240768329
 486              	.LBE8:
 487              		.cfi_endproc
 488              	.LFE123:
 490              		.section	.bss.phase.0,"aw",%nobits
 491              		.align	2
 494              	phase.0:
 495 0000 00000000 		.space	4
 496              		.text
 497              	.Letext0:
 498              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 499              		.file 4 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 500              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 501              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 502              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 503              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 504              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 505              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 506              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 507              		.file 12 "Core/Inc/tim.h"
 508              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 18


 509              		.file 14 "Core/Inc/gpio.h"
 510              		.file 15 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/math.h"
 511              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 512              		.file 17 "<built-in>"
ARM GAS  /var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:21     .text.Error_Handler:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:27     .text.Error_Handler:00000000 Error_Handler
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:59     .text.SystemClock_Config:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:65     .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:200    .text.main:00000000 $t
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:206    .text.main:00000000 main
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:473    .text.main:00000198 $d
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:494    .bss.phase.0:00000000 phase.0
/var/folders/l2/71_2bdwd5hl5fnnvwg2sr4v80000gn/T//cc2oqk3d.s:491    .bss.phase.0:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
__aeabi_i2d
__aeabi_dmul
__aeabi_ddiv
__aeabi_dadd
__aeabi_d2uiz
HAL_Init
MX_GPIO_Init
MX_TIM1_Init
MX_TIM16_Init
MX_TIM2_Init
MX_TIM3_Init
MX_TIM6_Init
HAL_TIM_PWM_Start
HAL_TIMEx_PWMN_Start
HAL_TIM_Base_Start
HAL_GPIO_WritePin
cos
htim1
htim16
htim3
htim2
htim6
