<!--
---
layout: page
title: RISC-V CPU
description: Implemented a 32-bit RISC-V CPU in Verilog, evolving from a basic single-cycle core to a pipelined design.
# img: assets/img/riscv.jpg
importance: 1
category: work
---
Implemented a 32-bit RISC-V CPU in Verilog, evolving from a basic single-cycle core to a pipelined design.
Integrated a perceptron branch predictor to reduce mispredictions on branch-heavy workloads.

-->