{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1613651253868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1613651253868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 18 09:27:33 2021 " "Processing started: Thu Feb 18 09:27:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1613651253868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1613651253868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portaOR4Entradas -c portaOR4Entradas " "Command: quartus_map --read_settings_files=on --write_settings_files=off portaOR4Entradas -c portaOR4Entradas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1613651253869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1613651254780 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ARCHITECTURE\";  expecting \"end\", or \"begin\", or a declaration statement portaOR4Entradas.vhd(6) " "VHDL syntax error at portaOR4Entradas.vhd(6) near text \"ARCHITECTURE\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "portaOR4Entradas.vhd" "" { Text "C:/altera/13.0sp1/VHDL/portaOR4Entradas.vhd" 6 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1613651255694 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "portaOR4Entradas portaOR4Entradas.vhd(1) " "Ignored construct portaOR4Entradas at portaOR4Entradas.vhd(1) due to previous errors" {  } { { "portaOR4Entradas.vhd" "" { Text "C:/altera/13.0sp1/VHDL/portaOR4Entradas.vhd" 1 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1613651255694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaor4entradas.vhd 0 0 " "Found 0 design units, including 0 entities, in source file portaor4entradas.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1613651255695 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1613651256528 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 18 09:27:36 2021 " "Processing ended: Thu Feb 18 09:27:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1613651256528 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1613651256528 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1613651256528 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613651256528 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1613651257246 ""}
