Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Apr 30 12:02:16 2024
| Host         : PLLima running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Button_FSM_timing_summary_routed.rpt -pb Button_FSM_timing_summary_routed.pb -rpx Button_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : Button_FSM
| Device       : 7a12t-cpg238
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   7           
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   19          inf        0.000                      0                   19           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            L
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.520ns  (logic 2.656ns (58.759%)  route 1.864ns (41.241%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.341     0.341 f  FSM_gray_state_reg[0]/Q
                         net (fo=5, routed)           0.642     0.983    state[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.097     1.080 r  L_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.222     2.302    L_OBUF
    W15                  OBUF (Prop_obuf_I_O)         2.218     4.520 r  L_OBUF_inst/O
                         net (fo=0)                   0.000     4.520    L
    W15                                                               r  L (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_gray_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.754ns  (logic 0.625ns (35.623%)  route 1.129ns (64.377%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.313     0.313 r  FSM_gray_state_reg[1]/Q
                         net (fo=5, routed)           0.522     0.835    state[1]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.215     1.050 r  FSM_gray_state[2]_i_2/O
                         net (fo=1, routed)           0.607     1.657    FSM_gray_state[2]_i_2_n_0
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.097     1.754 r  FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.754    next_state[2]
    SLICE_X0Y1           FDCE                                         r  FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            FSM_gray_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.750ns  (logic 0.880ns (50.296%)  route 0.870ns (49.704%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    U14                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.870     1.639    B_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.111     1.750 r  FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    next_state[1]
    SLICE_X0Y1           FDCE                                         r  FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            FSM_gray_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.736ns  (logic 0.866ns (49.895%)  route 0.870ns (50.105%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    U14                  IBUF (Prop_ibuf_I_O)         0.769     0.769 r  B_IBUF_inst/O
                         net (fo=3, routed)           0.870     1.639    B_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.097     1.736 r  FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.736    FSM_gray_state[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_gray_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.781ns (54.693%)  route 0.647ns (45.307%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.647     1.429    RST_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_gray_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_gray_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.781ns (54.693%)  route 0.647ns (45.307%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.647     1.429    RST_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_gray_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            FSM_gray_state_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.781ns (54.693%)  route 0.647ns (45.307%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W16                  IBUF (Prop_ibuf_I_O)         0.781     0.781 f  RST_IBUF_inst/O
                         net (fo=3, routed)           0.647     1.429    RST_IBUF
    SLICE_X0Y1           FDCE                                         f  FSM_gray_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.438ns (32.939%)  route 0.892ns (67.061%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.341     0.341 f  FSM_gray_state_reg[0]/Q
                         net (fo=5, routed)           0.642     0.983    state[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.097     1.080 r  L_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.250     1.330    L_OBUF
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.438ns (32.939%)  route 0.892ns (67.061%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.341     0.341 f  FSM_gray_state_reg[0]/Q
                         net (fo=5, routed)           0.642     0.983    state[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.097     1.080 r  L_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.250     1.330    L_OBUF
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.330ns  (logic 0.438ns (32.939%)  route 0.892ns (67.061%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[0]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.341     0.341 f  FSM_gray_state_reg[0]/Q
                         net (fo=5, routed)           0.642     0.983    state[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.097     1.080 r  L_OBUF_inst_i_1/O
                         net (fo=5, routed)           0.250     1.330    L_OBUF
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 COUNT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.183ns (51.136%)  route 0.175ns (48.864%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  COUNT_OUT_reg[0]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COUNT_OUT_reg[0]/Q
                         net (fo=5, routed)           0.175     0.316    COUNT_OUT_reg[0]
    SLICE_X1Y1           LUT2 (Prop_lut2_I0_O)        0.042     0.358 r  COUNT_OUT[1]_i_1/O
                         net (fo=1, routed)           0.000     0.358    plusOp[1]
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.184ns (50.988%)  route 0.177ns (49.012%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  COUNT_OUT_reg[0]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COUNT_OUT_reg[0]/Q
                         net (fo=5, routed)           0.177     0.318    COUNT_OUT_reg[0]
    SLICE_X1Y1           LUT4 (Prop_lut4_I0_O)        0.043     0.361 r  COUNT_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     0.361    plusOp[3]
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.542%)  route 0.175ns (48.458%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  COUNT_OUT_reg[0]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 f  COUNT_OUT_reg[0]/Q
                         net (fo=5, routed)           0.175     0.316    COUNT_OUT_reg[0]
    SLICE_X1Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.361 r  COUNT_OUT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    plusOp[0]
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COUNT_OUT_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.258%)  route 0.177ns (48.742%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDCE                         0.000     0.000 r  COUNT_OUT_reg[0]/C
    SLICE_X1Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COUNT_OUT_reg[0]/Q
                         net (fo=5, routed)           0.177     0.318    COUNT_OUT_reg[0]
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.045     0.363 r  COUNT_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    COUNT_OUT[2]_i_1_n_0
    SLICE_X1Y1           FDCE                                         r  COUNT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.653%)  route 0.196ns (51.347%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_gray_state_reg[2]/Q
                         net (fo=5, routed)           0.083     0.224    state[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.269 f  COUNT_OUT[3]_i_2/O
                         net (fo=4, routed)           0.114     0.382    COUNT_OUT[3]_i_2_n_0
    SLICE_X1Y1           FDCE                                         f  COUNT_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.653%)  route 0.196ns (51.347%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_gray_state_reg[2]/Q
                         net (fo=5, routed)           0.083     0.224    state[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.269 f  COUNT_OUT[3]_i_2/O
                         net (fo=4, routed)           0.114     0.382    COUNT_OUT[3]_i_2_n_0
    SLICE_X1Y1           FDCE                                         f  COUNT_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.653%)  route 0.196ns (51.347%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_gray_state_reg[2]/Q
                         net (fo=5, routed)           0.083     0.224    state[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.269 f  COUNT_OUT[3]_i_2/O
                         net (fo=4, routed)           0.114     0.382    COUNT_OUT[3]_i_2_n_0
    SLICE_X1Y1           FDCE                                         f  COUNT_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            COUNT_OUT_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.653%)  route 0.196ns (51.347%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[2]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_gray_state_reg[2]/Q
                         net (fo=5, routed)           0.083     0.224    state[2]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.269 f  COUNT_OUT[3]_i_2/O
                         net (fo=4, routed)           0.114     0.382    COUNT_OUT[3]_i_2_n_0
    SLICE_X1Y1           FDCE                                         f  COUNT_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_gray_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.227ns (55.906%)  route 0.179ns (44.094%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 f  FSM_gray_state_reg[1]/Q
                         net (fo=5, routed)           0.179     0.307    state[1]
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.099     0.406 r  FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.406    FSM_gray_state[0]_i_1_n_0
    SLICE_X0Y1           FDCE                                         r  FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_gray_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.230ns (56.229%)  route 0.179ns (43.771%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE                         0.000     0.000 r  FSM_gray_state_reg[1]/C
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_gray_state_reg[1]/Q
                         net (fo=5, routed)           0.179     0.307    state[1]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.102     0.409 r  FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.409    next_state[1]
    SLICE_X0Y1           FDCE                                         r  FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





