// Seed: 3062834527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1'd0;
  uwire id_5;
  assign id_3 = 1;
  assign id_5 = id_3;
  wire id_6;
endmodule
module module_1 ();
  wire id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input uwire id_4,
    output wire id_5,
    input wor id_6,
    output supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
