

================================================================
== Vitis HLS Report for 'PE_8_4_pack_49'
================================================================
* Date:           Thu Sep  7 08:23:00 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      773|      773|  7.730 us|  7.730 us|  773|  773|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |      771|      771|         5|          1|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_02 = alloca i32 1"   --->   Operation 8 'alloca' 'k_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%C_out_out_0 = alloca i32 1"   --->   Operation 9 'alloca' 'C_out_out_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_10_4, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_fifo_10_3, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_11, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %A_fifo_3_10, void @empty_54, i32 0, i32 0, void @empty_43, i32 0, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln7 = store i10 0, i10 %k_02" [systolic_array.cpp:7]   --->   Operation 14 'store' 'store_ln7' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [systolic_array.cpp:7]   --->   Operation 15 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k = load i10 %k_02" [systolic_array.cpp:7]   --->   Operation 16 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%icmp_ln7 = icmp_eq  i10 %k, i10 768" [systolic_array.cpp:7]   --->   Operation 17 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%k_237 = add i10 %k, i10 1" [systolic_array.cpp:7]   --->   Operation 19 'add' 'k_237' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.body.split, void %for.end.loopexit" [systolic_array.cpp:7]   --->   Operation 20 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln7 = store i10 %k_237, i10 %k_02" [systolic_array.cpp:7]   --->   Operation 21 'store' 'store_ln7' <Predicate = (!icmp_ln7)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 22 [1/1] (3.63ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %A_fifo_3_10" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (3.63ns)   --->   "%tmp_335 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %B_fifo_10_3" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'read' 'tmp_335' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %tmp_335, i32 4, i32 7"   --->   Operation 24 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i8 %tmp_335"   --->   Operation 25 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%pack_b = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i4.i9.i4, i4 %tmp3, i9 0, i4 %trunc_ln674"   --->   Operation 26 'bitconcatenate' 'pack_b' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %tmp"   --->   Operation 27 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln232_208 = sext i17 %pack_b"   --->   Operation 28 'sext' 'sext_ln232_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [4/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_208, i25 %sext_ln232"   --->   Operation 29 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %A_fifo_3_11, i8 %tmp" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %B_fifo_10_4, i8 %tmp_335" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 31 'write' 'write_ln174' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 32 [3/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_208, i25 %sext_ln232"   --->   Operation 32 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 33 [2/4] (2.15ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_208, i25 %sext_ln232"   --->   Operation 33 'mul' 'ret_V' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%C_out_out_0_load_208 = load i48 %C_out_out_0" [systolic_array.cpp:17]   --->   Operation 45 'load' 'C_out_out_0_load_208' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln17 = ret i48 %C_out_out_0_load_208" [systolic_array.cpp:17]   --->   Operation 46 'ret' 'ret_ln17' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%C_out_out_0_load = load i48 %C_out_out_0"   --->   Operation 34 'load' 'C_out_out_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [systolic_array.cpp:8]   --->   Operation 35 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [systolic_array.cpp:7]   --->   Operation 36 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/4] (0.00ns) (root node of the DSP)   --->   "%ret_V = mul i25 %sext_ln232_208, i25 %sext_ln232"   --->   Operation 37 'mul' 'ret_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i25.i32.i32, i25 %ret_V, i32 13, i32 24"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln674_176 = trunc i25 %ret_V"   --->   Operation 39 'trunc' 'trunc_ln674_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_189 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i1.i12.i12.i12, i1 0, i12 %tmp_s, i12 0, i12 %trunc_ln674_176"   --->   Operation 40 'bitconcatenate' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i37 %tmp_189"   --->   Operation 41 'zext' 'zext_ln886' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (3.10ns)   --->   "%add_ln886 = add i48 %C_out_out_0_load, i48 %zext_ln886"   --->   Operation 42 'add' 'add_ln886' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln7 = store i48 %add_ln886, i48 %C_out_out_0" [systolic_array.cpp:7]   --->   Operation 43 'store' 'store_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln7 = br void %for.body" [systolic_array.cpp:7]   --->   Operation 44 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_fifo_3_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_3_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_10_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_02                 (alloca           ) [ 010000]
C_out_out_0          (alloca           ) [ 011111]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
specinterface_ln0    (specinterface    ) [ 000000]
store_ln7            (store            ) [ 000000]
br_ln7               (br               ) [ 000000]
k                    (load             ) [ 000000]
icmp_ln7             (icmp             ) [ 011110]
empty                (speclooptripcount) [ 000000]
k_237                (add              ) [ 000000]
br_ln7               (br               ) [ 000000]
store_ln7            (store            ) [ 000000]
tmp                  (read             ) [ 000000]
tmp_335              (read             ) [ 000000]
tmp3                 (partselect       ) [ 000000]
trunc_ln674          (trunc            ) [ 000000]
pack_b               (bitconcatenate   ) [ 000000]
sext_ln232           (sext             ) [ 010111]
sext_ln232_208       (sext             ) [ 010111]
write_ln174          (write            ) [ 000000]
write_ln174          (write            ) [ 000000]
C_out_out_0_load     (load             ) [ 000000]
specpipeline_ln8     (specpipeline     ) [ 000000]
specloopname_ln7     (specloopname     ) [ 000000]
ret_V                (mul              ) [ 000000]
tmp_s                (partselect       ) [ 000000]
trunc_ln674_176      (trunc            ) [ 000000]
tmp_189              (bitconcatenate   ) [ 000000]
zext_ln886           (zext             ) [ 000000]
add_ln886            (add              ) [ 000000]
store_ln7            (store            ) [ 000000]
br_ln7               (br               ) [ 000000]
C_out_out_0_load_208 (load             ) [ 000000]
ret_ln17             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_fifo_3_10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_3_11">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_3_11"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_10_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_fifo_10_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_10_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i4.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i1.i12.i12.i12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="k_02_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_02/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="C_out_out_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C_out_out_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_335_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_335/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln174_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln174_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln7_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="10" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="k_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="k_237_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_237/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln7_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp3_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="4" slack="0"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln674_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="pack_b_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="17" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="4" slack="0"/>
<pin id="142" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="pack_b/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln232_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln232_208_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="17" slack="0"/>
<pin id="153" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln232_208/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="C_out_out_0_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="48" slack="4"/>
<pin id="157" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="25" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln674_176_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="25" slack="0"/>
<pin id="169" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_176/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_189_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="37" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="0" index="4" bw="12" slack="0"/>
<pin id="176" dir="1" index="5" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_189/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln886_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="37" slack="0"/>
<pin id="184" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln886/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln886_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="48" slack="0"/>
<pin id="188" dir="0" index="1" bw="37" slack="0"/>
<pin id="189" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln886/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln7_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="48" slack="0"/>
<pin id="194" dir="0" index="1" bw="48" slack="4"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="C_out_out_0_load_208_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="48" slack="3"/>
<pin id="199" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_out_out_0_load_208/4 "/>
</bind>
</comp>

<comp id="200" class="1007" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="17" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="k_02_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_02 "/>
</bind>
</comp>

<comp id="215" class="1005" name="C_out_out_0_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="48" slack="3"/>
<pin id="217" dir="1" index="1" bw="48" slack="3"/>
</pin_list>
<bind>
<opset="C_out_out_0 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln7_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="3"/>
<pin id="224" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="226" class="1005" name="sext_ln232_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="25" slack="1"/>
<pin id="228" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232 "/>
</bind>
</comp>

<comp id="231" class="1005" name="sext_ln232_208_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="25" slack="1"/>
<pin id="233" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln232_208 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="70" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="76" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="76" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="136"><net_src comp="76" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="123" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="133" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="70" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="137" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="164"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="177"><net_src comp="56" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="158" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="181"><net_src comp="167" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="185"><net_src comp="170" pin="5"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="155" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="151" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="147" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="207"><net_src comp="200" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="211"><net_src comp="62" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="218"><net_src comp="66" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="221"><net_src comp="215" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="225"><net_src comp="106" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="147" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="234"><net_src comp="151" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="200" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_3_11 | {2 }
	Port: B_fifo_10_4 | {2 }
 - Input state : 
	Port: PE_8_4_pack.49 : A_fifo_3_10 | {2 }
	Port: PE_8_4_pack.49 : B_fifo_10_3 | {2 }
  - Chain level:
	State 1
		store_ln7 : 1
		k : 1
		icmp_ln7 : 2
		k_237 : 2
		br_ln7 : 3
		store_ln7 : 3
	State 2
		pack_b : 1
		sext_ln232_208 : 2
		ret_V : 3
	State 3
	State 4
		ret_ln17 : 1
	State 5
		tmp_s : 1
		trunc_ln674_176 : 1
		tmp_189 : 2
		zext_ln886 : 3
		add_ln886 : 4
		store_ln7 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |       k_237_fu_112      |    0    |    0    |    13   |
|          |     add_ln886_fu_186    |    0    |    0    |    55   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln7_fu_106     |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_200       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |      tmp_read_fu_70     |    0    |    0    |    0    |
|          |    tmp_335_read_fu_76   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_82 |    0    |    0    |    0    |
|          | write_ln174_write_fu_90 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       tmp3_fu_123       |    0    |    0    |    0    |
|          |       tmp_s_fu_158      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln674_fu_133   |    0    |    0    |    0    |
|          |  trunc_ln674_176_fu_167 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      pack_b_fu_137      |    0    |    0    |    0    |
|          |      tmp_189_fu_170     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln232_fu_147    |    0    |    0    |    0    |
|          |  sext_ln232_208_fu_151  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln886_fu_182    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    79   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  C_out_out_0_reg_215 |   48   |
|   icmp_ln7_reg_222   |    1   |
|     k_02_reg_208     |   10   |
|sext_ln232_208_reg_231|   25   |
|  sext_ln232_reg_226  |   25   |
+----------------------+--------+
|         Total        |   109  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_200 |  p0  |   2  |  17  |   34   ||    9    |
| grp_fu_200 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   50   ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   79   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   109  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   109  |   97   |
+-----------+--------+--------+--------+--------+
