<div id="pf20b" class="pf w0 h0" data-page-no="20b"><div class="pc pc20b w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg20b.png"/><div class="t m0 x10e h8 y6c3 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">See the chip configuration section for the source of sample/</div><div class="t m0 x3e hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">window input.</div><div class="t m0 x9 hf y505 ff3 fs5 fc0 sc0 ls0 ws0">The analog comparator block is powered and active. CMPO may be optionally inverted,</div><div class="t m0 x9 hf y629 ff3 fs5 fc0 sc0 ls0 ws0">but is not subject to external sampling or filtering. Both window control and filter blocks</div><div class="t m0 x9 hf y62a ff3 fs5 fc0 sc0 ls0 ws0">are completely bypassed. SCR[COUT] is updated continuously. The path from</div><div class="t m0 x9 hf yabd ff3 fs5 fc0 sc0 ls0 ws0">comparator input pins to output pin is operating in combinational unclocked mode.</div><div class="t m0 x9 hf y644 ff3 fs5 fc0 sc0 ls0 ws0">COUT and COUTA are identical.</div><div class="t m0 x9 hf yad5 ff3 fs5 fc0 sc0 ls0 ws0">For control configurations which result in disabling the filter block, see the <span class="fc1">Filter Block</span></div><div class="t m0 x9 hf yad6 ff3 fs5 fc1 sc0 ls0 ws0">Bypass Logic<span class="fc0"> diagram.</span></div><div class="t m0 x9 h1b y2e2d ff1 fsc fc0 sc0 ls0 ws0">29.8.1.3<span class="_ _b"> </span>Sampled, Non-Filtered mode (#s 3A &amp; 3B)</div><div class="c x4b y2e2e w50 h127"><div class="t m3f xad h12e y2e2f ff2 fs8a fc0 sc0 ls224">+<span class="fs8b ls0 ws0"> </span></div><div class="t m3f xf0 h12e y2e30 ff2 fs8a fc0 sc0 ls0">-</div><div class="t m0 x62 h26 y2e31 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>RQ</div><div class="t m0 x0 h7 y2e32 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NP</div><div class="t m0 x0 h7 y2e33 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NM</div><div class="t m0 x106 h26 y2e34 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _5"></span>TE<span class="_ _16"></span>R<span class="_ _153"></span>_C<span class="_ _154"></span>N<span class="_ _5"></span>T</div><div class="t m0 x17 h26 y2e35 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>NV</div><div class="t m0 xa4 h26 y2e36 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>UT</div><div class="t m0 x71 h26 y2e0b ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>OUT</div><div class="t m0 xee h7 y2e37 ff2 fs4 fc0 sc0 ls0 ws190">O<span class="_ _153"></span>P<span class="_ _154"></span>E</div><div class="t m0 x4 h4 y2e0a ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x15e h26 y2ce3 ff2 fsf fc0 sc0 ls0 ws1bf">S<span class="_ _154"></span>E</div><div class="t m0 x6a h27 y2e38 ff2 fs4 fc0 sc0 ls0 ws0">C<span class="_ _153"></span>M<span class="_ _155"></span>P<span class="_ _124"></span>O<span class="_ _16"></span> <span class="_ _16"></span>to<span class="ff3 fs2"> </span></div><div class="t m0 x6a h7 y2e39 ff2 fs4 fc0 sc0 ls0 ws190">P<span class="_ _124"></span>A<span class="_ _155"></span>D</div><div class="t m0 x102 h7 y2e3a ff2 fs4 fc0 sc0 ls0 ws3aa">C<span class="_ _153"></span>O<span class="_ _153"></span>UT<span class="_ _153"></span>A <span class="fs2 v20">1</span></div><div class="t m0 x15f h4 y2e3b ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x1f h26 y2e3c ff2 fsf fc0 sc0 ls0 ws1bf">WE</div><div class="t m0 x12a h4 y2e3d ff2 fs2 fc0 sc0 ls0">0</div><div class="t m0 xce h7 y2cef ff2 fs4 fc0 sc0 ls0 ws190">S<span class="_ _124"></span>E<span class="_ _16"></span>=1</div><div class="t m0 x106 h7 y2e3e ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>G<span class="_ _153"></span>M<span class="_ _155"></span>UX</div><div class="t m0 x9e h26 y2e3f ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>S</div><div class="t m0 x4 h26 y2e40 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER</div><div class="t m0 x125 h7 y2e41 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x11 h7 y2e42 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 xf0 h128 y2e43 ff2 fs87 fc0 sc0 ls0">+</div><div class="t m3d xf0 h129 y2e44 ff2 fs88 fc0 sc0 ls0">-</div><div class="t m0 x142 h27 y2e45 ff2 fsf fc4 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x15f h27 y2e46 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>O<span class="_ _153"></span>S<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x10a h12f y2e47 ff2 fs8c fc0 sc0 ls0">0x01</div><div class="t m0 x150 h26 y2e34 ff2 fsf fc0 sc0 ls0 ws3ab">I<span class="_ _5"></span>E<span class="_ _16"></span>R<span class="_ _153"></span>/F CF<span class="_ _153"></span>R<span class="_ _153"></span>/F</div><div class="t m0 x4 h27 y2e48 ff2 fsf fc0 sc0 ls0 ws1bf">WI<span class="_ _5"></span>NDO<span class="_ _16"></span>W/S<span class="_ _154"></span>A<span class="_ _5"></span>M<span class="_ _155"></span>P<span class="_ _154"></span>L<span class="_ _155"></span>E<span class="ff3 fs2 ls225 ws0"> <span class="ff2 ls0 v8">1 <span class="_ _133"> </span><span class="v15">0 </span></span></span></div><div class="t m40 x50 h130 y2e49 ff2 fs8d fc0 sc0 ls0">EN,PMODE,HYSTCTR[1:0]</div><div class="t m0 x127 hec y2e4a ff2 fs43 fc4 sc0 ls0 ws0">divided </div><div class="t m0 x127 hec y2d04 ff2 fs43 fc4 sc0 ls0 ws0">bus </div><div class="t m0 x127 hec y2e4b ff2 fs43 fc4 sc0 ls0">clock</div><div class="t m0 x8c hec y2e4c ff2 fs43 fc0 sc0 ls0">CMPO</div><div class="t m0 x118 h26 y2e4d ff2 fsf fc4 sc0 ls0 ws0">bus clock</div><div class="t m0 x1d hec y2e4e ff2 fs43 fc0 sc0 ls0 ws0">Internal bus</div><div class="t m0 x19 hec y2e4f ff2 fs43 fc0 sc0 ls0">Polarity</div><div class="t m0 x4a h131 y2e50 ff2 fs43 fc0 sc0 ls0 ws3c0">select <span class="fc4 v25">Window</span></div><div class="t m0 xfa hec y2e51 ff2 fs43 fc4 sc0 ls0">control</div><div class="t m0 xe9 hec y2e52 ff2 fs43 fc0 sc0 ls0">Filter</div><div class="t m0 xfd h132 y2e53 ff2 fs43 fc0 sc0 ls0 ws3c1">block <span class="v2">Interrupt</span></div><div class="t m0 xb3 hec y2e54 ff2 fs43 fc0 sc0 ls0">control</div><div class="t m0 x101 hec y2e55 ff2 fs43 fc0 sc0 ls0 ws0">To other SOC functions</div><div class="t m0 x5f hec y2e56 ff2 fs43 fc4 sc0 ls0">Clock</div><div class="t m0 xd1 hec y2e57 ff2 fs43 fc4 sc0 ls0">prescaler</div></div><div class="t m0 x97 h9 y2e58 ff1 fs2 fc0 sc0 ls0 ws0">Figure 29-16. Sampled, Non-Filtered (# 3A): sampling point externally driven</div><div class="t m0 x9 hf y2e59 ff3 fs5 fc0 sc0 ls0 ws0">In Sampled, Non-Filtered mode, the analog comparator block is powered and active. The</div><div class="t m0 x9 hf y2e5a ff3 fs5 fc0 sc0 ls0 ws0">path from analog inputs to COUTA is combinational unclocked. Windowing control is</div><div class="t m0 x9 hf y2e5b ff3 fs5 fc0 sc0 ls0 ws0">completely bypassed. COUTA is sampled whenever a rising-edge is detected on the filter</div><div class="t m0 x9 hf y2e5c ff3 fs5 fc0 sc0 ls0 ws0">block clock input.</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 29 Comparator (CMP)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>523</div><a class="l" href="#pf200" data-dest-detail='[512,"XYZ",null,161.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:477.458000px;bottom:563.800000px;width:67.284000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf200" data-dest-detail='[512,"XYZ",null,161.4,null]'><div class="d m1" style="border-style:none;position:absolute;left:54.000000px;bottom:547.800000px;width:76.608000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
