INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_bus_0_0/sim/design_lab1_bus_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_lab1_bus_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_i21143_0_0/sim/design_lab1_i21143_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_lab1_i21143_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.ip_user_files/bd/design_lab1/sim/design_lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.srcs/sources_1/bd/design_lab1/hdl/design_lab1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_lab1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mada/Documents/an4/smp/lab1_smp/lab1_smp.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
