* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Nov 15 2024 21:13:15

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1439/5280
Used Logic Tile: 298/660
Used IO Cell:    13/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_100mhz_0
Clock Source: GB_BUFFER_clk_12mhz_THRU_CO GB_BUFFER_red_c_g_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 619
Fanout to Tile: 158

Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 2

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 1


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
29|   1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 5 0 0 0 0 8 4 0 0 0 0 0 0 0 0 6 0 0 0 0 0 0 0   
25|   0 8 7 6 1 0 1 3 0 0 1 0 0 0 0 0 8 0 0 0 0 0 0 0   
24|   1 8 8 7 8 0 5 8 0 0 0 0 2 0 8 4 8 0 0 0 0 0 0 1   
23|   3 4 4 8 8 0 0 1 1 1 0 0 2 1 8 6 8 0 0 0 0 0 0 0   
22|   7 6 2 8 1 0 0 0 0 0 0 0 3 0 8 5 3 0 0 0 0 0 0 0   
21|   0 3 1 0 0 0 0 0 0 0 0 1 0 2 8 8 5 0 0 0 0 0 0 0   
20|   2 5 8 1 0 0 1 0 1 0 0 0 0 2 1 8 7 0 0 0 0 0 0 0   
19|   1 8 8 4 0 0 1 0 0 0 0 2 8 3 2 8 5 0 0 0 0 0 0 0   
18|   2 4 8 3 1 0 1 0 0 0 1 0 8 8 2 8 8 0 0 0 0 0 0 0   
17|   1 5 8 3 0 0 3 0 0 0 2 2 8 8 6 8 8 4 0 0 0 0 0 0   
16|   5 5 6 1 1 0 6 0 8 1 7 7 8 8 7 8 8 4 0 0 0 0 0 0   
15|   7 5 6 0 1 0 8 0 8 0 8 8 3 8 7 8 8 5 0 0 0 0 0 0   
14|   8 7 4 4 0 0 8 5 8 1 8 3 4 8 7 2 4 6 0 1 0 0 0 0   
13|   8 1 5 3 0 0 8 8 8 1 8 3 6 8 6 6 6 8 0 3 0 0 0 0   
12|   8 3 2 0 0 0 1 8 4 2 1 4 6 6 6 8 4 8 0 0 0 0 0 0   
11|   1 0 0 0 0 0 3 8 4 6 7 4 7 4 6 8 5 8 0 1 0 0 0 0   
10|   8 0 0 0 0 0 2 6 3 8 8 6 8 7 5 8 7 5 0 1 0 0 0 0   
 9|   8 0 0 0 0 0 5 8 4 8 8 5 8 8 8 8 8 5 0 1 0 0 0 0   
 8|   0 0 0 0 0 0 3 3 7 8 8 3 8 8 7 8 8 6 0 1 0 0 0 0   
 7|   0 0 0 0 1 0 2 3 3 6 2 1 6 8 7 8 8 3 0 0 0 0 0 0   
 6|   0 0 0 0 1 0 2 6 7 2 3 1 1 7 1 5 1 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 3 6 8 4 2 3 2 2 1 2 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 3 5 8 2 1 1 3 1 2 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 2 8 8 4 2 3 2 1 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 4 8 3 0 0 2 5 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 8 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.83

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  2  0  0  0  0  0  1  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  5  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  8  0  0  0  0 17 13  0  0  0  0  0  0  0  0 13  0  0  0  0  0  0  0    
25|     0 17 18 17  3  0  4  7  0  0  1  0  0  0  0  0 17  0  0  0  0  0  0  0    
24|     2 16 16 10 19  0  8 24  0  0  0  0  3  0 10  8 17  0  0  0  0  0  0  3    
23|     4 13  8  9 23  0  0  4  1  4  0  0  5  1  9 14 17  0  0  0  0  0  0  0    
22|    14 15  6 16  0  0  0  0  0  0  0  0  4  0  9 11  7  0  0  0  0  0  0  0    
21|     0 10  1  0  0  0  0  0  0  0  0  1  0  4 10 18  5  0  0  0  0  0  0  0    
20|     8 14 22  1  0  0  1  0  1  0  0  0  0  6  1 18  7  0  0  0  0  0  0  0    
19|     2 19 24  4  0  0  1  0  0  0  0  1 17  9  4 17  8  0  0  0  0  0  0  0    
18|     3 16 24  3  1  0  3  0  0  0  3  0 17 19  6 13 13  0  0  0  0  0  0  0    
17|     4 17 23  3  0  0  3  0  0  0  3  5 17 18 14 12 16 10  0  0  0  0  0  0    
16|     8 17 22  4  1  0 13  0 16  1 14 15 16 19 17 15 16  6  0  0  0  0  0  0    
15|    22  8  9  0  1  0 17  0 16  0 16 18 10 17 16 17 16  7  0  0  0  0  0  0    
14|    24 10  7  7  0  0 17 11 16  3 16  9 12 17 17  5 10 13  0  3  0  0  0  0    
13|    24  4  8  6  0  0 17 18 16  2 16  7 13 17 16 12 14 17  0  3  0  0  0  0    
12|    23  7  5  0  0  0  3 18  9  4  1 12 11 17 11 18  9 17  0  0  0  0  0  0    
11|     2  0  0  0  0  0  5 17  9 13 15 13 11 15 18 18 11 17  0  1  0  0  0  0    
10|    16  0  0  0  0  0  4 15  7 15 17 17 15 15  9 17 15 11  0  3  0  0  0  0    
 9|    20  0  0  0  0  0 11 22  9 23 17  6 23 17 13 15 17 11  0  3  0  0  0  0    
 8|     0  0  0  0  0  0  7 10 19 24 18 10 24 17 15 23 17 13  0  3  0  0  0  0    
 7|     0  0  0  0  3  0  5  7  7 13  5  4  8 18 11 24 18  7  0  0  0  0  0  0    
 6|     0  0  0  0  4  0  5 13 15  5  5  4  2 11  3  7  3  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  7 11 17  9  7  8  6  3  3  5  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  9  9 17  5  3  3  8  1  5  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  7 15 18  5  3  7  4  3  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  9 23  7  0  0  7 12  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0 24  4  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.71

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     0  2  0  0  0  0  0  1  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
29|     2  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  6  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  9  0  0  0  0 24 13  0  0  0  0  0  0  0  0 18  0  0  0  0  0  0  0    
25|     0 17 24 22  3  0  4  7  0  0  1  0  0  0  0  0 24  0  0  0  0  0  0  0    
24|     2 16 17 13 24  0 20 24  0  0  0  0  5  0 16 11 24  0  0  0  0  0  0  3    
23|     6 16  8  9 23  0  0  4  1  4  0  0  7  1 16 18 24  0  0  0  0  0  0  0    
22|    27 21  6 18  0  0  0  0  0  0  0  0  5  0 16 13  9  0  0  0  0  0  0  0    
21|     0 10  1  0  0  0  0  0  0  0  0  1  0  4 16 24  5  0  0  0  0  0  0  0    
20|     8 18 22  1  0  0  1  0  1  0  0  0  0  6  1 24  7  0  0  0  0  0  0  0    
19|     2 28 24  4  0  0  1  0  0  0  0  2 24 11  4 23  8  0  0  0  0  0  0  0    
18|     3 16 24  3  1  0  3  0  0  0  3  0 24 31  8 20 13  0  0  0  0  0  0  0    
17|     4 17 23  3  0  0  6  0  0  0  4  6 24 32 24 18 16 16  0  0  0  0  0  0    
16|    20 20 22  4  1  0 18  0 16  1 14 21 21 25 24 23 16  9  0  0  0  0  0  0    
15|    22 20  9  0  1  0 24  0 16  0 16 24 11 24 28 27 17  8  0  0  0  0  0  0    
14|    24 28  7  7  0  0 24 13 16  3 16 10 13 24 27  5 12 18  0  3  0  0  0  0    
13|    24  4 11  9  0  0 24 24 16  2 17  9 18 23 20 14 18 24  0  6  0  0  0  0    
12|    23 11  7  0  0  0  3 24 12  8  1 13 20 19 20 24 12 24  0  0  0  0  0  0    
11|     2  0  0  0  0  0  5 23 12 22 21 14 23 15 21 24 17 24  0  1  0  0  0  0    
10|    22  0  0  0  0  0  8 18 11 15 24 22 15 21 17 23 21 17  0  3  0  0  0  0    
 9|    23  0  0  0  0  0 15 27 14 23 24 11 23 24 26 15 24 19  0  3  0  0  0  0    
 8|     0  0  0  0  0  0  9 11 23 24 24 12 24 24 23 23 24 20  0  3  0  0  0  0    
 7|     0  0  0  0  3  0  6 10 11 18  6  4 17 24 23 24 24  9  0  0  0  0  0  0    
 6|     0  0  0  0  4  0  6 21 21  6  9  4  2 23  3 12  3  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0 11 20 24 14  7 11  6  6  3  8  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0 10 17 24  6  3  3  9  1  5  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  7 15 24 10  5  9  6  3  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0 12 23  9  0  0  7 18  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0 24  4  3  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 13.80

***** Run Time Info *****
Run Time:  1
