 
                              Fusion Compiler (TM)

             Version U-2022.12-SP4 for linux64 - Jun 29, 2023 -SLE

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Loading user preference file /home1/BPD20/SiddharthSahu/.synopsys_fc_gui/preferences.tcl
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
source -echo ./setup.tcl
lappend search_path scripts design_data
set TECH_FILE     "../ref/tech/saed32nm_1p9m.tf"
set REFLIB        "../ref/CLIBs"
set REFERENCE_LIBRARY [join "
    $REFLIB/saed32_hvt.ndm
    $REFLIB/saed32_lvt.ndm
    $REFLIB/saed32_rvt.ndm
    $REFLIB/saed32_sram_lp.ndm
"]
../ref/CLIBs/saed32_hvt.ndm ../ref/CLIBs/saed32_lvt.ndm ../ref/CLIBs/saed32_rvt.ndm ../ref/CLIBs/saed32_sram_lp.ndm
create_lib -technology $TECH_FILE -ref_libs $REFERENCE_LIBRARY router.dlib
Information: Loading technology file '/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/ref/tech/saed32nm_1p9m.tf' (FILE-007)
{router.dlib}
analyze -format verilog [glob router_rtl/*.v]
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Compiling source file ./router_rtl/router_fifo.v
Compiling source file ./router_rtl/router_fsm.v
Compiling source file ./router_rtl/router_reg.v
Compiling source file ./router_rtl/router_sync.v
Compiling source file ./router_rtl/router_top.v
Presto compilation completed successfully.
Elapsed = 00:00:00.14, CPU = 00:00:00.01
1
elaborate router_top
Presto compilation completed successfully. (router_top)
Information: Elaborating HDL template WORK:router_fifo instantiated from 'router_top'. (ELAB-193)

Inferred memory devices in process
        in routine router_fifo line 29 in file
                './router_rtl/router_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   lfd_state_t_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_fifo line 38 in file
                './router_rtl/router_fifo.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      data_out_reg       | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine router_fifo line 51 in file
                './router_rtl/router_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  144  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_fifo line 79 in file
                './router_rtl/router_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   wr_pointer_reg    | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_fifo line 87 in file
                './router_rtl/router_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   rd_pointer_reg    | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_fifo line 98 in file
                './router_rtl/router_fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      count_reg      | Flip-flop |   7   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred tri-state devices in process
        in routine router_fifo line 38 in file
                './router_rtl/router_fifo.v'.
============================================
| Register Name |       Type       | Width |
============================================
| data_out_tri  | Tri-State Buffer |   8   |
============================================
Presto compilation completed successfully. (router_fifo)
Information: Elaborating HDL template WORK:router_reg instantiated from 'router_top'. (ELAB-193)

Inferred memory devices in process
        in routine router_reg line 23 in file
                './router_rtl/router_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_reg_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_reg      | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_reg line 45 in file
                './router_rtl/router_reg.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| low_packet_valid_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine router_reg line 57 in file
                './router_rtl/router_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   parity_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_reg line 70 in file
                './router_rtl/router_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   int_parity_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_reg line 87 in file
                './router_rtl/router_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       err_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_reg line 104 in file
                './router_rtl/router_reg.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ext_parity_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_reg)
Information: Elaborating HDL template WORK:router_sync instantiated from 'router_top'. (ELAB-193)

Statistics for case statements in always block at line 33 in file
        './router_rtl/router_sync.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine router_sync line 22 in file
                './router_rtl/router_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   data_in_tmp_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_sync line 75 in file
                './router_rtl/router_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  soft_reset_0_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_sync line 105 in file
                './router_rtl/router_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  soft_reset_1_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine router_sync line 135 in file
                './router_rtl/router_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  soft_reset_2_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count2_reg      | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_sync)
Information: Elaborating HDL template WORK:router_fsm instantiated from 'router_top'. (ELAB-193)
Warning:  ./router_rtl/router_fsm.v:120: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:121: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:122: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:123: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:124: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:127: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:128: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:129: signed to unsigned assignment occurs. (VER-318)
Warning:  ./router_rtl/router_fsm.v:84: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 42 in file
        './router_rtl/router_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            45            |    auto/auto     |
===============================================
  state register: PS

Inferred memory devices in process
        in routine router_fsm line 31 in file
                './router_rtl/router_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PS_reg        | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (router_fsm)
Number of modules read: 5
Top level ports:        43
Total in all modules
  Ports:                143
  Nets:                 1211
  Instances:            861
Elapsed = 00:00:00.19, CPU = 00:00:00.17
1
set_top_module router_top
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Information: Added key list 'DesignWare' to design 'router_top'. (DWS-0216)
Elapsed = 00:00:00.46, CPU = 00:00:00.35
1
read_parasitic_tech -layermap ../ref/tech/saed32nm_tf_itf_tluplus.map -tlup ../ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd -name maxTLU
1
read_parasitic_tech -layermap ../ref/tech/saed32nm_tf_itf_tluplus.map -tlup ../ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd -name minTLU
1
report_lib -parasitic_tech router.dlib
****************************************
Report : library
Library: router.dlib
Version: U-2022.12-SP4
Date   : Sun Jun 23 23:25:49 2024
****************************************

Full name: /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router.dlib:router.dlib
File name: /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/router.dlib
Design count: 1
No timing data.


Parasitic tech data:
----------------------------------------
 Parasitic tech name:            maxTLU
 Parasitic itf technology name:  saed32nm_1p9m_Cmax
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     ../ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd
 Parasitic canonical file name:  /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/ref/tech/saed32nm_1p9m_Cmax.lv.nxtgrd

----------------------------------------
 Parasitic tech name:            minTLU
 Parasitic itf technology name:  saed32nm_1p9m_Cmin
 Parasitic tech type:            TLUPLUS
 Parasitic source file name:     ../ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd
 Parasitic canonical file name:  /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/ref/tech/saed32nm_1p9m_Cmin.lv.nxtgrd




1
load_upf ./design_data/router.upf
Information: Loading UPF file '/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/design_data/router.upf' (FILE-007)
create_supply_net VDD
create_supply_net VSS
create_supply_set ss_main -function {power VDD} -function {ground VSS}
create_power_domain PD_TOP  -supply {primary ss_main}
create_supply_port VDD -domain PD_TOP -direction in
create_supply_port VSS -domain PD_TOP -direction in
connect_supply_net VDD -ports VDD
connect_supply_net VSS -ports VSS
set_design_attributes -elements {.} -attribute correlated_supply_group {*}
add_power_state -supply ss_main -state ON  { -supply_expr { power == {FULL_ON 0.95 0.95 1.16} && ground == {FULL_ON 0.0} } }
create_power_state_group PST
add_power_state -group PST \
        -state RUN   {-logic_expr { ss_main==ON }}
1
commit_upf
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Power intent has been successfully committed. (UPF-072)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
1
fc_shell> gui_show_man_page check_mv_design
fc_shell> 
check_mv_design
****************************************
Report : check_mv_design
Design : router_top
Version: U-2022.12-SP4
Date   : Sun Jun 23 23:31:42 2024
****************************************

---------- Power domain rule ----------
No errors or warnings.

---------- Supply set rule ----------
No errors or warnings.

---------- Supply net rule ----------
No errors or warnings.

---------- Supply port rule ----------
No errors or warnings.

---------- Isolation strategy rule ----------
No errors or warnings.

---------- Level shifter strategy rule ----------
No errors or warnings.

---------- Retention strategy rule ----------
No errors or warnings.

---------- Power switch strategy rule ----------
No errors or warnings.

---------- Repeater rule ----------
No errors or warnings.

---------- Terminal boundary rule ----------
No errors or warnings.

---------- Isolation cell rule ----------
No errors or warnings.

---------- Level shifter cell rule ----------
No errors or warnings.

---------- Retention cell rule ----------
No errors or warnings.

---------- Switch cell rule ----------
No errors or warnings.

---------- PGMUX rule ----------
No errors or warnings.

---------- Diode cell rule ----------
No errors or warnings.

---------- Model rule ----------
No errors or warnings.

---------- Isolation rule ----------
No errors or warnings.

---------- Voltage shifting rule ----------
No errors or warnings.

---------- Tie-off connection rule ----------
No errors or warnings.

---------- Analog net rule ----------
No errors or warnings.

---------- Physical block pin rule ----------
No errors or warnings.

---------- PG pin rule ----------
No errors or warnings.

---------- Signal pin rule ----------
No errors or warnings.

---------- Summary ----------
Information: Total 0 error(s) and 0 warning(s) from check_mv_design. (MV-082)
1
get_lib_cells -filter "function_id==a0.0"
{saed32_hvt|saed32_hvt_std/TIEH_HVT saed32_lvt|saed32_lvt_std/TIEH_LVT saed32_rvt|saed32_rvt_std/TIEH_RVT}
get_lib_cells -filter "function_id==Ia0.0"
{saed32_hvt|saed32_hvt_std/TIEL_HVT saed32_lvt|saed32_lvt_std/TIEL_LVT saed32_rvt|saed32_rvt_std/TIEL_RVT}
set_dont_touch [get_lib_cells */TIE*] false
1
set_lib_cell_purpose -include optimization [get_lib_cells */TIE*]
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEH_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TIEL_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEH_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:TIEL_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEH_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:TIEL_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
1
source -echo ./design_data/mcmm_router.tcl
puts "RM-info : Running script [info script]\n"
RM-info : Running script /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/design_data/mcmm_router.tcl

##########################################################################################
# Tool: Fusion Compiler
# Script: mcmm_risc_core.tcl
# Applies MCMM constraints
##########################################################################################
remove_scenarios -all
remove_modes -all
remove_corners -all
set m_constr(func)         "router_m_func.tcl"
set c_constr(ss_125c)      "router_c_ss_125c.tcl"
set s_constr(func.ss_125c) "router_s_func.ss_125c.tcl"
########################################
## Mode, corner and scenario creation
########################################
foreach m [array names m_constr] {
        create_mode $m
}
foreach c [array names c_constr] {
        create_corner $c
}
foreach s [array names s_constr] {
        lassign [split $s "."] m c
        create_scenario -name $s -mode $m -corner $c
}
Created scenario func.ss_125c for mode func and corner ss_125c
All analysis types are activated.
########################################
## Populate modes, corners and scenarios
########################################
foreach m [array names m_constr] {
        current_mode $m
        source $m_constr($m)
}
foreach c [array names c_constr] {
        current_corner $c
        source $c_constr($c)
}
foreach s [array names s_constr] {
        current_scenario $s
        source $s_constr($s)
}
Warning: No port objects matched 'clk' (SEL-004)
Error: Nothing matched for port_pin_list (SEL-005)
Information: Timer using 1 threads
########################################
## Configure scenarios
########################################
set_scenario_status func.ss_125c -hold false
Scenario func.ss_125c (mode func corner ss_125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
set_scenario_status func.ss_125c -leakage_power false -dynamic_power false
Scenario func.ss_125c (mode func corner ss_125c) is active for setup/max_transition/max_capacitance/min_capacitance analysis.
set_scenario_status func.ss_125c -leakage_power true -dynamic_power true
Scenario func.ss_125c (mode func corner ss_125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
puts "RM-info : Completed script [info script]\n"
RM-info : Completed script /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/design_data/mcmm_router.tcl

read_sdc ./constraint/router.sdc
Information: Loading SDC version 2.1 file '/home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/constraint/router.sdc' (FILE-007)
Warning: Redefining clock 'router_clock'.  
        Previously defined at: /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/design_data/router_m_func.tcl, line 10; /home1/BPD20/SiddharthSahu/VLSI_PD/Fusion_compiler_labs/FC_LABS/router/design_data/router_s_func.ss_125c.tcl, line 11 (UIC-034)
1
compile_fusion -from initial_map -to initial_map
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -from initial_map -to initial_map' (FLW-8000)
Information: Time: 2024-06-24 00:08:53 / Session: 1.08 hr / Command: 0.00 hr / Memory: 698 MB (FLW-8100)
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_map (FLW-8000)
Information: Time: 2024-06-24 00:08:54 / Session: 1.08 hr / Command: 0.00 hr / Memory: 820 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / MV Cell Insertion (FLW-8000)
Information: Time: 2024-06-24 00:08:55 / Session: 1.08 hr / Command: 0.00 hr / Memory: 856 MB (FLW-8100)
Information: Total 0 repeater cells have been inserted. (MV-054)
Information: Total 0 isolation cells have been inserted. (MV-054)
Information: Total 0 enable level shifter (as isolation) cells have been inserted. (MV-054)
Information: Total 0 level shifter cells have been inserted. (MV-054)
Information: Total 0 MV restriction buffer cells have been inserted. (MV-054)
Information: Result of compile_fusion / initial_map / MV Cell Insertion (FLW-8500)
Information: Total number of MV cells in the design. (MV-334)
-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / initial_map / MV Cell Insertion (FLW-8001)
Information: Time: 2024-06-24 00:08:55 / Session: 1.08 hr / Command: 0.00 hr / Memory: 856 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-06-24 00:08:55 / Session: 1.08 hr / Command: 0.00 hr / Memory: 856 MB (FLW-8100)
Information: The hierarchy FSM is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy REGISTER is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy SYNCHRONIZER is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy FIFO_0 is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy FIFO_1 is ungrouped due to auto_ungrouping. (UNG-1001)
Information: The hierarchy FIFO_2 is ungrouped due to auto_ungrouping. (UNG-1001)
Information: 6 of 6 hierarchies are ungrouped. Use report_ungroup for a list. (UNG-1003)
Information: Result of compile_fusion / initial_map / Auto Ungroup (FLW-8500)
Information: Ungroup Summary Report (UNG-1007)
-------------------------------------------------------------------
Hierarchy                                                 Count
-------------------------------------------------------------------
Auto ungrouped hierarchies                                  6
-------------------------------------------------------------------
Information: The register FIFO_0/data_out_tri_enable_reg[6] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_0/data_out_tri_enable_reg[5] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_0/data_out_tri_enable_reg[4] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_0/data_out_tri_enable_reg[3] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_0/data_out_tri_enable_reg[2] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_0/data_out_tri_enable_reg[1] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_0/data_out_tri_enable_reg[0] is removed because it is merged to register FIFO_0/data_out_tri_enable_reg[7]. (SQM-4102)
Information: The register FIFO_2/lfd_state_t_reg is removed because it is merged to register FIFO_1/lfd_state_t_reg. (SQM-4102)
Information: The register FIFO_0/lfd_state_t_reg is removed because it is merged to register FIFO_1/lfd_state_t_reg. (SQM-4102)
Information: The register FIFO_2/data_out_tri_enable_reg[6] is removed because it is merged to register FIFO_2/data_out_tri_enable_reg[7]. (SQM-4102)
Information: Register Bits Before Sharing = 600, After Sharing = 577, Savings = 23 (SQM-2000)
Information: 13 out of 23 SQM-4102 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.YsfpCZ:1) (MSG-3913)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Ending   compile_fusion / initial_map / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-06-24 00:08:59 / Session: 1.08 hr / Command: 0.00 hr / Memory: 904 MB (FLW-8100)

Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting compile_fusion / initial_map / Early Logic Optimization (FLW-8000)
Information: Time: 2024-06-24 00:08:59 / Session: 1.08 hr / Command: 0.00 hr / Memory: 904 MB (FLW-8100)
Information: Identified 2 crossbars in module 'router_top'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Timer using 1 threads
Information: Ending   compile_fusion / initial_map / Early Logic Optimization (FLW-8001)
Information: Time: 2024-06-24 00:09:02 / Session: 1.09 hr / Command: 0.00 hr / Memory: 914 MB (FLW-8100)

Information: Starting compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8000)
Information: Time: 2024-06-24 00:09:02 / Session: 1.09 hr / Command: 0.00 hr / Memory: 914 MB (FLW-8100)
Information: Added key list 'DesignWare' to design 'router_top'. (DWS-0216)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Warning: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: Sequential element 'REGISTER/ext_parity_reg[7]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[6]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[5]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[4]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[3]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[2]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[1]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'REGISTER/ext_parity_reg[0]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'FIFO_0/data_out_reg[7]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Warning: Sequential element 'FIFO_0/data_out_reg[6]' of module 'router_top' is mapped to library cell 'SDFFSSRX1_RVT' or its equivalents, which have multiple input ports defined as nextstate:data. This may result in synchronous input nets swapped. (SQM-1047)
Information: 23 out of 33 SQM-1047 messages were not printed due to limit 10 (after 'compile_fusion' at fc_shell-be-2.YsfpCZ:1) (MSG-3913)
Information: Ending   compile_fusion / initial_map / High-Level Optimization and Technology Mapping (FLW-8001)
Information: Time: 2024-06-24 00:09:07 / Session: 1.09 hr / Command: 0.00 hr / Memory: 914 MB (FLW-8100)

Information: Register Bits Before Sharing = 544, After Sharing = 544, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / initial_map / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-06-24 00:09:07 / Session: 1.09 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)
Information: Ending   compile_fusion / initial_map / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-06-24 00:09:07 / Session: 1.09 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)

Information: Result of compile_fusion / initial_map / Clock Gate Insertion (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          68 |            569 |        569
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |     2 |        2
 Minimum Bitwidth Not Met.                                 |     6 |        6
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       7365.35           -        1408              1.09       932
Information: Ending   compile_fusion / initial_map (FLW-8001)
Information: Time: 2024-06-24 00:09:07 / Session: 1.09 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / initial_map: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    10    33 10 SQM-1047  WARNING   Warning: Sequential element 'FIFO_0/data_out_reg[6]' of modu... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    34    24  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    46    59  3        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 59 error&warning MSGs observed during compile_fusion / initial_map (MSG-3103)

Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: No site rows found in floorplan. (LGL-397)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M1' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M2' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M3' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M4' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M5' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M6' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M7' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M8' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'M9' setting 'routing-direction' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'routing-direction' is not valid (NEX-001)
Warning: No site rows found in floorplan. (LGL-397)
Information: Total 2 MV-027 violations. (MV-080)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              PD_TOP
                                0.0000      0.0000
                                0.0000      0.0001
                                0.0001      0.0001
                                0.0001      0.0000

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.YsfpCZ:1) (MSG-3913)
Information: Timer using 1 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 8 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 6 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     2     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  1 SQM-1074  WARNING   Warning: Shift register Inferencing is enabled so only head ... (MSG-3032)
Information:    10    33 10 SQM-1047  WARNING   Warning: Sequential element 'FIFO_0/data_out_reg[6]' of modu... (MSG-3032)
Information:     1     1  1 SQM-1040  WARNING   Warning: No cell bus will be mapped to multibit because ther... (MSG-3032)
Information:    36    35  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    30    30  0 NEX-001   WARNING   Warning: Technology layer 'MRDL' setting 'routing-direction'... (MSG-3032)
Information:    80   102  3        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 102 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_map -to initial_map' (FLW-8001)
Information: Time: 2024-06-24 00:09:08 / Session: 1.09 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)
1
compile_fusion -from logic_opto -to logic_opto
Warning: No site rows found in floorplan. (LGL-397)
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Information: Starting 'compile_fusion -from logic_opto -to logic_opto' (FLW-8000)
Information: Time: 2024-06-24 00:12:24 / Session: 1.14 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)
Warning: No site rows found in floorplan. (LGL-397)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
Warning: No site rows found in floorplan. (LGL-397)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / logic_opto (FLW-8000)
Information: Time: 2024-06-24 00:12:25 / Session: 1.14 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Warning: Auto deriving 'horizontal' routing direction for layer 'M1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M2'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M3'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M4'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M5'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M6'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M7'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'M8'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'M9'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'MRDL'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 10448.875977 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 101.992} {102.448 101.992} {102.448 0} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Starting compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2024-06-24 00:12:25 / Session: 1.14 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          68 |            569 |        569
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |     2 |        2
 Minimum Bitwidth Not Met.                                 |     6 |        6
--------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2024-06-24 00:12:25 / Session: 1.14 hr / Command: 0.00 hr / Memory: 933 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: Starting compile_fusion / logic_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-06-24 00:12:25 / Session: 1.14 hr / Command: 0.00 hr / Memory: 948 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Ending   compile_fusion / logic_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-06-24 00:12:29 / Session: 1.14 hr / Command: 0.00 hr / Memory: 972 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Register Retiming (FLW-8000)
Information: Time: 2024-06-24 00:12:29 / Session: 1.14 hr / Command: 0.00 hr / Memory: 972 MB (FLW-8100)
Information: Result of compile_fusion / logic_opto / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   compile_fusion / logic_opto / Register Retiming (FLW-8001)
Information: Time: 2024-06-24 00:12:38 / Session: 1.15 hr / Command: 0.00 hr / Memory: 972 MB (FLW-8100)

Information: Register Bits Before Sharing = 3, After Sharing = 3, Savings = 0 (SQM-2000)
Information: Starting compile_fusion / logic_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-06-24 00:12:41 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1010 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: Ending   compile_fusion / logic_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-06-24 00:12:42 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1010 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8000)
Information: Time: 2024-06-24 00:12:42 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1010 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 10448.875977 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 101.992} {102.448 101.992} {102.448 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        10448.9   { {0 0} {0 101.992} {102.448 101.992} {102.448 0} }
die   auto-floorplan        10448.9   { {0 0} {0 101.992} {102.448 101.992} {102.448 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                   43                43                43                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (1) (FLW-8001)
Information: Time: 2024-06-24 00:12:42 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1010 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Early Placement (FLW-8000)
Information: Time: 2024-06-24 00:12:42 / Session: 1.15 hr / Command: 0.00 hr / Memory: 1010 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1469
Timing factor = 1
Non-default weight range: (0.894274, 2.68282)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.64768e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Early Placement (FLW-8001)
Information: Time: 2024-06-24 00:12:42 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-06-24 00:12:43 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-06-24 00:12:43 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (1) (FLW-8000)
Information: Time: 2024-06-24 00:12:43 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (1) (FLW-8001)
Information: Time: 2024-06-24 00:12:43 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-06-24 00:12:43 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)

Information: Starting compile_fusion / logic_opto / Logic Simplification (2) (FLW-8000)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)
Information: Ending   compile_fusion / logic_opto / Logic Simplification (2) (FLW-8001)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: Starting compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1010 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.67%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 10495.384766 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 101.992} {102.904 101.992} {102.904 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
router_top             M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 -1.368} {102.903 -1.064} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 -1.368} {102.903 -1.064} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 -1.368} {102.903 -1.064} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 -1.368} {102.903 -1.064} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 103.056} {102.903 103.360} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 103.056} {102.903 103.360} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 103.056} {102.903 103.360} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 103.056} {102.903 103.360} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 103.056} {102.903 103.360} on layer M2. (ZRT-625)
Warning: Master cell router_top has duplicated redundant library pin shapes at {0.001 103.056} {102.903 103.360} on layer M2. (ZRT-625)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 14331 
Printing options for 'route.common.*'
common.clock_topology                                   :        normal              
common.single_connection_to_pins                        :        off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.deterministic                                    :        on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-1.67um,-1.67um,104.58um,103.66um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   51  Proc 14334 
Net statistics:
Total number of nets to route for block pin placement     = 43
Number of interface nets to route for block pin placement = 43
Net length statistics: 
Net Count(Ignore Fully Rted) 86, Total Half Perimeter Wire Length (HPWL) 5297 microns
HPWL   0 ~   50 microns: Net Count       37     Total HPWL          265 microns
HPWL  50 ~  100 microns: Net Count        4     Total HPWL          274 microns
HPWL 100 ~  200 microns: Net Count       45     Total HPWL         4759 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   50  Alloctr   51  Proc 14334 
Number of partitions: 1 (1 x 1)
Size of partitions: 34 gCells x 33 gCells
Average gCell capacity  20.97    on layer (1)    M1
Average gCell capacity  20.53    on layer (2)    M2
Average gCell capacity  10.48    on layer (3)    M3
Average gCell capacity  10.26    on layer (4)    M4
Average gCell capacity  5.21     on layer (5)    M5
Average gCell capacity  5.12     on layer (6)    M6
Average gCell capacity  2.58     on layer (7)    M7
Average gCell capacity  2.53     on layer (8)    M8
Average gCell capacity  1.30     on layer (9)    M9
Average gCell capacity  0.59     on layer (10)   MRDL
Average number of tracks per gCell 21.03         on layer (1)    M1
Average number of tracks per gCell 20.59         on layer (2)    M2
Average number of tracks per gCell 10.55         on layer (3)    M3
Average number of tracks per gCell 10.32         on layer (4)    M4
Average number of tracks per gCell 5.30  on layer (5)    M5
Average number of tracks per gCell 5.18  on layer (6)    M6
Average number of tracks per gCell 2.70  on layer (7)    M7
Average number of tracks per gCell 2.62  on layer (8)    M8
Average number of tracks per gCell 1.36  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 11220
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 14334 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 14334 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 14334 
Number of partitions: 1 (1 x 1)
Size of partitions: 34 gCells x 33 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc   15 
[End of Blocked Pin Detection] Total (MB): Used   62  Alloctr   63  Proc 14349 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 34 gCells x 33 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   62  Alloctr   63  Proc 14349 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 366.48
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 141.24
Initial. Layer M3 wire length = 225.24
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 67
Initial. Via VIA12SQ_C count = 43
Initial. Via VIA23SQ_C count = 24
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc   15 
[End of Whole Chip Routing] Total (MB): Used   62  Alloctr   63  Proc 14349 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc   15 
[End of Global Routing] Total (MB): Used   62  Alloctr   63  Proc 14349 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 14349 
CPU Time for Global Route: 00:00:00.13u 00:00:00.01s 00:00:00.13e: 
Number of block ports: 43
Number of block pin locations assigned from router: 43
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 43
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.13u 00:00:00.01s 00:00:00.14e: 
Information: Result of compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan        10495.4   { {0 0} {0 101.992} {102.904 101.992} {102.904 0} }
die   auto-floorplan        10495.4   { {0 0} {0 101.992} {102.904 101.992} {102.904 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                   43                43                43                 0
-------------------------------------------------------------------------------
Information: Ending   compile_fusion / logic_opto / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1036 MB (FLW-8100)

Information: Secondary PG:  Secondary PG connections completed (FLW-1247)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -       7416.68           -        1405              1.15      1036
Information: Ending   compile_fusion / logic_opto (FLW-8001)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1036 MB (FLW-8100)

Information: >>>>>>> 6 unique error and warning message tags while observing compile_fusion / logic_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell router_top has duplicated redundant lib... (MSG-3032)
Information:    12    12  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    38    36  0        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 36 error&warning MSGs observed during compile_fusion / logic_opto (MSG-3103)

Information: Total 2 MV-027 violations. (MV-080)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              PD_TOP
                                0.0000      0.0000
                                0.0000      101.9920
                                102.9040    101.9920
                                102.9040    0.0000

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.vhLXbB:1) (MSG-3913)
Information: Timer using 1 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 7 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     1     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10    10  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    10    10  0 ZRT-625   WARNING   Warning: Master cell router_top has duplicated redundant lib... (MSG-3032)
Information:    50    13  0 LGL-397   WARNING   Warning: No site rows found in floorplan. (LGL-397)             (MSG-3032)
Information:    12    12  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    88    49  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 49 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from logic_opto -to logic_opto' (FLW-8001)
Information: Time: 2024-06-24 00:12:45 / Session: 1.15 hr / Command: 0.01 hr / Memory: 1036 MB (FLW-8100)
1
initialize_floorplan -boundary {{44.063 -4.318} {166.534 94.804}} -core_offset {3}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 61.10%
Unplacing all cells...
Information: Extraction observers are detached as design net change threshold is reached.
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
set_app_options -name place.coarse.fix_hard_macros -value false
place.coarse.fix_hard_macros false
set_app_options -name plan.place.auto_create_blockages -value auto
plan.place.auto_create_blockages auto
create_placement -floorplan
Information: The command 'create_placement' cleared the undo history. (UNDO-016)
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2024-06-24 00:14:03 / Session: 1.17 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
Warning: Did not find any buffer or inverter whose reference library cell site matches the block site. (DPP-235)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: mavenserver-RH3
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for router_top, hor/vert channel sizes are 6.688/6.688
Placing top level std cells.
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 00:14:04 2024
****************************************
  ==================
  Note: Ignoring violations of fixed cells or between fixed pairs of cells. 
        To include violations of / between fixed cells, disable -ignore_fixed. 
  ==================

  Wire length report (all)
  ==================
  wire length in design router_top: 22427.289 microns.
    number of nets with unassigned pins: 43
  wire length in design router_top (see through blk pins): 22427.289 microns.
  ------------------
  Total wire length: 22427.289 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design router_top:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design router_top:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design router_top: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view router_top_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:00.39. (DPUI-902)
Information: CPU time for create_placement : 00:00:00.36. (DPUI-903)
Information: Peak memory usage for create_placement : 1036 MB. (DPUI-904)
Information: Ending   'create_placement' (FLW-8001)
Information: Time: 2024-06-24 00:14:04 / Session: 1.17 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
1
compile_fusion -from initial_place -to initial_place
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -from initial_place -to initial_place' (FLW-8000)
Information: Time: 2024-06-24 00:19:10 / Session: 1.25 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place (FLW-8000)
Information: Time: 2024-06-24 00:19:12 / Session: 1.25 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_place / Initial Placement (FLW-8000)
Information: Time: 2024-06-24 00:19:12 / Session: 1.25 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (no caps)
Number of nets: 1470, of which 1401 non-clock nets
Number of nets with 0 toggle rate: 9
Max toggle rate = 0.4, average toggle rate = 0.0145245
Max non-clock toggle rate = 0.0352376
eLpp weight range = (0, 27.5396)
*** 4 nets are filtered out

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1470
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.805891, 3.55985)
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 17% done.
coarse place 33% done.
Information: Coarse placer weighted wire length estimate = 1.89038e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
----------------------------------------------------------------
----------------------------------------------------------------
running create_placement
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2
Info: e-eLpp used with low effort

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.
****** eLpp weights (no caps)
Number of nets: 1470, of which 1401 non-clock nets
Number of nets with 0 toggle rate: 9
Max toggle rate = 0.4, average toggle rate = 0.0145245
Max non-clock toggle rate = 0.0352376
eLpp weight range = (0, 27.5396)
*** 4 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1470
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.805891, 3.55985)
Information: Automatic repeater spreading is enabled.
Restructuring in 1 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'ss_125c' for buffer aware analysis.
DTDP placement: scenario=func.ss_125c
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 0% done.
Selected 0 sequential cells for slack balancing.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.86851e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Stored 0 bounds for preserving balanced registers 
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
----------------------------------------------------------------
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.PgTfPC:1) (MSG-3913)
Information: Ending   compile_fusion / initial_place / Initial Placement (FLW-8001)
Information: Time: 2024-06-24 00:19:14 / Session: 1.26 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)

Information: Placing unplaced pins (AFP-1007)
Information: Ending   compile_fusion / initial_place (FLW-8001)
Information: Time: 2024-06-24 00:19:14 / Session: 1.26 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    16     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    16     4  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during compile_fusion / initial_place (MSG-3103)

Information: Total 2 MV-027 violations. (MV-080)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              PD_TOP
                                44.0630     -4.3180
                                44.0630     94.3300
                                166.4230    94.3300
                                166.4230    -4.3180

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.PgTfPC:1) (MSG-3913)
Information: Timer using 1 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 2 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     6     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    16     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    22     6  0        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_place -to initial_place' (FLW-8001)
Information: Time: 2024-06-24 00:19:14 / Session: 1.26 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2024-06-24 00:19:14 / Session: 1.26 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 

Min routing layer: M1
Max routing layer: MRDL


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 45 top cell ports with no pins. (ZRT-027)

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
router_top             M2      MRDL    MRDL     Not allowed

Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   45  Alloctr   46  Proc 14357 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (39.39um,-8.99um,171.21um,99.48um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   50  Proc 14357 
Net statistics:
Total number of nets to route for block pin placement     = 45
Number of interface nets to route for block pin placement = 45
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 86, Total Half Perimeter Wire Length (HPWL) 5781 microns
HPWL   0 ~   50 microns: Net Count       39     Total HPWL          296 microns
HPWL  50 ~  100 microns: Net Count        2     Total HPWL          137 microns
HPWL 100 ~  200 microns: Net Count       45     Total HPWL         5348 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   50  Alloctr   51  Proc 14357 
Number of partitions: 1 (1 x 1)
Size of partitions: 41 gCells x 34 gCells
Average gCell capacity  20.97    on layer (1)    M1
Average gCell capacity  21.12    on layer (2)    M2
Average gCell capacity  10.44    on layer (3)    M3
Average gCell capacity  10.54    on layer (4)    M4
Average gCell capacity  5.24     on layer (5)    M5
Average gCell capacity  5.27     on layer (6)    M6
Average gCell capacity  2.59     on layer (7)    M7
Average gCell capacity  2.63     on layer (8)    M8
Average gCell capacity  1.29     on layer (9)    M9
Average gCell capacity  0.63     on layer (10)   MRDL
Average number of tracks per gCell 21.03         on layer (1)    M1
Average number of tracks per gCell 21.17         on layer (2)    M2
Average number of tracks per gCell 10.53         on layer (3)    M3
Average number of tracks per gCell 10.61         on layer (4)    M4
Average number of tracks per gCell 5.29  on layer (5)    M5
Average number of tracks per gCell 5.32  on layer (6)    M6
Average number of tracks per gCell 2.68  on layer (7)    M7
Average number of tracks per gCell 2.68  on layer (8)    M8
Average number of tracks per gCell 1.35  on layer (9)    M9
Average number of tracks per gCell 0.68  on layer (10)   MRDL
Number of gCells = 13940
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   50  Alloctr   51  Proc 14357 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   50  Alloctr   51  Proc 14357 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   50  Alloctr   51  Proc 14357 
Number of partitions: 1 (1 x 1)
Size of partitions: 41 gCells x 34 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   62  Alloctr   63  Proc 14357 
Information: Using 1 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~862.0000um (257 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 41 gCells x 34 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   62  Alloctr   63  Proc 14357 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 867.01
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 493.88
Initial. Layer M3 wire length = 373.12
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 65
Initial. Via VIA12SQ_C count = 43
Initial. Via VIA23SQ_C count = 22
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   62  Alloctr   63  Proc 14357 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Global Routing] Total (MB): Used   62  Alloctr   63  Proc 14357 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 14357 
CPU Time for Global Route: 00:00:00.13u 00:00:00.00s 00:00:00.13e: 
Number of block ports: 43
Number of block pin locations assigned from router: 43
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 43
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.13u 00:00:00.00s 00:00:00.14e: 
Information: Ending   'place_pins' (FLW-8001)
Information: Time: 2024-06-24 00:19:14 / Session: 1.26 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
1
compile_fusion -from initial_drc -to initial_drc
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -from initial_drc -to initial_drc' (FLW-8000)
Information: Time: 2024-06-24 00:21:24 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_drc (FLW-8000)
Information: Time: 2024-06-24 00:21:25 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1036 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0264 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa8991a40): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa8991a40): 546
Total 0.0139 seconds to load 1405 cell instances into cellmap, 1405 cells are off site row
Moveable cells: 1405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1571, cell height 1.6720, cell area 5.2786 for total 1405 placed and application fixed cells
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: Starting compile_fusion / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2024-06-24 00:21:30 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1123 MB (FLW-8100)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: 1469 None; 0 M5; 0 M7; 0 M9; 0 Total
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Information: Pin clock_gate_FIFO_1/mem_reg_19/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_20/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_21/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_22/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_23/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_24/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_25/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_26/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_1/mem_reg_27/GCLK is on clock network. Skipping. (OPT-067)
Information: Pin clock_gate_FIFO_0/mem_reg_14/GCLK is on clock network. Skipping. (OPT-067)
Found 86 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1013.065186)

Processing Buffer Trees  (ROI) ... 

    [9]  10% ...
    [18]  20% ...
    [27]  30% ...
    [36]  40% ...
    [45]  50% ...
    [54]  60% ...
    [63]  70% ...
    [72]  80% ...
    [81]  90% ...
    [86] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           17
  Inverters:            2            2
------------ ------------ ------------
      Total:            2           19
------------ ------------ ------------

Number of Drivers Sized: 71 [82.56%]

                      P: 70 [81.40%]
                      N: 1 [1.16%]

WINFO: 1486 None; 0 M5; 0 M7; 0 M9; 0 Total
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
WINFO: 1486 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.95 sec ELAPSE 0 hr : 0 min : 0.95 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1150308 K / inuse 1129508 K
Information: Result of compile_fusion / initial_drc / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -        48       7521.90  345241760.00        1422              1.29      1123
Information: Ending   compile_fusion / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2024-06-24 00:21:32 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1123 MB (FLW-8100)

Information: Ending   compile_fusion / initial_drc (FLW-8001)
Information: Time: 2024-06-24 00:21:32 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1123 MB (FLW-8100)

Information: >>>>>>> 1 unique error and warning message tags while observing compile_fusion / initial_drc: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    18     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    18     2  0        1  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 2 error&warning MSGs observed during compile_fusion / initial_drc (MSG-3103)

Information: Total 2 MV-027 violations. (MV-080)

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              PD_TOP
                                44.0630     -4.3180
                                44.0630     94.3300
                                166.4230    94.3300
                                166.4230    -4.3180

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.QIFywN:1) (MSG-3913)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: Timer using 1 threads
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 2 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     8     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    18     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    26     4  0        2  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 4 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_drc -to initial_drc' (FLW-8001)
Information: Time: 2024-06-24 00:21:32 / Session: 1.29 hr / Command: 0.00 hr / Memory: 1123 MB (FLW-8100)
1
compile_fusion -from initial_opto -to initial_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -from initial_opto -to initial_opto' (FLW-8000)
Information: Time: 2024-06-24 00:25:23 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1123 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Information: Change threshold for extractor is reset. (FLW-1300)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / initial_opto (FLW-8000)
Information: Time: 2024-06-24 00:25:24 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1123 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0263 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: The net parasitics of block router_top are cleared. (TIM-123)
compile command begin                   CPU:   121 s (  0.03 hr )  ELAPSE:  4889 s (  1.36 hr )  MEM-PEAK:  1123 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Info: update em.

compile timing update complete          CPU:   122 s (  0.03 hr )  ELAPSE:  4890 s (  1.36 hr )  MEM-PEAK:  1123 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.4519       24  345241760
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.4519       24  345241760      7521.90       1422         17         57
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -       24       24  345241760      7521.90       1422
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
compile initialization complete         CPU:   124 s (  0.03 hr )  ELAPSE:  4892 s (  1.36 hr )  MEM-PEAK:  1123 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0308 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb0a73308): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb0a73308): 546
Total 0.0142 seconds to load 1422 cell instances into cellmap, 1403 cells are off site row
Moveable cells: 1422; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1637, cell height 1.6720, cell area 5.2897 for total 1422 placed and application fixed cells
Information: Starting compile_fusion / initial_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-06-24 00:25:30 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1137 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Ending   compile_fusion / initial_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-06-24 00:25:33 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1206 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Preconditioning Placement (FLW-8000)
Information: Time: 2024-06-24 00:25:33 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1206 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Start transferring placement data.
Added 0 bounds for preserving balanced registers
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 1486
Timing factor = 1
Non-default weight range: (0.903307, 2.70992)
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block router_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.58392e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Preconditioning Placement (FLW-8001)
Information: Time: 2024-06-24 00:25:34 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1222 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2024-06-24 00:25:34 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1222 MB (FLW-8100)
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.61940', effective utilization is '0.62303'. (OPT-055)
chip utilization before DTDP: 0.62
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0267 seconds to build cellmap data
Snapped 1422 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14575 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   32  Proc 14575 
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 14575 
Net statistics:
Total number of nets     = 1490
Number of nets to route  = 1486
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 1488, Total Half Perimeter Wire Length (HPWL) 23136 microns
HPWL   0 ~   50 microns: Net Count     1437     Total HPWL        18447 microns
HPWL  50 ~  100 microns: Net Count       32     Total HPWL         2377 microns
HPWL 100 ~  200 microns: Net Count       18     Total HPWL         2096 microns
HPWL 200 ~  300 microns: Net Count        1     Total HPWL          216 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   34  Proc 14575 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  4.38     on layer (1)    M1
Average gCell capacity  10.96    on layer (2)    M2
Average gCell capacity  5.47     on layer (3)    M3
Average gCell capacity  5.48     on layer (4)    M4
Average gCell capacity  2.73     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.35     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   34  Alloctr   35  Proc 14575 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   34  Alloctr   35  Proc 14575 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   34  Alloctr   35  Proc 14575 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   80 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  139  Proc 14656 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  139  Alloctr  140  Proc 14656 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    25 Max = 4 GRCs =    70 (0.72%)
Initial. H routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    59 (1.22%)
Initial. V routing: Overflow =    10 Max = 4 (GRCs =  1) GRCs =    11 (0.23%)
Initial. M1         Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.14%)
Initial. M2         Overflow =    10 Max = 4 (GRCs =  1) GRCs =    11 (0.23%)
Initial. M3         Overflow =     9 Max = 2 (GRCs =  1) GRCs =    52 (1.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25089.11
Initial. Layer M1 wire length = 418.65
Initial. Layer M2 wire length = 12095.08
Initial. Layer M3 wire length = 12269.69
Initial. Layer M4 wire length = 154.27
Initial. Layer M5 wire length = 151.41
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10360
Initial. Via VIA12SQ_C count = 5482
Initial. Via VIA23SQ_C count = 4826
Initial. Via VIA34SQ_C count = 38
Initial. Via VIA45SQ_C count = 14
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 00:25:34 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  139  Alloctr  140  Proc 14656 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     4 Max = 1 GRCs =     5 (0.05%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.10%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     4 Max = 1 (GRCs =  5) GRCs =     5 (0.10%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25141.22
phase1. Layer M1 wire length = 461.24
phase1. Layer M2 wire length = 12125.72
phase1. Layer M3 wire length = 12117.80
phase1. Layer M4 wire length = 184.87
phase1. Layer M5 wire length = 251.59
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 10407
phase1. Via VIA12SQ_C count = 5501
phase1. Via VIA23SQ_C count = 4806
phase1. Via VIA34SQ_C count = 64
phase1. Via VIA45SQ_C count = 36
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  107  Alloctr  107  Proc   80 
[End of Whole Chip Routing] Total (MB): Used  139  Alloctr  140  Proc 14656 

Congestion utilization per direction:
Average vertical track utilization   = 11.58 %
Peak    vertical track utilization   = 52.38 %
Average horizontal track utilization = 13.73 %
Peak    horizontal track utilization = 62.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc   80 
[End of Global Routing] Total (MB): Used  138  Alloctr  139  Proc 14656 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -24  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14656 
Using per-layer congestion maps for congestion reduction.
Information: 4.00% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.62 to 0.62. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 0 out of 1422 cells, ratio = 0.000000
----------------------------------------------------------------
----------------------------------------------------------------
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 1486, of which 1417 non-clock nets
Number of nets with 0 toggle rate: 9
Max toggle rate = 0.4, average toggle rate = 0.0144089
Max non-clock toggle rate = 0.0352376
eLpp weight range = (0, 10.0374)
*** 8 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 1486
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.798152, 2.43658)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ss_125c
Information: The net parasitics of block router_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.65, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 2.52936e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 1422 out of 1422 cells, ratio = 1.000000
Total displacement = 4826.167480(um)
Max displacement = 21.931000(um), REGISTER/header_reg[3] (51.247601, 14.151100, 0) => (67.551003, 24.946699, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      1.00(um)
  0 ~  20% cells displacement <=      1.51(um)
  0 ~  30% cells displacement <=      1.95(um)
  0 ~  40% cells displacement <=      2.39(um)
  0 ~  50% cells displacement <=      2.85(um)
  0 ~  60% cells displacement <=      3.47(um)
  0 ~  70% cells displacement <=      4.15(um)
  0 ~  80% cells displacement <=      5.03(um)
  0 ~  90% cells displacement <=      6.33(um)
  0 ~ 100% cells displacement <=     21.93(um)
----------------------------------------------------------------
Information: Ending   compile_fusion / initial_opto / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2024-06-24 00:25:36 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Warning: SCANDEF based Optimization skipped: No ScanDEF chains found. (DFT-1991)
Information: Starting compile_fusion / initial_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-06-24 00:25:36 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
COST: WSV 1
Information: Ending   compile_fusion / initial_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-06-24 00:25:36 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: Starting compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2024-06-24 00:25:36 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
min assign layer = M5
Corner Scaling is off, multiplier is 1.000000
Zbuf-HFS: gathering all scenarios
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0260 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xae536b28): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xae536b28): 546
Total 0.0139 seconds to load 1422 cell instances into cellmap, 1422 cells are off site row
Moveable cells: 1422; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1448, cell height 1.6720, cell area 5.2580 for total 1422 placed and application fixed cells
orb constraints: using power mt scenarios
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
GRE layer bins: None, M5, M7, M9
WINFO: 1486 None; 0 M5; 0 M7; 0 M9; 0 Total
Found 41 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 1 (1013.065186)

Processing Buffer Trees Incrementally (ROI) ... 

    [5]  10% ...
    [10]  20% ...
    [15]  30% ...
    [20]  40% ...
    [25]  50% ...
    [30]  60% ...
    [35]  70% ...
    [40]  80% ...
    [41] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            1
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            1
------------ ------------ ------------

Number of Drivers Sized: 40 [97.56%]

                      P: 40 [97.56%]
                      N: 0 [0.00%]

WINFO: 1487 None; 0 M5; 0 M7; 0 M9; 0 Total
WINFO: 1487 None; 0 M5; 0 M7; 0 M9; 0 Total
Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.49 sec ELAPSE 0 hr : 0 min : 0.49 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1333636 K / inuse 1197868 K
Information: Result of compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -        48       7519.87  338046656.00        1423              1.36      1302
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbe35a7e0): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbe35a7e0): 546
Total 0.0128 seconds to load 1423 cell instances into cellmap, 1422 cells are off site row
Moveable cells: 1423; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1606, cell height 1.6720, cell area 5.2845 for total 1423 placed and application fixed cells
INFO: total number of constant pins: 1255
INFO: constant pins which are scan-pins: 1154
INFO: constant pins that are not scan-pins: 101
Information: Ending   compile_fusion / initial_opto / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2024-06-24 00:25:37 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Information: Starting compile_fusion / initial_opto / Optimization (3) (FLW-8000)
Information: Time: 2024-06-24 00:25:37 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Starting compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8000)
Information: Time: 2024-06-24 00:25:37 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -        48       7554.18  359096576.00        1450              1.36      1302
Information: Ending   compile_fusion / initial_opto / Optimization (3) / Macro Skewing (FLW-8001)
Information: Time: 2024-06-24 00:25:37 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                       0.00        0.00         -        48       7554.18  359096576.00        1450              1.36      1302
Information: Result of compile_fusion / initial_opto / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 12
--------------------------------------------------------------------------------
                          Tool Gated Register Summary                           
--------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent 
                                    | Clock Gates |                | Bitwidth   
--------------------------------------------------------------------------------
Regular Clock Gating                |          68 |            569 |        569
--------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |     2 |        2
 Minimum Bitwidth Not Met.                                 |     6 |        6
--------------------------------------------------------------------------------
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
Information: Ending   compile_fusion / initial_opto / Optimization (3) (FLW-8001)
Information: Time: 2024-06-24 00:25:38 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: Timer using 1 threads
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894456787461  6.565921452941  9.017939905874  65.560874009339  8.634047177406  0.781371840852  7.442084111238  3.181151749079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  -1.424294166690  -9.687527999646  -6.131807332944  1.465789332247  8.763589326200  1.911353436960  20.897580109427  0.014596467028  4.045148644037  5.020606016976  6.345889929962
Warning: By turning on the ropt.skip_final_timing_update app option, you are skipping the full timing update at the end and the final qor printing. Doing so will make all timing values from this point not up-to-date until you run a full timing update!
compile command statistics  CPU=13 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=1.271 GB
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Compile-fusion command begin                   CPU:   135 s (  0.04 hr )  ELAPSE:  4903 s (  1.36 hr )  MEM-PEAK:  1302 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
Info: update em.

Compile-fusion timing update complete          CPU:   135 s (  0.04 hr )  ELAPSE:  4903 s (  1.36 hr )  MEM-PEAK:  1302 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3648       24  359096576
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3648       24  359096576      7554.18       1450         18         56
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -       24       24  359096576      7554.18       1450
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   137 s (  0.04 hr )  ELAPSE:  4906 s (  1.36 hr )  MEM-PEAK:  1302 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Starting compile_fusion / initial_opto / Optimization (4) (FLW-8000)
Information: Time: 2024-06-24 00:25:41 / Session: 1.36 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0273 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa74a00a8): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa74a00a8): 546
Total 0.0121 seconds to load 1450 cell instances into cellmap, 1422 cells are off site row
Moveable cells: 1450; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1159, cell height 1.6720, cell area 5.2098 for total 1450 placed and application fixed cells
Compile-fusion optimization Phase 3 Iter  1          0.00        0.00         -        47       7554.18  359096576.00        1450              1.36      1302
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -        47       7541.98  356801600.00        1450              1.36      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Information: Ending   compile_fusion / initial_opto / Optimization (4) (FLW-8001)
Information: Time: 2024-06-24 00:25:42 / Session: 1.36 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)


Information: Starting compile_fusion / initial_opto / Legalization (FLW-8000)
Information: Time: 2024-06-24 00:25:42 / Session: 1.36 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
=====> Processed 77 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1450        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1450
number of references:                77
number of site rows:                 59
number of locations attempted:    34059
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1450 (29676 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.519 um ( 0.31 row height)
rms weighted cell displacement:   0.519 um ( 0.31 row height)
max cell displacement:            1.992 um ( 1.19 row height)
avg cell displacement:            0.456 um ( 0.27 row height)
avg weighted cell displacement:   0.456 um ( 0.27 row height)
number of cells moved:             1393
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_731 (OR3X1_HVT)
  Input location: (140.931,15.2215)
  Legal location: (142.559,14.074)
  Displacement:   1.992 um ( 1.19 row height)
Cell: optlc_842 (TIEL_HVT)
  Input location: (101.367,54.202)
  Legal location: (101.367,55.874)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_838 (TIEL_HVT)
  Input location: (128.879,57.546)
  Legal location: (128.879,59.218)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_850 (TIEL_HVT)
  Input location: (66.711,12.402)
  Legal location: (66.711,14.074)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_839 (TIEL_HVT)
  Input location: (56.831,80.954)
  Legal location: (56.831,79.282)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_845 (TIEL_HVT)
  Input location: (129.335,84.298)
  Legal location: (129.335,82.626)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_853 (TIEL_HVT)
  Input location: (52.727,29.122)
  Legal location: (52.727,27.45)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_836 (TIEL_HVT)
  Input location: (51.815,55.874)
  Legal location: (51.815,54.202)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_841 (TIEL_HVT)
  Input location: (80.543,77.61)
  Legal location: (80.543,79.282)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_855 (TIEH_HVT)
  Input location: (73.095,7.386)
  Legal location: (73.095,5.714)
  Displacement:   1.672 um ( 1.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: Ending   compile_fusion / initial_opto / Legalization (FLW-8001)
Information: Time: 2024-06-24 00:25:42 / Session: 1.36 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)

Compile-fusion optimization Phase 7 Iter  1          0.00        0.00         -        47       7541.98  356801600.00        1450              1.36      1302
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)

Information: Starting compile_fusion / initial_opto / Optimization (5) (FLW-8000)
Information: Time: 2024-06-24 00:25:42 / Session: 1.36 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0257 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb0558000): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb0558000): 546
Total 0.0144 seconds to load 1450 cell instances into cellmap
Moveable cells: 1450; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.1109, cell height 1.6720, cell area 5.2014 for total 1450 placed and application fixed cells
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00         -        47       7541.98  356801600.00        1450              1.36      1302
INFO: total number of constant pins: 1255
INFO: constant pins which are scan-pins: 1154
INFO: constant pins that are not scan-pins: 101

Compile-fusion optimization Phase 10 Iter  1         0.00        0.00         -        47       7575.02  356801664.00        1476              1.36      1302
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00         -        47       7575.02  356801664.00        1476              1.36      1302

Compile-fusion optimization Phase 12 Iter  1         0.00        0.00         -        47       7575.02  356801664.00        1476              1.36      1302

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Information: CCD will use corner ss_125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 13 Iter  3         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 13 Iter  4         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 13 Iter  5         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 13 Iter  6         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 13 Iter  7         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302

Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 15 Iter  1         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 16 Iter  1         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        277.1          0.0             1537             1537           0
M5                          711.2         27.7                0                0           0
M7                         1078.8         27.7                0                0           0
M9                         1029.4         27.7                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Information: Skipping dirty design check since timing is met or no cells in design
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Information: CCD will use corner ss_125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter  2         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 17 Iter  3         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter  4         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter  5         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter  6         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter  7         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter  8         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter  9         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 10         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 11         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Information: CCD will use corner ss_125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 17 Iter 12         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 17 Iter 13         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 14         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 15         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 16         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 17         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 18         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 19         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 20         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 21         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 22         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 23         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 24         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Compile-fusion optimization Phase 17 Iter 25         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.ErKZwN:1) (MSG-3913)

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00         -        47       7568.92  356702592.00        1473              1.36      1302
INFO: New Levelizer turned on
Compile-fusion optimization Phase 19 Iter  2         0.00        0.00         -        47       7568.66  356670784.00        1473              1.36      1302
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 20 Iter  1         0.00        0.00         -        47       7565.87  356731776.00        1473              1.36      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 21 Iter  1         0.00        0.00         -        47       7565.87  356731776.00        1473              1.36      1302
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'ropt.rutil_density_threshold' to original value 'unset' (from current value '1.1', which is different from the scoped value '1.100000'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 22 Iter  1         0.00        0.00         -        47       7565.10  356745248.00        1472              1.36      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00         -        47       7565.10  356745248.00        1472              1.36      1302
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.7000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00357634 cumPct:    57.20 estdown: 0.00267585 cumUp:   39 numDown:   71 status= valid
Knee-Processing :  cumEst: 0.00625219 cumPct:   100.00 estdown: 0.00000000 cumUp:  801 numDown:    0 status= valid

Compile-fusion optimization Phase 24 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
LAO is disable, refresh para
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)

Compile-fusion optimization Phase 25 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        277.1          0.0             1536             1536           0
M5                          711.2         27.7                0                0           0
M7                         1078.8         27.7                0                0           0
M9                         1029.4         27.7                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 26 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302

Compile-fusion optimization Phase 27 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  2         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  3         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  4         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  5         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  6         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  7         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  8         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter  9         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter 10         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 27 Iter 11         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter 12         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter 13         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter 14         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter 15         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 27 Iter 16         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
INFO: New Levelizer turned on
Compile-fusion optimization Phase 29 Iter  2         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302
Compile-fusion optimization Phase 29 Iter  3         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00         -        47       7565.10  356708960.00        1472              1.37      1302

Information: Ending   compile_fusion / initial_opto / Optimization (5) (FLW-8001)
Information: Time: 2024-06-24 00:25:51 / Session: 1.37 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)


Compile-fusion optimization Phase 32 Iter  1         0.00        0.00         -        50       7565.10  356708960.00        1472              1.37      1302


Compile-fusion optimization complete                 0.00        0.00         -        49       7565.10  356708960.00        1472              1.37      1302
Information: The net parasitics of block router_top are cleared. (TIM-123)
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894456787461  6.565921443232  9.017939905874  66.945355609339  8.634040405133  0.781374640852  7.442084211238  3.181151649079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  -1.424294166690  -9.687527999646  -6.131807332944  1.465789332247  8.763589317591  1.911353436960  21.272061709427  0.014599795755  4.045141444037  5.020606116976  6.345889829962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  -3.284509689705  -9.611151337147  -0.128739789272  0.513553616982  7.835139052280  8.372511499733  69.016568244586  7.609485719461  3.894420364966  9.819990561759  1.487342687763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  -0.072343639122  -6.270037426705  -0.450494880240  3.928175031613  9.852544280889  0.210068510127  72.765956554570  7.466284722378  8.788123207826  8.572537584759  1.334187235409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  -4.740224050513  -6.567966315027  -5.706185726119  8.134463436181  4.723121207950  6.753659167486  39.762370795845  6.246629717161  2.738856939211  6.086734606504  8.868239194724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  -0.405169290953  -4.590768021970  -4.170951309159  0.006746754660  9.230842817706  9.005580846071  28.845384824446  3.794211447131  0.705596168271  6.012889517343  3.718515593956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  -6.656262409097  -9.409795658072  -6.136993213139  7.763512472170  9.625254987874  7.417692564932  57.673871017031  0.435889908263  6.662730826730  8.833425149383  2.924355816216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  -2.866938122019  -5.692842703132  -5.858445124802  5.513633759359  5.213535633843  4.512014304123  72.331972653000  5.220758264357  1.353453338724  6.508165285577  3.718843083731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  -7.011233181071  -7.845256174711  -0.998585247436  4.042329046769  7.943493478449  3.877017011999  14.577396450820  2.625722969114  0.179233742141  1.696279930334  1.418330137515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  -5.117746845773  -4.047317227472  -1.421981692074  0.044435541463  7.138041588778  4.361332491019  11.777518198206  1.031659328535  5.295760007259  5.477260163008  6.963362003103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  -0.874802289647  -3.823894501463  -8.324531710419  3.421607555657  8.038173966527  9.639289777774  76.455560410485  0.500750034780  5.658474445567  2.147546672894  4.543879216565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  -1.239640952744  -2.083411338318  -1.156049179699  2.250262232464  6.239500877662  3.702214869387  43.072110131424  2.940312790237  5.278033766131  8.072320941465  7.879327078763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  -5.006444137502  -0.605316076634  -5.884229062122  0.116797477596  7.847396904902  4.305673304023  12.547309203284  5.095543840261  1.512418770128  7.396893220513  5.512164427835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  -4.385364066981  -9.999761859148  -7.347087863210  6.393268167907  8.063326119411  4.288632787880  83.749432430072  3.435047017820  0.373304350450  4.947803903928  1.736311739852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  -8.088207926857  -2.536784859133  -4.182635509027  9.263774009823  6.528340852422  5.386748981676  90.861140074740  2.249251927117  9.662297575706  1.856262698134  4.610366414723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  -8.711939311608  -6.733806604886  -8.234594824589  0.240935084843  9.499448107495  4.902060201492  79.022459210405  1.691655325140  7.689356004170  9.512092090006  7.443541209230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  -5.451168371601  -2.888717443371  -8.510993056270  8.373363185277  2.683894803543  7.652118596953  52.644778146656  2.623746760059  7.955627026136  9.931132897763  5.100726309625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  -2.695826830883  -3.424349483292  -4.350216316918  3.179614542422  5.277311382062  1.040825119141  97.473710812866  9.380976986242  8.426178625858  4.450249525513  6.313598195213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  -3.318338824650  -8.164485677371  -8.848483831125  4.829360410550  3.386714177522  2.542125653166  45.573839327011  2.330566293415  2.560884410998  5.851475864042  3.276462297943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  -9.196142241169  -6.278130434141  -8.335537615565  0.943792389360  2.913670490534  5.902022520846  74.541548095117  7.467103210617  3.171311021421  9.815921240044  4.331419237138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  -5.623407359547  -7.269363108696  -3.367403203784  7.093643915702  7.411336382756  6.944248576650  87.969173010874  8.021542983262  8.944151838324  5.316105693421  6.051551078038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  -8.337845667214  -7.545872994454  -3.874616665921  2.178631417937  5.058743330950  8.009331463439  85.559684581239  6.408273952422  4.112420381156  0.490797492250  2.608329146239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  -8.996466231807  -2.329441565787  -9.322478863589  1.811223311351  0.369609863621  4.109429601484  78.451170045006  4.440021530044  3.169803545884  2.299622720116  7.950770467847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  -2.371470228739  -6.892720613551  -2.169827935139  8.268110772519  0.997333679920  8.244588360973  41.897969894385  3.649315329338  7.617638687347  0.877633606393  2.667674578063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  -3.267050550494  -7.802403028173  -6.316139952544  0.544102610066  1.101274944869  6.554572346653  31.926034788088  2.078914082975  7.847638534182  6.354091779263  7.726093736528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  -2.150275806185  -6.261198234461  -0.361814823121  0.715818153657  7.674860644501  0.795847224697  81.874968738711  9.392862596172  8.065185068234  5.947246390240  9.336843939499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  -9.219704270951  -2.091590106744  -3.546609330842  6.814261405588  3.460719552802  4.824448979456  08.174666705451  1.682462522227  7.173570918510  9.939563208373  3.617857272683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  -5.580726236993  -1.131397863510  -0.721709725254  7.515949817690  0.649322435651  1.017033643513  83.785982662695  8.267054343863  3.493979124350  2.162160683179  6.121429725277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  -6.031325958445  -0.248025613631  -3.593595313535  4.075636912012  8.041234901461  2.653002122000  76.346827353318  3.387992018503  4.855810918848  4.837312754829  3.680100003386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  -0.747110098585  -1.474364142327  -6.467697043493  2.421695277015  5.119998125003  0.050822862507  89.255826179196  1.421167106617  1.303488618335  5.375156150943  7.909898102913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  -1.274721521981  -5.920740144433  -1.414637238041  3.524986761330  9.910198845025  2.798208703190  53.849031295623  4.072241987608  3.630123163367  4.031038347093  6.415152527411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  -4.014638424531  -6.104193521605  -1.556578138173  7.302471039287  2.777744313820  4.010487650000  60.901581658337  8.455328657984  8.728081743874  6.165650712178  6.390174875058
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3638       26  356708960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3638       26  356708960      7565.10       1472         15         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -       24       26  356708960      7565.10       1472

Compile-fusion command complete                CPU:   148 s (  0.04 hr )  ELAPSE:  4916 s (  1.37 hr )  MEM-PEAK:  1302 MB
Compile-fusion command statistics  CPU=12 sec (0.00 hr) ELAPSED=13 sec (0.00 hr) MEM-PEAK=1.271 GB

*******************************************************************************
                             Summary of UPF Cells                              
*******************************************************************************
This is a UPF design.
UPF is loaded.
UPF is committed.
-------------------------------------------------------------------------------
Number of power domains:        1
Number of supply nets:          2
-------------------------------------------------------------------------------
                             Voltage Area Info                                 
-------------------------------------------------------------------------------
Name                            X           Y           Power Domain Name
-------------------------------------------------------------------------------
DEFAULT_VA                                              PD_TOP
                                44.0630     -4.3180
                                44.0630     94.3300
                                166.4230    94.3300
                                166.4230    -4.3180

-------------------------------------------------------------------------------
MV Cells                        Total Number
-------------------------------------------------------------------------------
Level Shifter:                  0
Enable Level Shifter:           0
Isolation Cell:                 0
Retention Cell:                 0
Retention Clamp Cell:           0
Switch Cell:                    0
Always-On Cell:                 0
Repeater Cell:                  0

-------------------------------------------------------------------------------
Unmapped MV Cells
-------------------------------------------------------------------------------
No unmapped MV cell found
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.ErKZwN:1) (MSG-3913)
Information: Ending   compile_fusion / initial_opto (FLW-8001)
Information: Time: 2024-06-24 00:25:51 / Session: 1.37 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)

Information: >>>>>>> 8 unique error and warning message tags while observing compile_fusion / initial_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     3     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     2     2  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:     2     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    36    18  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    69    46  0        8  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 46 error&warning MSGs observed during compile_fusion / initial_opto (MSG-3103)

Information: The net parasitics of block router_top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 9 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    10     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     1     1  0 DFT-1991  WARNING   Warning: SCANDEF based Optimization skipped: No ScanDEF chai... (MSG-3032)
Information:    15    15  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:     3     1  0 ZRT-511   WARNING   Warning: Cell contains tie connections which are not connect... (MSG-3032)
Information:     3     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     2     2  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:     2     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     7     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    36    18  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    79    48  0        9  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 48 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from initial_opto -to initial_opto' (FLW-8001)
Information: Time: 2024-06-24 00:25:52 / Session: 1.37 hr / Command: 0.01 hr / Memory: 1302 MB (FLW-8100)
1
get_scan_chain_count
0
check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

check_legality for block design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0272 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 78 ref cells (19 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
        52          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

        52          0          0  TOTAL

TOTAL 52 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

        52          0          0    Two objects overlap.
          52          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design router_top failed!

check_legality failed.

**************************

0
rt
Error: unknown command 'rt' (CMD-005)
Information: script '/tmp/fc_shell-be-2.JNqcCP'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"rt"
    (file "/tmp/fc_shell-be-2.JNqcCP" line 1)
 -- End Extended Error Info
fc_shell> rt
Error: unknown command 'rt' (CMD-005)
fc_shell> 
report_optimization_history

  Block: router.dlib:router_top.design
  Current State: is mapped; is placed; 
  Events:
        - initial_map                   06/24/24 00:08 -->     0.004 hours
        - logic_opto                    06/24/24 00:12 -->     0.006 hours
        - initial_place                 06/24/24 00:19 -->     0.001 hours
        - initial_drc                   06/24/24 00:21 -->     0.002 hours
        - initial_opto                  06/24/24 00:25 -->     0.008 hours

1
compile_fusion -from final_place -to final_place
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -from final_place -to final_place' (FLW-8000)
Information: Time: 2024-06-24 00:35:22 / Session: 1.52 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: Committing UPF. (MV-134)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_place (FLW-8000)
Information: Time: 2024-06-24 00:35:23 / Session: 1.52 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------



Compile-fusion optimization Phase 4 Iter  1          0.00        0.00         -         -       7565.10  356708960.00        1472              1.52      1302


Information: Starting compile_fusion / final_place / Optimization (FLW-8000)
Information: Time: 2024-06-24 00:35:24 / Session: 1.52 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion command begin                   CPU:   157 s (  0.04 hr )  ELAPSE:  5488 s (  1.52 hr )  MEM-PEAK:  1302 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   157 s (  0.04 hr )  ELAPSE:  5488 s (  1.52 hr )  MEM-PEAK:  1302 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3638       26  356708960
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3638       26  356708960      7565.10       1472         15         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -       24       26  356708960      7565.10       1472
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   159 s (  0.04 hr )  ELAPSE:  5491 s (  1.53 hr )  MEM-PEAK:  1302 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0275 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa98b3e30): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa98b3e30): 546
Total 0.0151 seconds to load 1472 cell instances into cellmap
Moveable cells: 1472; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0738, cell height 1.6720, cell area 5.1393 for total 1472 placed and application fixed cells
Compile-fusion optimization Phase 8 Iter  1          0.00        0.00         -        50       7565.10  356708960.00        1472              1.53      1302
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 8 Iter  2          0.00        0.00         -        50       7565.10  356708960.00        1472              1.53      1302

Compile-fusion optimization Phase 9 Iter  1          0.00        0.00         -        49       7565.10  356708960.00        1472              1.53      1302

Information: Ending   compile_fusion / final_place / Optimization (FLW-8001)
Information: Time: 2024-06-24 00:35:28 / Session: 1.53 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)


Information: Starting compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2024-06-24 00:35:28 / Session: 1.53 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Compile-fusion optimization Phase 11 Iter  1         0.00        0.00         -        49       7565.10  356708960.00        1472              1.53      1302
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Disabling integrated legalization, because it requires that the advanced legalizer is enabled.
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0256 seconds to build cellmap data
Snapped 1472 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 14664 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   24  Alloctr   24  Proc    0 
[End of Read DB] Total (MB): Used   31  Alloctr   32  Proc 14664 
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   32  Alloctr   33  Proc 14664 
Net statistics:
Total number of nets     = 1538
Number of nets to route  = 1536
Number of single or zero port nets = 2
Net length statistics: 
Net Count(Ignore Fully Rted) 1536, Total Half Perimeter Wire Length (HPWL) 23050 microns
HPWL   0 ~   50 microns: Net Count     1490     Total HPWL        18951 microns
HPWL  50 ~  100 microns: Net Count       31     Total HPWL         2383 microns
HPWL 100 ~  200 microns: Net Count       15     Total HPWL         1716 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   33  Alloctr   33  Proc 14664 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  4.14     on layer (1)    M1
Average gCell capacity  10.96    on layer (2)    M2
Average gCell capacity  5.47     on layer (3)    M3
Average gCell capacity  5.48     on layer (4)    M4
Average gCell capacity  2.73     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.35     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   34  Alloctr   34  Proc 14664 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   34  Alloctr   34  Proc 14664 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   34  Alloctr   34  Proc 14664 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  138  Alloctr  138  Proc 14664 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  139  Alloctr  140  Proc 14664 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    19 Max = 2 GRCs =    63 (0.65%)
Initial. H routing: Overflow =    14 Max = 1 (GRCs = 55) GRCs =    55 (1.13%)
Initial. V routing: Overflow =     5 Max = 2 (GRCs =  2) GRCs =     8 (0.16%)
Initial. M1         Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.19%)
Initial. M2         Overflow =     5 Max = 2 (GRCs =  2) GRCs =     8 (0.16%)
Initial. M3         Overflow =     6 Max = 1 (GRCs = 46) GRCs =    46 (0.95%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25467.11
Initial. Layer M1 wire length = 498.50
Initial. Layer M2 wire length = 12828.64
Initial. Layer M3 wire length = 11863.80
Initial. Layer M4 wire length = 122.89
Initial. Layer M5 wire length = 153.27
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11344
Initial. Via VIA12SQ_C count = 6263
Initial. Via VIA23SQ_C count = 5033
Initial. Via VIA34SQ_C count = 29
Initial. Via VIA45SQ_C count = 19
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 00:35:28 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  139  Alloctr  140  Proc 14664 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     4 (0.04%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25503.47
phase1. Layer M1 wire length = 514.42
phase1. Layer M2 wire length = 12786.94
phase1. Layer M3 wire length = 11620.03
phase1. Layer M4 wire length = 204.03
phase1. Layer M5 wire length = 378.05
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11421
phase1. Via VIA12SQ_C count = 6266
phase1. Via VIA23SQ_C count = 5037
phase1. Via VIA34SQ_C count = 71
phase1. Via VIA45SQ_C count = 47
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  139  Alloctr  140  Proc 14664 

Congestion utilization per direction:
Average vertical track utilization   = 12.28 %
Peak    vertical track utilization   = 47.37 %
Average horizontal track utilization = 13.66 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  107  Alloctr  107  Proc    0 
[End of Global Routing] Total (MB): Used  138  Alloctr  139  Proc 14664 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -25  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 14664 
Using per-layer congestion maps for congestion reduction.
Information: 3.92% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.63 to 0.63. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 1536, of which 1467 non-clock nets
Number of nets with 0 toggle rate: 62
Max toggle rate = 0.4, average toggle rate = 0.0139256
Max non-clock toggle rate = 0.0352376
eLpp weight range = (0, 11.874)
*** 2 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 1536
Amt power = 0.1
Non-default weight range: (0.9, 6.0874)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ss_125c
Information: The net parasitics of block router_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.4137e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Fixing logic constant
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0260 seconds to build cellmap data
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa7ef8138): 208
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xa7ef8138): 208
Total 0.0149 seconds to load 1472 cell instances into cellmap, 1472 cells are off site row
Moveable cells: 1472; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0738, cell height 1.6720, cell area 5.1393 for total 1472 placed and application fixed cells
INFO: total number of constant pins: 1255
INFO: constant pins which are scan-pins: 1154
INFO: constant pins that are not scan-pins: 101
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
----------------------------------------------------------------
Running legalize_placement
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0277 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 78 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1474        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1474
number of references:                78
number of site rows:                 59
number of locations attempted:    36462
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1474 (29777 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.524 um ( 0.31 row height)
rms weighted cell displacement:   0.524 um ( 0.31 row height)
max cell displacement:            1.837 um ( 1.10 row height)
avg cell displacement:            0.459 um ( 0.27 row height)
avg weighted cell displacement:   0.459 um ( 0.27 row height)
number of cells moved:             1456
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_1064 (TIEL_HVT)
  Input location: (127.207,39.154)
  Legal location: (127.967,40.826)
  Displacement:   1.837 um ( 1.10 row height)
Cell: optlc_1075 (TIEL_HVT)
  Input location: (156.543,60.89)
  Legal location: (155.935,59.218)
  Displacement:   1.779 um ( 1.06 row height)
Cell: optlc_1068 (TIEL_HVT)
  Input location: (75.375,77.61)
  Legal location: (74.919,79.282)
  Displacement:   1.733 um ( 1.04 row height)
Cell: optlc_1052 (TIEL_HVT)
  Input location: (92.855,4.042)
  Legal location: (92.703,5.714)
  Displacement:   1.679 um ( 1.00 row height)
Cell: optlc_1036 (TIEL_HVT)
  Input location: (127.815,89.314)
  Legal location: (127.815,90.986)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1088 (TIEH_HVT)
  Input location: (150.311,60.89)
  Legal location: (150.311,59.218)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1040 (TIEL_HVT)
  Input location: (107.143,59.218)
  Legal location: (107.143,57.546)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1086 (TIEH_HVT)
  Input location: (95.895,74.266)
  Legal location: (95.895,72.594)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1044 (TIEL_HVT)
  Input location: (49.839,60.89)
  Legal location: (49.839,59.218)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1043 (TIEL_HVT)
  Input location: (84.191,59.218)
  Legal location: (84.191,60.89)
  Displacement:   1.672 um ( 1.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 1456 out of 1474 cells, ratio = 0.987788
Total displacement = 824.370605(um)
Max displacement = 2.432000(um), optlc_1064 (127.207001, 40.826000, 4) => (127.967003, 40.826000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.44(um)
  0 ~  50% cells displacement <=      0.54(um)
  0 ~  60% cells displacement <=      0.63(um)
  0 ~  70% cells displacement <=      0.73(um)
  0 ~  80% cells displacement <=      0.82(um)
  0 ~  90% cells displacement <=      0.96(um)
  0 ~ 100% cells displacement <=      2.43(um)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Ending   compile_fusion / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2024-06-24 00:35:30 / Session: 1.53 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)


Compile-fusion optimization Phase 12 Iter  1         0.00        0.00         -        52       7567.65  356710720.00        1474              1.53      1302


Compile-fusion optimization complete                 0.00        0.00         -        51       7567.65  356710720.00        1474              1.53      1302
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894456787461  6.565921443143  9.017939105874  66.616594009339  8.634041508955  0.781376840852  7.442084911238  3.181151549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  -1.424294166690  -9.687527999646  -6.131807332944  1.465789332247  8.763589317402  1.911353636960  21.943200109427  0.014590898577  4.045143644037  5.020606816976  6.345889729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  -3.284509689705  -9.611151337147  -0.128739789272  0.513553616982  7.835139052191  8.372511699733  69.006294244586  7.609487132156  3.894422564966  9.819990261759  1.487342587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  -0.072343639122  -6.270037426705  -0.450494880240  3.928175031613  9.852544280790  0.210068710127  72.755682554570  7.466286145063  8.788125407826  8.572537284759  1.334187135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  -4.740224050513  -6.567966315027  -5.706185726119  8.134463436181  4.723121207861  6.753659367486  39.752006795845  6.246621130856  2.738858139211  6.086734306504  8.868239094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  -0.405169290953  -4.590768021970  -4.170951309159  0.006746754660  9.230842817706  9.005580946071  28.835010824446  3.794213860826  0.705598368271  6.012889217343  3.718515493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  -6.656262409097  -9.409795658072  -6.136993213139  7.763512472170  9.625254987874  7.417692664932  57.663507017031  0.435881321958  6.662732026730  8.833425849383  2.924355716216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  -2.866938122019  -5.692842703132  -5.858445124802  5.513633759359  5.213535633843  4.512014404123  72.321608653000  5.220750687042  1.353455538724  6.508165985577  3.718843983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  -7.011233181071  -7.845256174711  -0.998585247436  4.042329046769  7.943493478449  3.877017111999  14.567026050820  2.625721978942  0.179233342141  1.696279630334  1.418330037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  -5.117746845773  -4.047317227472  -1.421981692074  0.044435541463  7.138041588613  4.361332791019  11.768424798206  1.031658581524  5.295760807259  5.477260863008  6.963362903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  -0.874802289647  -3.823894501463  -8.324531710419  3.421607555657  8.038173966462  9.639289077774  76.446476010485  0.500759297779  5.658474245567  2.147546372894  4.543879116565

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3623       28  356710720
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3623       28  356710720      7567.65       1474         15         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -       24       28  356710720      7567.65       1474

Compile-fusion command complete                CPU:   163 s (  0.05 hr )  ELAPSE:  5495 s (  1.53 hr )  MEM-PEAK:  1302 MB
Compile-fusion command statistics  CPU=6 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=1.271 GB


Information: Ending   compile_fusion / final_place (FLW-8001)
Information: Time: 2024-06-24 00:35:30 / Session: 1.53 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Information: >>>>>>> 6 unique error and warning message tags while observing compile_fusion / final_place: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     4     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     4     2  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:     4     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     3     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:    10     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    38     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    63    10  0        6  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 10 error&warning MSGs observed during compile_fusion / final_place (MSG-3103)

Information: The net parasitics of block router_top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 7 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    12     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:     4     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:     4     2  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:     4     2  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     3     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:    10     3  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    38     2  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    75    13  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 13 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from final_place -to final_place' (FLW-8001)
Information: Time: 2024-06-24 00:35:30 / Session: 1.53 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
1
check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

check_legality for block design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0283 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 78 ref cells (19 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design router_top succeeded!


check_legality succeeded.

**************************

1
report_qor -summary
****************************************
Report : qor
        -summary
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 00:37:52 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.056531 ohm/um, via_r = 0.462189 ohm/cut, c = 0.073001 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384202 ohm/um, via_r = 0.578659 ohm/cut, c = 0.083181 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1538, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1538, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func.ss_125c       (Setup)             2.41           0.00              0
Design             (Setup)             2.41           0.00              0

Design             (Hold)                --           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           7567.65
Cell Area (netlist and physical only):         7567.65
Nets with DRC Violations:       28
1
report_power
****************************************
Report : power
        -significant_digits 2
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 00:37:52 2024
****************************************
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Mode: func
Corner: ss_125c
Scenario: func.ss_125c
Voltage: 0.95
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCHRONIZER/data_in_tmp_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.047607 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell SYNCHRONIZER/data_in_tmp_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell REGISTER/int_reg_reg[6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.074520 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell REGISTER/int_reg_reg[6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell REGISTER/int_reg_reg[6] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell FIFO_2/wr_pointer_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.049877 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell FIFO_2/wr_pointer_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCHRONIZER/data_in_tmp_reg[1] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.048618 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell SYNCHRONIZER/data_in_tmp_reg[1] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCHRONIZER/count0_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.048676 (POW-046)
Note - message 'POW-046' limit (10) exceeded. Remainder will be suppressed.

  Cell Internal Power    = 5.89e+08 pW ( 88.9%)
  Net Switching Power    = 7.37e+07 pW ( 11.1%)
Total Dynamic Power      = 6.62e+08 pW (100.0%)

Cell Leakage Power       = 3.36e+08 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.77e+08               6.10e+07               9.01e+06               5.47e+08    ( 54.8%)        i
register                  1.04e+08               2.30e+06               2.97e+08               4.04e+08    ( 40.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             7.70e+06               1.03e+07               2.96e+07               4.76e+07    (  4.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.89e+08 pW            7.37e+07 pW            3.36e+08 pW            9.98e+08 pW
1
Information: 1857 out of 1867 POW-046 messages were not printed due to limit 10  (MSG-3913)
compile_fusion -from final_opto -to final_opto
INFO: compile_fusion is running in balanced flow mode.
Information: Starting 'compile_fusion -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2024-06-24 00:41:50 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
Information: Committing UPF. (MV-134)
Information: Power intent has been successfully committed. (UPF-072)
Information: Related supplies are not explicitly specified on 43 port(s) and primary supplies (VDD, VSS) of top power domain will be assumed as the related supply. (UPF-467)
Information: Total 0 isolation cell(s) in the design. (MV-021)
Information: Total 0 level shifter cell(s) in the design. (MV-021)
Information: Total 0 enable level shifter cell(s) in the design. (MV-021)
Information: Total 0 repeater cell(s) in the design. (MV-021)
Information: Total 0 retention cell(s) in the design. (MV-021)
Information: Total 0 power switch cell(s) in the design. (MV-021)
Information: Total 0 netlist change(s) and disconnections have been made to resolve conflicts between power intent and PG netlist. (UPF-073)
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
Warning: Duplicate callback function set for step 'fc/logic_opto/dwProcessPrecond1' (FLW-2224)
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
INFO: disable CRPR-based timing. 
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

----------------------------------------------------------------------------------------------------------
Information: Starting compile_fusion / final_opto (FLW-8000)
Information: Time: 2024-06-24 00:41:51 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting compile_fusion / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2024-06-24 00:41:51 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Compile-fusion timing update complete          CPU:   172 s (  0.05 hr )  ELAPSE:  5876 s (  1.63 hr )  MEM-PEAK:  1302 MB

Compile-fusion initial QoR
__________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3623       28  335660832
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3623       28  335660832      7567.65       1474         15         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion initial QoR Summary    0.0000     0.0000   0.0000      0        -          -      -       24       28  335660832      7567.65       1474
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Compile-fusion initialization complete         CPU:   174 s (  0.05 hr )  ELAPSE:  5878 s (  1.63 hr )  MEM-PEAK:  1302 MB
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0261 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb106a498): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xb106a498): 546
Total 0.0151 seconds to load 1474 cell instances into cellmap
Moveable cells: 1474; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0706, cell height 1.6720, cell area 5.1341 for total 1474 placed and application fixed cells
Compile-fusion optimization Phase 5 Iter  1          0.00        0.00         -        52       7567.65  335660832.00        1474              1.63      1302
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Compile-fusion optimization Phase 6 Iter  1          0.00        0.00         -        52       7567.65  335660832.00        1474              1.63      1302
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 6 Iter  2          0.00        0.00         -        52       7567.65  335660832.00        1474              1.63      1302
Compile-fusion optimization Phase 6 Iter  3          0.00        0.00         -        48       7578.32  341104800.00        1474              1.63      1302

CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
Compile-fusion optimization Phase 7 Iter  1          0.00        0.00         -        47       7578.32  341104800.00        1478              1.63      1302
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Information: CCD will use corner ss_125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 7 Iter  2          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter  3          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter  4          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter  5          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Number of Site types in the design = 1
INFO: Skipping activation of hold scenarios prior to CUS.
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func.ss_125c pathgroup **clock_gating_default**
Information: CCD will use corner ss_125c for honoring max prepone/postpone limits

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func.ss_125c'. (OPT-909)
INFO: Skipping deactivation of hold scenarios after CUS.
Number of Site types in the design = 1
Compile-fusion optimization Phase 7 Iter  6          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 7 Iter  7          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter  8          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter  9          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter 10          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Compile-fusion optimization Phase 7 Iter 11          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302
Information: 1 out of 2 MSG-3549 messages were not printed due to limit 1 (after 'compile_fusion' at fc_shell-be-2.psXPeC:1) (MSG-3913)

Compile-fusion optimization Phase 8 Iter  1          0.00        0.00         -        47       7578.32  362154688.00        1478              1.63      1302

CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
Compile-fusion optimization Phase 9 Iter  1          0.00        0.00         -        47       7578.32  358388160.00        1478              1.63      1302

Disable clock slack update for ideal clocks
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion optimization Phase 10 Iter  1         0.00        0.00         -        47       7578.32  358388160.00        1478              1.63      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 11 Iter  1         0.00        0.00         -        47       7578.32  358388160.00        1478              1.63      1302
CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        277.1          0.0             1542             1542           0
M5                          711.2         27.7                0                0           0
M7                         1078.8         27.7                0                0           0
M9                         1029.4         27.7                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


Compile-fusion optimization Phase 12 Iter  1         0.00        0.00         -        47       7578.32  358388160.00        1478              1.63      1302

Compile-fusion optimization Phase 13 Iter  1         0.00        0.00         -        47       7573.24  357580704.00        1476              1.63      1302
INFO: New Levelizer turned on
Compile-fusion optimization Phase 13 Iter  2         0.00        0.00         -        47       7571.97  357148960.00        1476              1.63      1302
INFO: New Levelizer turned on

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 14 Iter  1         0.00        0.00         -        47       7571.97  357148960.00        1476              1.63      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Compile-fusion optimization Phase 15 Iter  1         0.00        0.00         -        47       7571.97  357148960.00        1476              1.63      1302
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 0.9000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00386182 cumPct:    58.81 estdown: 0.00270461 cumUp:   40 numDown:   72 status= valid
Knee-Processing :  cumEst: 0.00656643 cumPct:   100.00 estdown: 0.00000000 cumUp:  805 numDown:    0 status= valid

Disable clock slack update for ideal clocks
INFO:  SEQ DEL WNS is protecting TNS
INFO:  SEQ DEL WNS is protecting TNS
Compile-fusion optimization Phase 16 Iter  1         0.00        0.00         -        47       7571.97  356743680.00        1476              1.63      1302
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
Compile-fusion optimization Phase 17 Iter  1         0.00        0.00         -        47       7571.97  356743680.00        1476              1.63      1302

Compile-fusion optimization Phase 18 Iter  1         0.00        0.00         -        47       7571.97  356743680.00        1476              1.63      1302
Warning: Skipping pin clock_gate_SYNCHRONIZER/count2_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_SYNCHRONIZER/count1_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_REGISTER/ext_parity_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_REGISTER/dout_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_FIFO_2/wr_pointer_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_FIFO_2/rd_pointer_reg/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_FIFO_2/mem_reg_45/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_FIFO_2/mem_reg_44/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_FIFO_2/mem_reg_43/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin clock_gate_FIFO_2/mem_reg_42/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 1255
INFO: constant pins which are scan-pins: 1154
INFO: constant pins that are not scan-pins: 101

Compile-fusion optimization Phase 19 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302

Compile-fusion optimization Phase 20 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302

Information: Ending   compile_fusion / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2024-06-24 00:42:00 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2024-06-24 00:42:00 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    179 s ( 0.05 hr) ELAPSE :   5884 s ( 1.63 hr) MEM-PEAK :  1302 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    179 s ( 0.05 hr) ELAPSE :   5884 s ( 1.63 hr) MEM-PEAK :  1302 Mb
Compile-fusion optimization Phase 23 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0264 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 77 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1475        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1475
number of references:                77
number of site rows:                 59
number of locations attempted:    32375
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1475 (29789 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.118 um ( 0.07 row height)
rms weighted cell displacement:   0.118 um ( 0.07 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.019 um ( 0.01 row height)
avg weighted cell displacement:   0.019 um ( 0.01 row height)
number of cells moved:              103
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_1161 (TIEL_HVT)
  Input location: (127.663,34.138)
  Legal location: (127.663,35.81)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1156 (TIEL_HVT)
  Input location: (77.655,35.81)
  Legal location: (77.655,37.482)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1151 (TIEL_HVT)
  Input location: (143.927,37.482)
  Legal location: (143.927,39.154)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1159 (TIEL_HVT)
  Input location: (127.815,89.314)
  Legal location: (127.815,90.986)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1153 (TIEL_HVT)
  Input location: (127.967,52.53)
  Legal location: (127.967,54.202)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1162 (TIEL_HVT)
  Input location: (110.031,84.298)
  Legal location: (110.031,85.97)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1148 (TIEL_HVT)
  Input location: (64.735,45.842)
  Legal location: (64.735,47.514)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1163 (TIEL_HVT)
  Input location: (105.015,72.594)
  Legal location: (105.015,74.266)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1157 (TIEL_HVT)
  Input location: (128.423,75.938)
  Legal location: (128.423,77.61)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1152 (TIEL_HVT)
  Input location: (115.503,29.122)
  Legal location: (115.503,30.794)
  Displacement:   1.672 um ( 1.00 row height)

Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2024-06-24 00:42:00 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2024-06-24 00:42:00 / Session: 1.63 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
INFO: Enabled CLO at stage after_LGL3.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0287 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbf555500): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbf555500): 546
Total 0.0155 seconds to load 1475 cell instances into cellmap
Moveable cells: 1475; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0698, cell height 1.6720, cell area 5.1327 for total 1475 placed and application fixed cells
Compile-fusion optimization Phase 27 Iter  1         0.00        0.00         -        48       7570.70  356743680.00        1475              1.63      1302
CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
INFO: New Levelizer turned on
Layer Demotion Info:
Bin                       OptDist       MinLen      BeforeCount       AfterCount        Diff
-----------------------------------------------------------------------------------------
None                        277.1          0.0             1539             1539           0
M5                          711.2         27.7                0                0           0
M7                         1078.8         27.7                0                0           0
M9                         1029.4         27.7                0                0           0
-----------------------------------------------------------------------------------------
Total Demoted Nets:             0


CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
Compile-fusion optimization Phase 28 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302
Compile-fusion optimization Phase 28 Iter  2         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302
Compile-fusion optimization Phase 28 Iter  3         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Compile-fusion optimization Phase 28 Iter  4         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302
Compile-fusion optimization Phase 28 Iter  5         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302

Compile-fusion optimization Phase 29 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302

Compile-fusion optimization Phase 30 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.63      1302
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Compile-fusion optimization Phase 30 Iter  2         0.00        0.00         -        47       7570.70  356743680.00        1475              1.64      1302

Information: Ending   compile_fusion / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2024-06-24 00:42:01 / Session: 1.64 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)


Information: Starting compile_fusion / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2024-06-24 00:42:01 / Session: 1.64 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    181 s ( 0.05 hr) ELAPSE :   5886 s ( 1.64 hr) MEM-PEAK :  1302 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    181 s ( 0.05 hr) ELAPSE :   5886 s ( 1.64 hr) MEM-PEAK :  1302 Mb
Compile-fusion optimization Phase 33 Iter  1         0.00        0.00         -        47       7570.70  356743680.00        1475              1.64      1302
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 0 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 0 vias out of 0 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0274 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 77 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1475        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1475
number of references:                77
number of site rows:                 59
number of locations attempted:    31519
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1475 (29789 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5290 (AND2X1_HVT)
  Input location: (80.543,10.73)
  Legal location: (80.543,10.73)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5803 (AND2X1_HVT)
  Input location: (75.527,24.106)
  Legal location: (75.527,24.106)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5271 (AND2X1_HVT)
  Input location: (79.175,14.074)
  Legal location: (79.175,14.074)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5270 (AND2X1_HVT)
  Input location: (77.047,19.09)
  Legal location: (77.047,19.09)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_586 (AND2X1_HVT)
  Input location: (132.375,64.234)
  Legal location: (132.375,64.234)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5802 (AND2X1_HVT)
  Input location: (78.111,25.778)
  Legal location: (78.111,25.778)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5256 (AND2X1_HVT)
  Input location: (112.463,62.562)
  Legal location: (112.463,62.562)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_593 (AND2X1_HVT)
  Input location: (75.071,62.562)
  Legal location: (75.071,62.562)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_590 (AND2X1_HVT)
  Input location: (115.503,20.762)
  Legal location: (115.503,20.762)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5348 (AND2X1_HVT)
  Input location: (119.759,20.762)
  Legal location: (119.759,20.762)
  Displacement:   0.000 um ( 0.00 row height)

Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)

Information: Ending   compile_fusion / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2024-06-24 00:42:02 / Session: 1.64 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

INFO: Enabled CLO at stage after_LGL4.

Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Compile-fusion did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0262 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbfd13c38): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbfd13c38): 546
Total 0.0152 seconds to load 1475 cell instances into cellmap
Moveable cells: 1475; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0698, cell height 1.6720, cell area 5.1327 for total 1475 placed and application fixed cells
Compile-fusion optimization Phase 36 Iter  1         0.00        0.00         -        48       7570.70  356743680.00        1475              1.64      1302

Compile-fusion optimization Phase 37 Iter  1         0.00        0.00         -        48       7570.70  356743680.00        1475              1.64      1302

Information: Ending   compile_fusion / final_opto (FLW-8001)
Information: Time: 2024-06-24 00:42:02 / Session: 1.64 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing compile_fusion / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    10     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin clock_gate_FIFO_2/mem_reg_42/VDD. Reas... (MSG-3032)
Information:    17     6  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    42     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    79    24  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 24 error&warning MSGs observed during compile_fusion / final_opto (MSG-3103)

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Compile-fusion optimization complete                 0.00        0.00         -        47       7570.70  356743680.00        1475              1.64      1302
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894456787461  6.565921443088  9.017939305874  66.617770009339  8.634041752116  0.781376040852  7.442084911238  3.181151549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  -1.424294166690  -9.687527999646  -6.131807332944  1.465789332247  8.763589317347  1.911353836960  21.944486109427  0.014590042738  4.045143844037  5.020606816976  6.345889729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  -3.284509689705  -9.611151337147  -0.128739789272  0.513553616982  7.835139052036  8.372511899733  69.007470244586  7.609487386317  3.894422764966  9.819990261759  1.487342587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  -0.072343639122  -6.270037426705  -0.450494880240  3.928175031613  9.852544280635  0.210068910127  72.756868554570  7.466286399224  8.788125607826  8.572537284759  1.334187135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  -4.740224050513  -6.567966315027  -5.706185726119  8.134463436181  4.723121207706  6.753659567486  37.648293995845  6.246621384017  2.738858339211  6.086734306504  8.868239094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  -0.405169290953  -4.590768021970  -4.170951309159  0.006746754660  9.230842817641  9.005580146071  26.721207024446  3.794213014087  0.705598568271  6.012889217343  3.718515493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  -6.656262409097  -9.409795658072  -6.136993213139  7.763512472170  9.625254987719  7.417692864932  55.559794217031  0.435881575119  6.662732226730  8.833425849383  2.924355716216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  -2.866938122019  -5.692842703132  -5.858445124802  5.513633759359  5.213535633788  4.512014204123  71.861292653000  5.220751908585  1.353455138724  6.508165385577  3.718843983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  -7.011233181071  -7.845256174711  -0.998585247436  4.042329046769  7.943493478384  3.877017911999  15.102698850820  2.625722299485  0.179233942141  1.696279030334  1.418330037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  -5.117746845773  -4.047317227472  -1.421981692074  0.044435541463  7.138041588613  4.361332391019  11.925268798206  1.031659658806  5.295760207259  5.477260263008  6.963362903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  -0.874802289647  -3.823894501463  -8.324531710419  3.421607555657  8.038173966462  9.639289677774  76.603210010485  0.500750364051  5.658474645567  2.147546772894  4.543879116565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  -1.239640952744  -2.083411338318  -1.156049179699  2.250262232464  6.239500877507  3.702214669387  43.230777931424  2.940313730569  5.278033266131  8.072320341465  7.879327978763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  -5.006444137502  -0.605316076634  -5.884229062122  0.116797477596  7.847396904847  4.305673104023  12.705966003284  5.095544880593  1.512418270128  7.396893620513  5.512164327835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  -4.385364066981  -9.999761859148  -7.347087863210  6.393268167907  8.063326119356  4.288632587880  83.827253630072  3.435048549852  0.373304650450  4.947803103928  1.736311639852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  -8.088207926857  -2.536784859133  -4.182635509027  9.263774009823  6.528340852367  5.386748781676  90.905787874740  2.249252222198  9.662297875706  1.856262898134  4.610366314723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  -8.711939311608  -6.733806604886  -8.234594824589  0.240935084843  9.499448107330  4.902060001492  79.166096010405  1.691656620121  7.689356304170  9.512092290006  7.443541109230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  -5.451168371601  -2.888717443371  -8.510993056270  8.373363185277  2.683894803488  7.652118396953  52.648887946656  2.623747065030  7.955627326136  9.931132097763  5.100726209625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  -2.695826830883  -3.424349483292  -4.350216316918  3.179614542422  5.277311382907  1.040825919141  97.477829612866  9.380977281223  8.426178925858  4.450249725513  6.313598095213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  -3.318338824650  -8.164485677371  -8.848483831125  4.829360410550  3.386714177467  2.542125453166  45.574020727011  2.330567803476  2.560884710998  5.851475064042  3.276462197943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  -9.196142241169  -6.278130434141  -8.335537615565  0.943792389360  2.913670490479  5.902022320846  74.542739495117  7.467104793527  3.171311221421  9.815921440044  4.331419137138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  -5.623407359547  -7.269363108696  -3.367403203784  7.093643915702  7.411336382691  6.944248376650  87.969917210874  8.021543432303  8.944151138324  5.316105893421  6.051551078038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  -8.337845667214  -7.545872994454  -3.874616665921  2.178631417937  5.058743330895  8.009331263439  85.559428781239  6.408274401563  4.112420681156  0.490797692250  2.608329146239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  -8.996466231807  -2.329441565787  -9.322478863589  1.811223311351  0.369609863566  4.109429401484  78.455642045006  4.440022089185  3.169803845884  2.299622920116  7.950770467847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  -2.371470228739  -6.892720613551  -2.169827935139  8.268110772519  0.997333679865  8.244588160973  41.891431894385  3.649316878479  7.617638987347  0.877633806393  2.667674578063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  -3.267050550494  -7.802403028173  -6.316139952544  0.544102610066  1.101274944704  6.554572146653  31.920506788088  2.078915531016  7.847638834182  6.354091979263  7.726093736528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  -2.150275806185  -6.261198234461  -0.361814823121  0.715818153657  7.674860644446  0.795847024697  81.878430738711  9.392863045213  8.065185368234  5.947246590240  9.336843939499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  -9.219704270951  -2.091590106744  -3.546609330842  6.814261405588  3.460719552747  4.824448779456  08.178138705451  1.682463071368  7.173570218510  9.939563408373  3.617857272683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  -5.580726236993  -1.131397863510  -0.721709725254  7.515949817690  0.649322435596  1.017033443513  83.789454662695  8.267055892904  3.493979424350  2.162160883179  6.121429725277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  -6.031325958445  -0.248025613631  -3.593595313535  4.075636912012  8.041234901306  2.653002922000  76.340399353318  3.387993567644  4.855810218848  4.837312954829  3.680100003386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  -0.747110098585  -1.474364142327  -6.467697043493  2.421695277015  5.119998125948  0.050822662507  89.259398179196  1.421168655758  1.303488918335  5.375156350943  7.909898102913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  -1.274721521981  -5.920740144433  -1.414637238041  3.524986761330  9.910198845960  2.798208503190  53.843503295623  4.072242436749  3.630123463367  4.031038547093  6.415152527411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  -4.014638424531  -6.104193521605  -1.556578138173  7.302471039287  2.777744313765  4.010487450000  60.905053658337  8.455329106025  8.728081043874  6.165650912178  6.390174875058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  -2.383181256049  -0.796992350260  -8.324646339500  6.413825102212  2.693871076411  1.931426694066  94.660133278996  4.661065031809  4.414794379322  4.787636591811  2.219118010369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  -9.766345984229  -9.621220216795  -0.775967947396  7.786226705671  7.040238923930  0.003286909589  05.160479512371  4.701934355372  7.205272012169  8.278352098268  1.183720690997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  -7.591487447087  -7.632106493266  -7.679078163326  9.831316688630  1.878805043143  3.230074743539  47.836068373267  0.504251906382  4.039328236316  1.398526140544  1.002105161101
2.747185896554  5.707466530635  6.248788088207  8.268572536784  -7.591334282635  -4.090279363772  -6.098236628340  6.261427786746  3.816766755314  1.874742624950  86.939937662150  2.757718815741  1.981481110361  8.147232910715  8.167531077674
8.604182210795  8.456246975620  4.172738711939  2.116086733806  -5.048868334594  -7.245890340933  -6.848439599448  9.711156302068  6.014924671445  0.010407569190  20.919265689219  7.041456571571  5.900104943546  6.092309126814  2.690050383460
7.193265224824  4.463794567350  4.870705451168  2.716012888717  -3.433718610993  -9.562708473361  -7.852772783894  6.772639052116  9.969532933677  9.946658662309  34.368355955580  7.261016990611  3.977772600721  7.096253247515  9.474171400649
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)

Compile-fusion final QoR
________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3623       24  356743680
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0        -          -      -       24     2.3623       24  356743680      7570.70       1475         17         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Compile-fusion final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Compile-fusion final QoR Summary      0.0000     0.0000   0.0000      0        -          -      -       24       24  356743680      7570.70       1475

Compile-fusion command complete                CPU:   183 s (  0.05 hr )  ELAPSE:  5887 s (  1.64 hr )  MEM-PEAK:  1302 MB
Compile-fusion command statistics  CPU=11 sec (0.00 hr) ELAPSED=12 sec (0.00 hr) MEM-PEAK=1.271 GB
Information: The net parasitics of block router_top are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 3 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 5 unique error and warning message tags while observing fusion: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    14     2  0 FLW-2224  WARNING   Warning: Duplicate callback function set for step 'fc/logic_... (MSG-3032)
Information:    10     4  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    10    10  0 OPT-069   WARNING   Warning: Skipping pin clock_gate_FIFO_2/mem_reg_42/VDD. Reas... (MSG-3032)
Information:    17     7  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:    42     4  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:    93    27  0        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 27 error&warning MSGs observed during fusion (MSG-3103)
Information: Ending   'compile_fusion -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2024-06-24 00:42:03 / Session: 1.64 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
1
report_qor -summary
****************************************
Report : qor
        -summary
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 00:43:49 2024
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.056531 ohm/um, via_r = 0.462189 ohm/cut, c = 0.073028 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.384202 ohm/um, via_r = 0.578659 ohm/cut, c = 0.083200 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1539, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1539, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func.ss_125c       (Setup)             2.42           0.00              0
Design             (Setup)             2.42           0.00              0

Design             (Hold)                --           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           7570.70
Cell Area (netlist and physical only):         7570.70
Nets with DRC Violations:       24
1
report_power
****************************************
Report : power
        -significant_digits 2
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 00:43:50 2024
****************************************
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Infomation: Fast mode activity propagation power.rtl_activity_annotation setup is ignored. Always use accurate mode.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Mode: func
Corner: ss_125c
Scenario: func.ss_125c
Voltage: 0.95
Temperature: 125.00

Voltage Unit         : 1V
Capacitance Unit     : 1fF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1pW
Leakage Power Unit   : 1pW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.00 (default)
VSS (ground) probability 1.00 (default)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCHRONIZER/data_in_tmp_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.047607 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell SYNCHRONIZER/data_in_tmp_reg[0] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell REGISTER/int_reg_reg[6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.074539 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell REGISTER/int_reg_reg[6] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port QN on cell REGISTER/int_reg_reg[6] for parameter Cout. Lowest table value = 0.000100, highest table value = 0.008000, value = 0.000000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell FIFO_2/wr_pointer_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.049877 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell FIFO_2/wr_pointer_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCHRONIZER/data_in_tmp_reg[1] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.048618 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port CLK on cell SYNCHRONIZER/data_in_tmp_reg[1] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.200000 (POW-046)
Warning: Power table extrapolation (extrapolation mode) for port D on cell SYNCHRONIZER/count0_reg[4] for parameter Tinp. Lowest table value = inf, highest table value = inf, value = 0.048676 (POW-046)

  Cell Internal Power    = 5.89e+08 pW ( 88.9%)
  Net Switching Power    = 7.37e+07 pW ( 11.1%)
Total Dynamic Power      = 6.62e+08 pW (100.0%)

Cell Leakage Power       = 3.36e+08 pW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
memory                    0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
black_box                 0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
clock_network             4.77e+08               6.11e+07               9.01e+06               5.47e+08    ( 54.8%)        i
register                  1.04e+08               2.30e+06               2.97e+08               4.04e+08    ( 40.4%)         
sequential                0.00e+00               0.00e+00               0.00e+00               0.00e+00    (  0.0%)         
combinational             7.71e+06               1.03e+07               2.96e+07               4.76e+07    (  4.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                     5.89e+08 pW            7.37e+07 pW            3.36e+08 pW            9.98e+08 pW
1
Information: 1853 out of 1863 POW-046 messages were not printed due to limit 10  (MSG-3913)
set_app_options -list {place.coarse.continue_on_missing_scandef{true}}
Error: set_app_options-list must contain an even number of tokens
        Use error_info for more info. (CMD-013)
Information: script '/tmp/fc_shell-be-2.KhqRtX'
                stopped at line 1 due to error. (CMD-081)
Extended error info:
set_app_options-list must contain an even number of tokens
    while executing
"set_app_options -list {place.coarse.continue_on_missing_scandef{true}}"
    (file "/tmp/fc_shell-be-2.KhqRtX" line 1)
 -- End Extended Error Info
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 00:51:08 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1475/1475
Ground net VSS                1475/1475
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
create_pg_mesh_pattern mesh_pattern -layers { {{vertical_layer: M6} {width: 0.84} {pitch: 8.4} {spacing: interleaving}}  {{horizontal_layer: M7} {width: 0.84} {pitch: 8.4} {spacing: interleaving}} }
Information: The command 'create_pg_wire_pattern' cleared the undo history. (UNDO-016)
Successfully create mesh pattern mesh_pattern.
1
set_pg_strategy mesh_strategy -core -pattern {{pattern: mesh_pattern}{nets: {VDD VSS}}} -blockage {macros: all}
No placed macro is found in: all .
This blockage constraint will be ignored.
Successfully set PG strategy mesh_strategy.
create_pg_std_cell_conn_pattern std_cell_pattern
Successfully create standard cell rail pattern std_cell_pattern.
set_pg_strategy std_cell_strategy -core -pattern {{pattern: std_cell_pattern}{nets: {VDD VSS}}}
Successfully set PG strategy std_cell_strategy.
compile_pg -ignore_via_drc
Sanity check for inputs.
No strategy is specified, all the pre-defined strategies are used to create PG: mesh_strategy std_cell_strategy
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strategy.
No placed macro is found in: all .
This blockage constraint will be ignored.
Updating strategy std_cell_strategy.
Loading library and design information.
Number of Standard Cells: 1475
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strategy .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strategy .
Check and fix DRC for 52 wires for strategy mesh_strategy.
Number of threads: 1
Number of partitions: 3
Direction of partitions: vertical
Number of wires: 29
Checking DRC for 29 wires:5% 10% 20% 25% 30% 40% 45% 55% 60% 65% 75% 80% 85% 95% 100%
Number of threads: 1
Number of partitions: 3
Direction of partitions: horizontal
Number of wires: 23
Checking DRC for 23 wires:5% 15% 25% 30% 40% 50% 60% 65% 75% 85% 95% 100%
Creating 52 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strategy .
Working on strategy mesh_strategy.
Number of detected intersections: 334
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy std_cell_strategy.
DRC checking and fixing for standard cell rail strategy std_cell_strategy.
Number of threads: 1
Number of partitions: 6
Direction of partitions: horizontal
Number of wires: 60
Checking DRC for 60 wires:5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Creating 60 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committing wires takes 0.00 seconds.
Committing vias takes 0.00 seconds.
Committed 112 wires.
Committed 4684 vias.
Committed 0 wires for via creation.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
check_pg_drc
Command check_pg_drc started  at Mon Jun 24 00:53:37 2024
Command check_pg_drc finished at Mon Jun 24 00:53:38 2024
CPU usage for check_pg_drc: 1.26 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 1.26 seconds ( 0.00 hours)
Total number of errors found: 9
   9 insufficient spacings on M1
------------
Description of the errors can be seen in gui error set "DRC_report_by_check_pg_drc"
------------
check_pg_connectivity
Checking secondary net through power switch is enabled. 
Secondary net will be checked together from primary net. They will be treated as the same net
Primary Net : VDD    Secondary Net:
Primary Net : VSS    Secondary Net:
Loading cell instances...
Number of Standard Cells: 1475
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 55
Number of VDD Vias: 2254
Number of VDD Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Loading cell instances...
Loading P/G wires and vias...
Number of VSS Wires: 57
Number of VSS Vias: 2430
Number of VSS Terminals: 0
**************Verify net VSS connectivity*****************
  Number of floating wires: 0
  Number of floating vias: 0
  Number of floating std cells: 0
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
set_clock_tree_options -target_skew 0.05 -corners [get_corners ss*]
1
set_clock_tree_options -target_skew 0.02 -corners [get_corners ff*]
Warning: No corner objects matched 'ff*' (SEL-004)
Error: Value for list '-corners' must have more than zero elements. (CMD-036)
Information: script '/tmp/fc_shell-be-2.NJEhYp'
                stopped at line 2 due to error. (CMD-081)
Extended error info:

    while executing
"set_clock_tree_options -target_skew 0.02 -corners [get_corners ff*]"
    (file "/tmp/fc_shell-be-2.NJEhYp" line 2)
 -- End Extended Error Info
report_clock_tree_options
****************************************
 Report : target skew and latency
 Design : router_top
 Date   : Mon Jun 24 00:57:34 2024
****************************************

##Target Skew

Clock                        Corner                        Target
-----------------------------------------------------------------
All clocks                   ss_125c                       0.05

##Target Latency

Clock                        Corner                        Target
-----------------------------------------------------------------
No target latency found.

##Max Level Count

Clock                                  Count
-----------------------------------------------------------------
No max level constraints found.

##Root NDR Fanout Limit

Clock                                  Fanout limit
-----------------------------------------------------------------
No Root NDR fanout limit constraints applied.

##Trunk nets specific drivers

---------------------------------------------------------------------------
1
set CTS_CELLS [get_lib_cells "*/NBUFF*LVT */NBUFF*RVT */INVX*_LVT */INVX*_RVT */CGL* */LSUP* */*DFF*"]
{saed32_lvt|saed32_lvt_std/NBUFFX16_LVT saed32_lvt|saed32_lvt_std/NBUFFX2_LVT saed32_lvt|saed32_lvt_std/NBUFFX32_LVT saed32_lvt|saed32_lvt_std/NBUFFX4_LVT saed32_lvt|saed32_lvt_std/NBUFFX8_LVT saed32_rvt|saed32_rvt_std/NBUFFX16_RVT saed32_rvt|saed32_rvt_std/NBUFFX2_RVT saed32_rvt|saed32_rvt_std/NBUFFX32_RVT saed32_rvt|saed32_rvt_std/NBUFFX4_RVT saed32_rvt|saed32_rvt_std/NBUFFX8_RVT saed32_lvt|saed32_lvt_std/INVX0_LVT saed32_lvt|saed32_lvt_std/INVX16_LVT saed32_lvt|saed32_lvt_std/INVX1_LVT saed32_lvt|saed32_lvt_std/INVX2_LVT saed32_lvt|saed32_lvt_std/INVX32_LVT saed32_lvt|saed32_lvt_std/INVX4_LVT saed32_lvt|saed32_lvt_std/INVX8_LVT saed32_rvt|saed32_rvt_std/INVX0_RVT saed32_rvt|saed32_rvt_std/INVX16_RVT saed32_rvt|saed32_rvt_std/INVX1_RVT saed32_rvt|saed32_rvt_std/INVX2_RVT saed32_rvt|saed32_rvt_std/INVX32_RVT saed32_rvt|saed32_rvt_std/INVX4_RVT saed32_rvt|saed32_rvt_std/INVX8_RVT saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX1_HVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX2_HVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX4_HVT saed32_hvt|saed32_hvt_lsup/LSUPENCLX8_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX1_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX2_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX4_HVT saed32_hvt|saed32_hvt_lsup/LSUPENX8_HVT saed32_hvt|saed32_hvt_lsup/LSUPX1_HVT saed32_hvt|saed32_hvt_lsup/LSUPX2_HVT saed32_hvt|saed32_hvt_lsup/LSUPX4_HVT saed32_hvt|saed32_hvt_lsup/LSUPX8_HVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX1_LVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX2_LVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX4_LVT saed32_lvt|saed32_lvt_lsup/LSUPENCLX8_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX1_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX2_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX4_LVT saed32_lvt|saed32_lvt_lsup/LSUPENX8_LVT saed32_lvt|saed32_lvt_lsup/LSUPX1_LVT saed32_lvt|saed32_lvt_lsup/LSUPX2_LVT saed32_lvt|saed32_lvt_lsup/LSUPX4_LVT saed32_lvt|saed32_lvt_lsup/LSUPX8_LVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX1_RVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX2_RVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX4_RVT saed32_rvt|saed32_rvt_lsup/LSUPENCLX8_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX1_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX2_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX4_RVT saed32_rvt|saed32_rvt_lsup/LSUPENX8_RVT saed32_rvt|saed32_rvt_lsup/LSUPX1_RVT saed32_rvt|saed32_rvt_lsup/LSUPX2_RVT saed32_rvt|saed32_rvt_lsup/LSUPX4_RVT saed32_rvt|saed32_rvt_lsup/LSUPX8_RVT saed32_hvt|saed32_hvt_std/AODFFARX1_HVT saed32_hvt|saed32_hvt_std/AODFFARX2_HVT saed32_hvt|saed32_hvt_std/AODFFNARX1_HVT saed32_hvt|saed32_hvt_std/AODFFNARX2_HVT ...}
set_dont_touch $CTS_CELLS false
1
set_lib_cell_purpose -exclude cts [get_lib_cells] 
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X1_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X2_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND2X4_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X1_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X2_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND3X4_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X1_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X2_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:AND4X4_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:ANTENNA_HVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts $CTS_CELLS
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX16_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX2_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX32_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX4_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_lvt|saed32_lvt_std:NBUFFX8_LVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX16_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX2_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX32_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX4_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_rvt|saed32_rvt_std:NBUFFX8_RVT.timing' is set in the current block 'router_top', because the actual library setting may not be overwritten. (ATTR-12)
1
source -echo ../lab_8a/scripts/ndr.tcl
set CTS_NDR_MIN_ROUTING_LAYER   "M4"
set CTS_NDR_MAX_ROUTING_LAYER   "M5"
set CTS_LEAF_NDR_MIN_ROUTING_LAYER      "M1"
set CTS_LEAF_NDR_MAX_ROUTING_LAYER      "M5"
set CTS_NDR_RULE_NAME           "cts_w2_s2_vlg"
set CTS_LEAF_NDR_RULE_NAME      "cts_w1_s2"
if {$CTS_NDR_RULE_NAME != ""} {
        remove_routing_rules $CTS_NDR_RULE_NAME > /dev/null

        create_routing_rule $CTS_NDR_RULE_NAME \
                -default_reference_rule \
                -widths { M1 0.1 M2 0.11 M3 0.11 M4 0.11 M5 0.11 } \
                -spacings { M2 0.16 M3 0.45 M4 0.45 M5 1.1 } \
                -spacing_length_thresholds {M2 3.0 M3 3.0 M4 4.0 M5 4.0} \
                -taper_distance 0.4 \
                -driver_taper_distance 0.4 \
                -cuts { \
                        { VIA1 {V1LG 1} } \
                        { VIA2 {V2LG 1} } \
                        { VIA3 {V3LG 1} } \
                        { VIA4 {V4LG 1} } \
                        { VIA5 {V5LG 1} } \
                }

        set_clock_routing_rules -rules $CTS_NDR_RULE_NAME \
                -min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER \
                -max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER

}
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
if {$CTS_LEAF_NDR_RULE_NAME != ""} {
        remove_routing_rules $CTS_LEAF_NDR_RULE_NAME > /dev/null

        create_routing_rule $CTS_LEAF_NDR_RULE_NAME \
                -default_reference_rule \
                -spacings { M2 0.16 M3 0.45 M4 0.45 M5 1.1 }

        set_clock_routing_rules -net_type sink -rules $CTS_LEAF_NDR_RULE_NAME \
                -min_routing_layer $CTS_LEAF_NDR_MIN_ROUTING_LAYER \
                -max_routing_layer $CTS_LEAF_NDR_MAX_ROUTING_LAYER
}
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
report_routing_rules -verbose
Name     WidthMltplr SpacingMltplr TaperDist DriverTaperDist TaperOverPinLayers TaperUnderPinLayers DriverTaperOverPinLayers DriverTaperUnderPinLayers ParallelWireLayers
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts_w1_s2
         1           1

         --------------------------------------------------------------------------------------
         Layer     Width     ShieldWth ShieldSpc Snap2Trck RdlTaperDist RdlTaperWidth Mask
         --------------------------------------------------------------------------------------

         M1        0.05

         M2        0.06

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.16      hard      0.00

         M3        0.06

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.45      hard      0.00

         M4        0.06

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.45      hard      0.00

         M5        0.06

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         1.10      hard      0.00

         M6        0.06

         M7        0.06

         M8        0.06

         M9        0.16

         MRDL      2.00

cts_w2_s2_vlg
         1           1             0.40      0.40

         --------------------------------------------------------------------------------------
         Layer     Width     ShieldWth ShieldSpc Snap2Trck RdlTaperDist RdlTaperWidth Mask
         --------------------------------------------------------------------------------------

         M1        0.10

         M2        0.11

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.16      hard      3.00

         M3        0.11

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.45      hard      3.00

         M4        0.11

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.45      hard      4.00

         M5        0.11

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         1.10      hard      4.00

         M6        0.06

         M7        0.06

         M8        0.06

         M9        0.16

         MRDL      2.00

         ---------------------------------------
         Via Def   H Sites   V Sites   Rotation
         ---------------------------------------
         VIA12LG_C 1         1         both
         VIA12LG   1         1         both
         VIA23LG_C 1         1         both
         VIA23LG   1         1         both
         VIA34LG_C 1         1         both
         VIA34LG   1         1         both
         VIA45LG_C 1         1         both
         VIA45LG   1         1         both
         VIA56LG_C 1         1         both
         VIA56LG   1         1         both
1
report_clock_routing_rules
****************************************
 Report : clock routing rules
 Design : router_top
 Date   : Mon Jun 24 01:15:56 2024
****************************************
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M5

report_ports -verbose [get_ports *clk]
Warning: No port objects matched '*clk' (SEL-004)
Error: Nothing matched for port_list (SEL-005)
0
report_ports -verbose [get_ports *clock]
****************************************
Report : port
        -design_rule
        -input_delay
        -drive
        -output_delay
Module : router_top
Mode   : func
Corner : ss_125c
Scenario: func.ss_125c
Version: U-2022.12-SP4
Date   : Mon Jun 24 01:22:38 2024
****************************************
Attributes:
   I - ideal network
   H - HyperScale context override
                      Pin Cap                    Wire Cap
                   Min          Max           Min          Max
Port      Dir    rise/fall    rise/fall     rise/fall    rise/fall    Attributes
--------------------------------------------------------------------------------
clock     in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    

Port           MaxTrans MaxCap   MinCap
-------------------------------------------
clock          0.42     64.00    --

                      Input Delay
                    Min             Max       Related Related
 Input Port     Rise    Fall    Rise    Fall   Clock   Pin       Attributes
----------------------------------------------------------------------------
clock           --      --      --      --      --      --

            Resistance (min/max)
Input Port  Rise             Fall
--------------------------------------------------------------------------------
clock       --               --

                      Driving Cell
Input Port     Type     Cell                Mult      Clock     Attrs
--------------------------------------------------------------------------------
clock          min_rise INVX8_RVT           
clock          min_fall INVX8_RVT           
clock          max_rise INVX8_RVT           
clock          max_fall INVX8_RVT           
1
report_clocks -skew
****************************************
Report : clock_skew
Design : router_top
Mode   : func
Version: U-2022.12-SP4
Date   : Mon Jun 24 01:24:27 2024
****************************************

              Min Rise  Min Fall  Max Rise  Max Fall     Hold          Setup        Related
Object          Delay     Delay     Delay     Delay   Uncertainty   Uncertainty      Clock          Scenario      Origin
-----------------------------------------------------------------------------------------------------------------------------
router_clock     0.60      0.60      0.60      0.60             -          0.30         --          func.ss_125c    user

               Min Rise    Min Fall    Max Rise    Max Fall 
Object        Transition  Transition  Transition  Transition  Scenario
----------------------------------------------------------------------
router_clock        0.20        0.20        0.20        0.20  func.ss_125c

1
foreach_in_collection scen [all_scenarios] {
  current_scenario $scen
  set_clock_uncertainty 0.1 -setup [all_clocks]
  set_clock_uncertainty 0.05 -hold [all_clocks]
}
current_mode func
{func}
set_max_transition 0.15 -clock_path [get_clocks] -corners [all_corners]
1
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
v report_clock_settings
Error: ambiguous command 'v' matched 5 commands:
        (vclp_stop, vclp_zoom_highlight, verify_via_ladders ...) (CMD-006)
Information: script '/tmp/fc_shell-be-2.SCBlhJ'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"v report_clock_settings"
    (file "/tmp/fc_shell-be-2.SCBlhJ" line 1)
 -- End Extended Error Info
report_clock_settings
****************************************
 Report : clock settings
 Design : router_top
 Date   : Mon Jun 24 01:41:15 2024
****************************************


======================================
Configurations 
======================================

##Global
  Corner = ss_125c
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0.050
    Target latency: Not specified

##router_clock
  Corner = ss_125c
    Max transition: 0.150
    Max capacitance: 600.000 (default)
    Target skew: 0.050
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: cts_w1_s2  Min Layer:M1 Max Layer:M5
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: cts_w2_s2_vlg  Min Layer:M4 Max Layer:M5
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##router_clock
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
                                      6.099               1.024         82.000
saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
                                      2.033               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
                                     10.674               1.024        168.000
saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
                                      2.541               1.024         32.000
saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
                                      3.812               1.024         64.000
saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
                                      6.099               1.024         82.000
saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
                                      2.033               1.024         16.000
saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
                                     10.674               1.024        168.000
saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
                                      2.541               1.024         32.000
saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
                                      3.812               1.024         64.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_lvt|saed32_lvt_std/INVX0_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX16_LVT
                                      5.083               1.024         82.000
saed32_lvt|saed32_lvt_std/INVX1_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX2_LVT
                                      1.525               1.024         16.000
saed32_lvt|saed32_lvt_std/INVX32_LVT
                                      9.149               1.024        168.000
saed32_lvt|saed32_lvt_std/INVX4_LVT
                                      2.033               1.024         32.000
saed32_lvt|saed32_lvt_std/INVX8_LVT
                                      3.050               1.024         64.000
saed32_rvt|saed32_rvt_std/INVX0_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX16_RVT
                                      5.083               1.024         82.000
saed32_rvt|saed32_rvt_std/INVX1_RVT
                                      1.271               1.024          8.000
saed32_rvt|saed32_rvt_std/INVX2_RVT
                                      1.525               1.024         16.000
saed32_rvt|saed32_rvt_std/INVX32_RVT
                                      9.149               1.024        168.000
saed32_rvt|saed32_rvt_std/INVX4_RVT
                                      2.033               1.024         32.000
saed32_rvt|saed32_rvt_std/INVX8_RVT
                                      3.050               1.024         64.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
set_app_options -name clock_opt.flow.enable_ccd -value false
clock_opt.flow.enable_ccd false
set_scenario_status [current_scenario] -hold true
Scenario func.ss_125c (mode func corner ss_125c) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
report_timing -delay min
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : router_top
Version: U-2022.12-SP4
Date   : Mon Jun 24 01:46:15 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: SYNCHRONIZER/soft_reset_2_reg (rising edge-triggered flip-flop clocked by router_clock)
  Endpoint: FIFO_2/data_out_tri_enable_reg[7] (rising edge-triggered flip-flop clocked by router_clock)
  Mode: func
  Corner: ss_125c
  Scenario: func.ss_125c
  Path Group: router_clock
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock router_clock (rise edge)                   0.00      0.00
  clock network delay (ideal)                      0.60      0.60

  SYNCHRONIZER/soft_reset_2_reg/CLK (SDFFX1_RVT)   0.00      0.60 r
  SYNCHRONIZER/soft_reset_2_reg/Q (SDFFX1_RVT)     0.19      0.79 f
  ctmi_5513/Y (AO21X1_HVT)                         0.07      0.85 f
  FIFO_2/data_out_tri_enable_reg[7]/D (SDFFSSRX2_HVT)
                                                   0.00      0.85 f
  data arrival time                                          0.85

  clock router_clock (rise edge)                   0.00      0.00
  clock network delay (ideal)                      0.60      0.60
  clock reconvergence pessimism                   -0.00      0.60
  FIFO_2/data_out_tri_enable_reg[7]/CLK (SDFFSSRX2_HVT)
                                                   0.00      0.60 r
  clock uncertainty                                0.05      0.65
  library hold time                               -0.04      0.61
  data required time                                         0.61
  ------------------------------------------------------------------------
  data required time                                         0.61
  data arrival time                                         -0.85
  ------------------------------------------------------------------------
  slack (MET)                                                0.24


1
check_design -checks pre_clock_tree_stage
****************************************
 Report : check_design 
 Options: { pre_clock_tree_stage }
 Design : router_top
 Version: U-2022.12-SP4
 Date   : Mon Jun 24 01:48:48 2024
****************************************

Running mega-check 'pre_clock_tree_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'legality'
    Running atomic-check 'timing'
    Running atomic-check 'clock_trees'
    Running atomic-check 'hier_pre_clock_tree'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  DMM-118      Info   1          Mismatch type %mmtype is detected on object type %objtype at obj...
  TCK-001      Warn   1304       The reported endpoint '%endpoint' is unconstrained. Reason: '%re...
  TCK-012      Warn   13         The input port '%port' has no clock_relative delay specified. Mo...
  ----------------------------------------------------------------------------------------------------
  Total 1319 EMS messages : 0 errors, 1317 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  CTS-101      Info   1          %s will work on the following scenarios.
  CTS-107      Info   1          %s will work on all clocks in active scenarios, including %d mas...
  PDC-003      Warn   2          Routing direction of metal layer %s is neither "horizontal" nor ...
  ----------------------------------------------------------------------------------------------------
  Total 4 non-EMS messages : 0 errors, 2 warnings, 2 info.
  ----------------------------------------------------------------------------------------------------

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024Jun24014848.log'.
1
clock_opt -to route_clock
Information: Starting 'clock_opt -to route_clock' (FLW-8000)
Information: Time: 2024-06-24 01:53:12 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-06-24 01:53:12 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-06-24 01:53:12 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
Running clock synthesis step.
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-06-24 01:53:12 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)


Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-06-24 01:53:12 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1302 MB (FLW-8100)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func.ss_125c (Mode: func; Corner: ss_125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_rvt|saed32_rvt_std/NBUFFX16_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX2_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX32_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX4_RVT
   saed32_rvt|saed32_rvt_std/NBUFFX8_RVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_rvt|saed32_rvt_std/INVX0_RVT
   saed32_rvt|saed32_rvt_std/INVX16_RVT
   saed32_rvt|saed32_rvt_std/INVX1_RVT
   saed32_rvt|saed32_rvt_std/INVX2_RVT
   saed32_rvt|saed32_rvt_std/INVX32_RVT
   saed32_rvt|saed32_rvt_std/INVX4_RVT
   saed32_rvt|saed32_rvt_std/INVX8_RVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLNPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLNPSX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPRX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPRX8_RVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT
   saed32_rvt|saed32_rvt_std/CGLPPSX16_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX2_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX4_RVT
   saed32_rvt|saed32_rvt_std/CGLPPSX8_RVT

Information: 'ss_125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: cts_w1_s2; Min Layer: M1; Max Layer: M5

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 60 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 1740 vias out of 4684 total vias.
Total 0.0494 seconds to build cellmap data
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xbe352340): 208
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xbe352340): 208
Total 0.0249 seconds to load 1475 cell instances into cellmap
Moveable cells: 1475; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 3.0698, cell height 1.6720, cell area 5.1327 for total 1475 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 577 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1539, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 69, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'clock_gate_REGISTER/int_parity_reg' from (84.65, 0.70) to (75.07, 0.70). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/count_reg' from (155.48, 60.89) to (160.50, 70.92). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/data_out_reg' from (152.59, 54.20) to (155.48, 60.89). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg' from (125.08, 57.55) to (129.94, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_1' from (104.41, 77.61) to (107.30, 80.95). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_2' from (142.71, 70.92) to (151.53, 80.95). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_3' from (140.58, 64.23) to (147.88, 54.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_4' from (126.75, 74.27) to (122.65, 84.30). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_5' from (132.07, 60.89) to (137.85, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_6' from (138.30, 67.58) to (143.62, 80.95). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_7' from (141.80, 67.58) to (148.03, 80.95). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_8' from (110.03, 54.20) to (106.84, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_9' from (138.76, 60.89) to (143.62, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_10' from (109.58, 77.61) to (112.77, 84.30). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_11' from (112.92, 57.55) to (105.32, 54.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_12' from (129.03, 70.92) to (133.14, 84.30). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_13' from (121.58, 57.55) to (124.78, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_14' from (124.32, 74.27) to (127.97, 84.30). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/mem_reg_15' from (112.92, 57.55) to (117.18, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/rd_pointer_reg' from (132.98, 67.58) to (130.70, 67.58). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_0/wr_pointer_reg' from (101.06, 70.92) to (105.62, 70.92). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/count_reg' from (152.14, 47.51) to (158.22, 50.86). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/data_out_reg' from (151.07, 37.48) to (158.82, 30.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg' from (109.12, 14.07) to (113.68, 4.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_16' from (141.50, 10.73) to (151.22, 4.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_17' from (139.52, 27.45) to (146.66, 30.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_18' from (132.53, 14.07) to (138.46, 7.39). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_19' from (141.19, 14.07) to (150.01, 7.39). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_20' from (119.30, 14.07) to (124.93, 4.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_21' from (134.96, 27.45) to (139.52, 27.45). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_22' from (142.56, 17.42) to (151.53, 27.45). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_23' from (104.56, 14.07) to (96.66, 10.73). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_24' from (125.69, 17.42) to (129.79, 7.39). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_25' from (145.14, 10.73) to (154.87, 7.39). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_26' from (101.98, 20.76) to (97.11, 24.11). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_27' from (120.52, 27.45) to (124.32, 30.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_28' from (103.95, 10.73) to (109.27, 4.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_29' from (126.30, 27.45) to (129.64, 30.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/mem_reg_30' from (101.06, 0.70) to (96.66, 4.04). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/rd_pointer_reg' from (120.06, 30.79) to (115.05, 30.79). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_1/wr_pointer_reg' from (98.94, 30.79) to (104.10, 27.45). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/count_reg' from (103.04, 77.61) to (96.35, 90.99). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/data_out_reg' from (101.37, 67.58) to (97.26, 70.92). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg' from (69.75, 54.20) to (56.68, 54.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg_31' from (68.99, 74.27) to (67.32, 87.64). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg_32' from (90.73, 64.23) to (85.41, 70.92). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg_33' from (69.14, 57.55) to (56.53, 60.89). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg_34' from (75.07, 74.27) to (78.42, 84.30). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg_35' from (71.58, 47.51) to (57.74, 47.51). (CTS-106)
Information: Relocated the clock cell 'clock_gate_FIFO_2/mem_reg_36' from (70.66, 70.92) to (54.70, 80.95). (CTS-106)
Note - message 'CTS-106' limit (50) exceeded. Remainder will be suppressed.
A total of 68 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 2
  Level 0 Num Nodes: 68
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = ss_125c, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:ss_125c)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner ss_125c for worst dynamic corner
Using default layer M4
new cutoff lpd: 2.20624e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1283 / 0.1283)
ORB: Nominal = 0.0353099  Design MT = 0.142500  Target = 0.1282500 (3.632 nominal)  MaxRC = 0.089089
ORB: Fast Target = 0.044974 ( 1.274 nominal )
ORB: stageDelay=0.084569, stageLength=5000000
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Core Area = 16 X 13 ()
   10% ...   20% ...   30% ...   40% ...   50% ...   60% ...   70% ...   80% ...   90% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REGISTER/int_parity_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REGISTER/int_parity_reg/GCLK
 Phase delay: (max r/f: 0.227661/nan  min r/f: 0.227661/nan) : clock_gate_REGISTER/int_parity_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/count_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/count_reg/GCLK
 Phase delay: (max r/f: 0.225258/nan  min r/f: 0.225258/nan) : clock_gate_FIFO_0/count_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/data_out_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/data_out_reg/GCLK
 Phase delay: (max r/f: 0.230522/nan  min r/f: 0.230522/nan) : clock_gate_FIFO_0/data_out_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg/GCLK
 Phase delay: (max r/f: 0.235596/nan  min r/f: 0.235596/nan) : clock_gate_FIFO_0/mem_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_1/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_1/GCLK
 Phase delay: (max r/f: 0.230732/nan  min r/f: 0.230732/nan) : clock_gate_FIFO_0/mem_reg_1/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_2/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_2/GCLK
 Phase delay: (max r/f: 0.232754/nan  min r/f: 0.232754/nan) : clock_gate_FIFO_0/mem_reg_2/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_3/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_3/GCLK
 Phase delay: (max r/f: 0.231152/nan  min r/f: 0.231152/nan) : clock_gate_FIFO_0/mem_reg_3/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_4/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_4/GCLK
 Phase delay: (max r/f: 0.230026/nan  min r/f: 0.230026/nan) : clock_gate_FIFO_0/mem_reg_4/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_5/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_5/GCLK
 Phase delay: (max r/f: 0.231590/nan  min r/f: 0.231590/nan) : clock_gate_FIFO_0/mem_reg_5/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_6/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_6/GCLK
 Phase delay: (max r/f: 0.233002/nan  min r/f: 0.233002/nan) : clock_gate_FIFO_0/mem_reg_6/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_7/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_7/GCLK
 Phase delay: (max r/f: 0.230465/nan  min r/f: 0.230465/nan) : clock_gate_FIFO_0/mem_reg_7/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_8/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_8/GCLK
 Phase delay: (max r/f: 0.233154/nan  min r/f: 0.233154/nan) : clock_gate_FIFO_0/mem_reg_8/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_9/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_9/GCLK
 Phase delay: (max r/f: 0.232296/nan  min r/f: 0.232296/nan) : clock_gate_FIFO_0/mem_reg_9/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_10/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_10/GCLK
 Phase delay: (max r/f: 0.231552/nan  min r/f: 0.231552/nan) : clock_gate_FIFO_0/mem_reg_10/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_11/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_11/GCLK
 Phase delay: (max r/f: 0.236530/nan  min r/f: 0.236530/nan) : clock_gate_FIFO_0/mem_reg_11/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_12/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_12/GCLK
 Phase delay: (max r/f: 0.230999/nan  min r/f: 0.230999/nan) : clock_gate_FIFO_0/mem_reg_12/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_13/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_13/GCLK
 Phase delay: (max r/f: 0.231762/nan  min r/f: 0.231762/nan) : clock_gate_FIFO_0/mem_reg_13/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_14/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_14/GCLK
 Phase delay: (max r/f: 0.230770/nan  min r/f: 0.230770/nan) : clock_gate_FIFO_0/mem_reg_14/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/mem_reg_15/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/mem_reg_15/GCLK
 Phase delay: (max r/f: 0.231781/nan  min r/f: 0.231781/nan) : clock_gate_FIFO_0/mem_reg_15/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/rd_pointer_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/rd_pointer_reg/GCLK
 Phase delay: (max r/f: 0.214024/nan  min r/f: 0.214024/nan) : clock_gate_FIFO_0/rd_pointer_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_0/wr_pointer_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_0/wr_pointer_reg/GCLK
 Phase delay: (max r/f: 0.213890/nan  min r/f: 0.213890/nan) : clock_gate_FIFO_0/wr_pointer_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/count_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/count_reg/GCLK
 Phase delay: (max r/f: 0.223522/nan  min r/f: 0.223522/nan) : clock_gate_FIFO_1/count_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/data_out_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/data_out_reg/GCLK
 Phase delay: (max r/f: 0.231228/nan  min r/f: 0.231228/nan) : clock_gate_FIFO_1/data_out_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg/GCLK
 Phase delay: (max r/f: 0.231419/nan  min r/f: 0.231419/nan) : clock_gate_FIFO_1/mem_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_16/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_16/GCLK
 Phase delay: (max r/f: 0.233288/nan  min r/f: 0.233288/nan) : clock_gate_FIFO_1/mem_reg_16/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_17/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_17/GCLK
 Phase delay: (max r/f: 0.232525/nan  min r/f: 0.232525/nan) : clock_gate_FIFO_1/mem_reg_17/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_18/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_18/GCLK
 Phase delay: (max r/f: 0.233078/nan  min r/f: 0.233078/nan) : clock_gate_FIFO_1/mem_reg_18/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_19/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_19/GCLK
 Phase delay: (max r/f: 0.235195/nan  min r/f: 0.235195/nan) : clock_gate_FIFO_1/mem_reg_19/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_20/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_20/GCLK
 Phase delay: (max r/f: 0.231247/nan  min r/f: 0.231247/nan) : clock_gate_FIFO_1/mem_reg_20/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_21/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_21/GCLK
 Phase delay: (max r/f: 0.234547/nan  min r/f: 0.234547/nan) : clock_gate_FIFO_1/mem_reg_21/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_22/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_22/GCLK
 Phase delay: (max r/f: 0.233097/nan  min r/f: 0.233097/nan) : clock_gate_FIFO_1/mem_reg_22/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_23/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_23/GCLK
 Phase delay: (max r/f: 0.231037/nan  min r/f: 0.231037/nan) : clock_gate_FIFO_1/mem_reg_23/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_24/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_24/GCLK
 Phase delay: (max r/f: 0.230656/nan  min r/f: 0.230656/nan) : clock_gate_FIFO_1/mem_reg_24/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_25/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_25/GCLK
 Phase delay: (max r/f: 0.231438/nan  min r/f: 0.231438/nan) : clock_gate_FIFO_1/mem_reg_25/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_26/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_26/GCLK
 Phase delay: (max r/f: 0.232525/nan  min r/f: 0.232525/nan) : clock_gate_FIFO_1/mem_reg_26/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_27/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_27/GCLK
 Phase delay: (max r/f: 0.231457/nan  min r/f: 0.231457/nan) : clock_gate_FIFO_1/mem_reg_27/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_28/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_28/GCLK
 Phase delay: (max r/f: 0.230656/nan  min r/f: 0.230656/nan) : clock_gate_FIFO_1/mem_reg_28/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_29/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_29/GCLK
 Phase delay: (max r/f: 0.232220/nan  min r/f: 0.232220/nan) : clock_gate_FIFO_1/mem_reg_29/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/mem_reg_30/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/mem_reg_30/GCLK
 Phase delay: (max r/f: 0.229130/nan  min r/f: 0.229130/nan) : clock_gate_FIFO_1/mem_reg_30/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/rd_pointer_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/rd_pointer_reg/GCLK
 Phase delay: (max r/f: 0.214329/nan  min r/f: 0.214329/nan) : clock_gate_FIFO_1/rd_pointer_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_1/wr_pointer_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_1/wr_pointer_reg/GCLK
 Phase delay: (max r/f: 0.213490/nan  min r/f: 0.213490/nan) : clock_gate_FIFO_1/wr_pointer_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/count_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/count_reg/GCLK
 Phase delay: (max r/f: 0.222015/nan  min r/f: 0.222015/nan) : clock_gate_FIFO_2/count_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/data_out_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/data_out_reg/GCLK
 Phase delay: (max r/f: 0.231075/nan  min r/f: 0.231075/nan) : clock_gate_FIFO_2/data_out_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg/GCLK
 Phase delay: (max r/f: 0.231953/nan  min r/f: 0.231953/nan) : clock_gate_FIFO_2/mem_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_31/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_31/GCLK
 Phase delay: (max r/f: 0.234547/nan  min r/f: 0.234547/nan) : clock_gate_FIFO_2/mem_reg_31/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_32/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_32/GCLK
 Phase delay: (max r/f: 0.231514/nan  min r/f: 0.231514/nan) : clock_gate_FIFO_2/mem_reg_32/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_33/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_33/GCLK
 Phase delay: (max r/f: 0.232468/nan  min r/f: 0.232468/nan) : clock_gate_FIFO_2/mem_reg_33/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_34/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_34/GCLK
 Phase delay: (max r/f: 0.229683/nan  min r/f: 0.229683/nan) : clock_gate_FIFO_2/mem_reg_34/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_35/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_35/GCLK
 Phase delay: (max r/f: 0.231514/nan  min r/f: 0.231514/nan) : clock_gate_FIFO_2/mem_reg_35/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_36/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_36/GCLK
 Phase delay: (max r/f: 0.233631/nan  min r/f: 0.233631/nan) : clock_gate_FIFO_2/mem_reg_36/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_37/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_37/GCLK
 Phase delay: (max r/f: 0.230885/nan  min r/f: 0.230885/nan) : clock_gate_FIFO_2/mem_reg_37/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_38/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_38/GCLK
 Phase delay: (max r/f: 0.230942/nan  min r/f: 0.230942/nan) : clock_gate_FIFO_2/mem_reg_38/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_39/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_39/GCLK
 Phase delay: (max r/f: 0.233498/nan  min r/f: 0.233498/nan) : clock_gate_FIFO_2/mem_reg_39/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_40/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_40/GCLK
 Phase delay: (max r/f: 0.232410/nan  min r/f: 0.232410/nan) : clock_gate_FIFO_2/mem_reg_40/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_41/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_41/GCLK
 Phase delay: (max r/f: 0.232124/nan  min r/f: 0.232124/nan) : clock_gate_FIFO_2/mem_reg_41/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_42/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_42/GCLK
 Phase delay: (max r/f: 0.234642/nan  min r/f: 0.234642/nan) : clock_gate_FIFO_2/mem_reg_42/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_43/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_43/GCLK
 Phase delay: (max r/f: 0.231838/nan  min r/f: 0.231838/nan) : clock_gate_FIFO_2/mem_reg_43/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_44/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_44/GCLK
 Phase delay: (max r/f: 0.231400/nan  min r/f: 0.231400/nan) : clock_gate_FIFO_2/mem_reg_44/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/mem_reg_45/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 9
 Number of Gates = 0
 Number of Loads = 9
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/mem_reg_45/GCLK
 Phase delay: (max r/f: 0.231781/nan  min r/f: 0.231781/nan) : clock_gate_FIFO_2/mem_reg_45/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/rd_pointer_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/rd_pointer_reg/GCLK
 Phase delay: (max r/f: 0.213585/nan  min r/f: 0.213585/nan) : clock_gate_FIFO_2/rd_pointer_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_FIFO_2/wr_pointer_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_FIFO_2/wr_pointer_reg/GCLK
 Phase delay: (max r/f: 0.212955/nan  min r/f: 0.212955/nan) : clock_gate_FIFO_2/wr_pointer_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REGISTER/dout_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REGISTER/dout_reg/GCLK
 Phase delay: (max r/f: 0.227318/nan  min r/f: 0.227318/nan) : clock_gate_REGISTER/dout_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REGISTER/ext_parity_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 11
 Number of Gates = 0
 Number of Loads = 11
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REGISTER/ext_parity_reg/GCLK
 Phase delay: (max r/f: 0.238247/nan  min r/f: 0.238247/nan) : clock_gate_REGISTER/ext_parity_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REGISTER/header_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REGISTER/header_reg/GCLK
 Phase delay: (max r/f: 0.226707/nan  min r/f: 0.226707/nan) : clock_gate_REGISTER/header_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_REGISTER/int_reg_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 0
 Number of Loads = 8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_REGISTER/int_reg_reg/GCLK
 Phase delay: (max r/f: 0.228481/nan  min r/f: 0.228481/nan) : clock_gate_REGISTER/int_reg_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_SYNCHRONIZER/count0_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_SYNCHRONIZER/count0_reg/GCLK
 Phase delay: (max r/f: 0.215321/nan  min r/f: 0.215321/nan) : clock_gate_SYNCHRONIZER/count0_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_SYNCHRONIZER/count1_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_SYNCHRONIZER/count1_reg/GCLK
 Phase delay: (max r/f: 0.214291/nan  min r/f: 0.214291/nan) : clock_gate_SYNCHRONIZER/count1_reg/CLK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_SYNCHRONIZER/count2_reg/GCLK
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_SYNCHRONIZER/count2_reg/GCLK
 Phase delay: (max r/f: 0.220604/nan  min r/f: 0.220604/nan) : clock_gate_SYNCHRONIZER/count2_reg/CLK
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.150000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = ss_125c, mode = func)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (func:ss_125c)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: ss_125c  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clock
 Clocks: 
     router_clock (func)
 Design rule constraints:
     max transition = 0.150000
     max capacitance = 600.000000
 Number of Sinks = 8
 Number of Gates = 68
 Number of Loads = 76
 Loads with existing phase delay = 68
   1. Phase delay = (max r/f: 0.238247/__  min r/f: 0.238247/__) : clock_gate_REGISTER/ext_parity_reg/CLK
   2. Phase delay = (max r/f: 0.236530/__  min r/f: 0.236530/__) : clock_gate_FIFO_0/mem_reg_11/CLK
   3. Phase delay = (max r/f: 0.235596/__  min r/f: 0.235596/__) : clock_gate_FIFO_0/mem_reg/CLK
   4. Phase delay = (max r/f: 0.235195/__  min r/f: 0.235195/__) : clock_gate_FIFO_1/mem_reg_19/CLK
   5. Phase delay = (max r/f: 0.234642/__  min r/f: 0.234642/__) : clock_gate_FIFO_2/mem_reg_42/CLK
   6. Phase delay = (max r/f: 0.234547/__  min r/f: 0.234547/__) : clock_gate_FIFO_1/mem_reg_21/CLK
   7. Phase delay = (max r/f: 0.234547/__  min r/f: 0.234547/__) : clock_gate_FIFO_2/mem_reg_31/CLK
   8. Phase delay = (max r/f: 0.233631/__  min r/f: 0.233631/__) : clock_gate_FIFO_2/mem_reg_36/CLK
   9. Phase delay = (max r/f: 0.233498/__  min r/f: 0.233498/__) : clock_gate_FIFO_2/mem_reg_39/CLK
  10. Phase delay = (max r/f: 0.233288/__  min r/f: 0.233288/__) : clock_gate_FIFO_1/mem_reg_16/CLK
  11. Phase delay = (max r/f: 0.233154/__  min r/f: 0.233154/__) : clock_gate_FIFO_0/mem_reg_8/CLK
  12. Phase delay = (max r/f: 0.233097/__  min r/f: 0.233097/__) : clock_gate_FIFO_1/mem_reg_22/CLK
  13. Phase delay = (max r/f: 0.233078/__  min r/f: 0.233078/__) : clock_gate_FIFO_1/mem_reg_18/CLK
  14. Phase delay = (max r/f: 0.233002/__  min r/f: 0.233002/__) : clock_gate_FIFO_0/mem_reg_6/CLK
  15. Phase delay = (max r/f: 0.232754/__  min r/f: 0.232754/__) : clock_gate_FIFO_0/mem_reg_2/CLK
  16. Phase delay = (max r/f: 0.232525/__  min r/f: 0.232525/__) : clock_gate_FIFO_1/mem_reg_17/CLK
  17. Phase delay = (max r/f: 0.232525/__  min r/f: 0.232525/__) : clock_gate_FIFO_1/mem_reg_26/CLK
  18. Phase delay = (max r/f: 0.232468/__  min r/f: 0.232468/__) : clock_gate_FIFO_2/mem_reg_33/CLK
  19. Phase delay = (max r/f: 0.232410/__  min r/f: 0.232410/__) : clock_gate_FIFO_2/mem_reg_40/CLK
  20. Phase delay = (max r/f: 0.232296/__  min r/f: 0.232296/__) : clock_gate_FIFO_0/mem_reg_9/CLK
  21. Phase delay = (max r/f: 0.232220/__  min r/f: 0.232220/__) : clock_gate_FIFO_1/mem_reg_29/CLK
  22. Phase delay = (max r/f: 0.232124/__  min r/f: 0.232124/__) : clock_gate_FIFO_2/mem_reg_41/CLK
  23. Phase delay = (max r/f: 0.231953/__  min r/f: 0.231953/__) : clock_gate_FIFO_2/mem_reg/CLK
  24. Phase delay = (max r/f: 0.231838/__  min r/f: 0.231838/__) : clock_gate_FIFO_2/mem_reg_43/CLK
  25. Phase delay = (max r/f: 0.231781/__  min r/f: 0.231781/__) : clock_gate_FIFO_0/mem_reg_15/CLK
  26. Phase delay = (max r/f: 0.231781/__  min r/f: 0.231781/__) : clock_gate_FIFO_2/mem_reg_45/CLK
  27. Phase delay = (max r/f: 0.231762/__  min r/f: 0.231762/__) : clock_gate_FIFO_0/mem_reg_13/CLK
  28. Phase delay = (max r/f: 0.231590/__  min r/f: 0.231590/__) : clock_gate_FIFO_0/mem_reg_5/CLK
  29. Phase delay = (max r/f: 0.231552/__  min r/f: 0.231552/__) : clock_gate_FIFO_0/mem_reg_10/CLK
  30. Phase delay = (max r/f: 0.231514/__  min r/f: 0.231514/__) : clock_gate_FIFO_2/mem_reg_32/CLK
  31. Phase delay = (max r/f: 0.231514/__  min r/f: 0.231514/__) : clock_gate_FIFO_2/mem_reg_35/CLK
  32. Phase delay = (max r/f: 0.231457/__  min r/f: 0.231457/__) : clock_gate_FIFO_1/mem_reg_27/CLK
  33. Phase delay = (max r/f: 0.231438/__  min r/f: 0.231438/__) : clock_gate_FIFO_1/mem_reg_25/CLK
  34. Phase delay = (max r/f: 0.231419/__  min r/f: 0.231419/__) : clock_gate_FIFO_1/mem_reg/CLK
  35. Phase delay = (max r/f: 0.231400/__  min r/f: 0.231400/__) : clock_gate_FIFO_2/mem_reg_44/CLK
  36. Phase delay = (max r/f: 0.231247/__  min r/f: 0.231247/__) : clock_gate_FIFO_1/mem_reg_20/CLK
  37. Phase delay = (max r/f: 0.231228/__  min r/f: 0.231228/__) : clock_gate_FIFO_1/data_out_reg/CLK
  38. Phase delay = (max r/f: 0.231152/__  min r/f: 0.231152/__) : clock_gate_FIFO_0/mem_reg_3/CLK
  39. Phase delay = (max r/f: 0.231075/__  min r/f: 0.231075/__) : clock_gate_FIFO_2/data_out_reg/CLK
  40. Phase delay = (max r/f: 0.231037/__  min r/f: 0.231037/__) : clock_gate_FIFO_1/mem_reg_23/CLK
  41. Phase delay = (max r/f: 0.230999/__  min r/f: 0.230999/__) : clock_gate_FIFO_0/mem_reg_12/CLK
  42. Phase delay = (max r/f: 0.230942/__  min r/f: 0.230942/__) : clock_gate_FIFO_2/mem_reg_38/CLK
  43. Phase delay = (max r/f: 0.230885/__  min r/f: 0.230885/__) : clock_gate_FIFO_2/mem_reg_37/CLK
  44. Phase delay = (max r/f: 0.230770/__  min r/f: 0.230770/__) : clock_gate_FIFO_0/mem_reg_14/CLK
  45. Phase delay = (max r/f: 0.230732/__  min r/f: 0.230732/__) : clock_gate_FIFO_0/mem_reg_1/CLK
  46. Phase delay = (max r/f: 0.230656/__  min r/f: 0.230656/__) : clock_gate_FIFO_1/mem_reg_24/CLK
  47. Phase delay = (max r/f: 0.230656/__  min r/f: 0.230656/__) : clock_gate_FIFO_1/mem_reg_28/CLK
  48. Phase delay = (max r/f: 0.230522/__  min r/f: 0.230522/__) : clock_gate_FIFO_0/data_out_reg/CLK
  49. Phase delay = (max r/f: 0.230465/__  min r/f: 0.230465/__) : clock_gate_FIFO_0/mem_reg_7/CLK
  50. Phase delay = (max r/f: 0.230026/__  min r/f: 0.230026/__) : clock_gate_FIFO_0/mem_reg_4/CLK
  51. Phase delay = (max r/f: 0.229683/__  min r/f: 0.229683/__) : clock_gate_FIFO_2/mem_reg_34/CLK
  52. Phase delay = (max r/f: 0.229130/__  min r/f: 0.229130/__) : clock_gate_FIFO_1/mem_reg_30/CLK
  53. Phase delay = (max r/f: 0.228481/__  min r/f: 0.228481/__) : clock_gate_REGISTER/int_reg_reg/CLK
  54. Phase delay = (max r/f: 0.227661/__  min r/f: 0.227661/__) : clock_gate_REGISTER/int_parity_reg/CLK
  55. Phase delay = (max r/f: 0.227318/__  min r/f: 0.227318/__) : clock_gate_REGISTER/dout_reg/CLK
  56. Phase delay = (max r/f: 0.226707/__  min r/f: 0.226707/__) : clock_gate_REGISTER/header_reg/CLK
  57. Phase delay = (max r/f: 0.225258/__  min r/f: 0.225258/__) : clock_gate_FIFO_0/count_reg/CLK
  58. Phase delay = (max r/f: 0.223522/__  min r/f: 0.223522/__) : clock_gate_FIFO_1/count_reg/CLK
  59. Phase delay = (max r/f: 0.222015/__  min r/f: 0.222015/__) : clock_gate_FIFO_2/count_reg/CLK
  60. Phase delay = (max r/f: 0.220604/__  min r/f: 0.220604/__) : clock_gate_SYNCHRONIZER/count2_reg/CLK
  61. Phase delay = (max r/f: 0.215321/__  min r/f: 0.215321/__) : clock_gate_SYNCHRONIZER/count0_reg/CLK
  62. Phase delay = (max r/f: 0.214329/__  min r/f: 0.214329/__) : clock_gate_FIFO_1/rd_pointer_reg/CLK
  63. Phase delay = (max r/f: 0.214291/__  min r/f: 0.214291/__) : clock_gate_SYNCHRONIZER/count1_reg/CLK
  64. Phase delay = (max r/f: 0.214024/__  min r/f: 0.214024/__) : clock_gate_FIFO_0/rd_pointer_reg/CLK
  65. Phase delay = (max r/f: 0.213890/__  min r/f: 0.213890/__) : clock_gate_FIFO_0/wr_pointer_reg/CLK
  66. Phase delay = (max r/f: 0.213585/__  min r/f: 0.213585/__) : clock_gate_FIFO_2/rd_pointer_reg/CLK
  67. Phase delay = (max r/f: 0.213490/__  min r/f: 0.213490/__) : clock_gate_FIFO_1/wr_pointer_reg/CLK
  68. Phase delay = (max r/f: 0.212955/__  min r/f: 0.212955/__) : clock_gate_FIFO_2/wr_pointer_reg/CLK
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clock
 Phase delay: (max r/f: 0.279043/nan  min r/f: 0.279043/nan) : clock
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.09 sec, cpu time is 0 hr : 0 min : 1.09 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
There are 2 buffers and 0 inverters added (total area 12.20) by Clock Tree Synthesis.
Information: 0 out of 70 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 71 out of 577, orientation changed without moving: 219
Clock sink displacement max = 5.016000 um, average = 0.196520 um
Clock sink with large displacement: 0 (Threshold: 5.016000 um)
Largest displacement cells:
Clock sink inst 'FIFO_2/mem_reg[8][4]' snapped from (54.40, 79.28) (MX) to (49.38, 79.28) (MX) displacement = 5.016000 um.
Clock sink inst 'FIFO_1/mem_reg[3][0]' snapped from (126.90, 7.39) (R0) to (128.42, 4.04) (R0) displacement = 4.864000 um.
Clock sink inst 'FIFO_2/mem_reg[8][8]' snapped from (53.79, 80.95) (R0) to (53.79, 77.61) (R0) displacement = 3.344000 um.
Clock sink inst 'FIFO_2/mem_reg[6][1]' snapped from (49.23, 79.28) (R180) to (49.23, 82.63) (MX) displacement = 3.344000 um.
Clock sink inst 'FIFO_0/mem_reg[10][1]' snapped from (108.66, 84.30) (R0) to (109.58, 85.97) (MX) displacement = 2.584000 um.
Clock sink inst 'FIFO_0/mem_reg[4][6]' snapped from (113.83, 84.30) (R0) to (116.26, 84.30) (R0) displacement = 2.432000 um.
Clock sink inst 'FIFO_1/mem_reg[10][0]' snapped from (154.42, 10.73) (R0) to (154.87, 12.40) (MX) displacement = 2.128000 um.
Clock sink inst 'REGISTER/header_reg[1]' snapped from (67.17, 14.07) (R0) to (67.47, 15.75) (MX) displacement = 1.976000 um.
Clock sink inst 'FIFO_1/mem_reg[4][2]' snapped from (149.40, 7.39) (MY) to (149.70, 5.71) (MX) displacement = 1.976000 um.
Clock sink inst 'FIFO_1/mem_reg[3][5]' snapped from (126.30, 4.04) (R0) to (126.60, 5.71) (MX) displacement = 1.976000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block router_top are cleared. (TIM-123)
Total number of global routed clock nets: 71
Information: The run time for clock net global routing is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.40 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1543 nets, 71 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1541, routed nets = 71, across physical hierarchy nets = 0, parasitics cached nets = 71, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 1685, DR 0), data (VR 1470, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  4.19     on layer (1)    M1
Average gCell capacity  9.78     on layer (2)    M2
Average gCell capacity  5.33     on layer (3)    M3
Average gCell capacity  4.89     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: router_top; type: design; tot_drc_vio: 0; buf_ct: 2; buf_area: 12.198912; cell_area: 409.680128
start cto; name: func:router_clock; type: clock; latency: 0.286260; gskew: 0.217991; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 2; buf_area: 12.198912; cell_area: 409.680128
-------------------------------------------------------------
Optimizing clock tree DRC
clock: router_clock mode: func root: clock
Clock QoR Before DRC Optimization:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.2180; ID = 0.2863; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 12.1989; ClockCellArea = 409.6801; ClockWireLen = 3616.6300; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9983

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.25u 00:00:00.01s 00:00:00.26e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.2180; ID = 0.2863; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 12.1989; ClockCellArea = 409.6801; ClockWireLen = 3616.6300; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.27 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner ss_125c on transition constraint
Selecting clock router_clock mode func corner:  ss_125c 
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: router_clock mode: func root: clock
Clock QoR Before Global latency and skew opt:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.2180; ID = 0.2863; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 12.1989; ClockCellArea = 409.6801; ClockWireLen = 3616.6300; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          9
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          8
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.1111
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted     relocation moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9963
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9954
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9954
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9962
        # The rest of flow speed up       =     0.9963

-------------------------------------------------

Info: tMessage report level 0 is reset for the flow ctoSkew
Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =         33
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =         21
        # Failed main graph committ          =          0
        # Successful main graph commit      =         12
        # Subgraph evaluation success rate in percent =     0.3636
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        8
        # Accepted     relocation moves =        2
        # Accepted      buffering moves =        2

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:01s
        # Flow total speed up             =     0.9964
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9952
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9967
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9964
        # The rest of flow speed up       =     0.9965

-------------------------------------------------

Global latency and skew opt cpu time 00:00:01.47u 00:00:00.04s 00:00:01.52e: 
Clock QoR After Global latency and skew opt:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0467; ID = 0.2672; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 26.4310; ClockCellArea = 423.9122; ClockWireLen = 3779.5430; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)
Longest path:
  (0) 0.0065            0.0000          ZCTSBUF_3778_1372/A
  (1) 0.0582            0.0517          ZCTSBUF_3778_1372/Y
  (2) 0.0591            0.0009          clock_gate_FIFO_2/mem_reg_42/CLK
  (3) 0.2671            0.2080          clock_gate_FIFO_2/mem_reg_42/GCLK
  (4) 0.2672            0.0002          FIFO_2/mem_reg[6][0]/CLK
Shortest path:
  (0) 0.0065            0.0000          ZCTSBUF_2154_1373/A
  (1) 0.0571            0.0506          ZCTSBUF_2154_1373/Y
  (2) 0.0600            0.0029          ctosc_gls_inst_1471/A
  (3) 0.1314            0.0714          ctosc_gls_inst_1471/Y
  (4) 0.1324            0.0009          ctosc_gls_inst_1470/A
  (5) 0.2201            0.0877          ctosc_gls_inst_1470/Y
  (6) 0.2205            0.0004          SYNCHRONIZER/soft_reset_0_reg/CLK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.53 sec, cpu time is 0 hr : 0 min : 1.52 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 1.53 sec, cpu time is 0 hr : 0 min : 1.53 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner ss_125c on transition constraint
Selecting clock router_clock mode func corner:  ss_125c 
-------------------------------------------------------------
Optimizing clock tree area
clock: router_clock mode: func root: clock
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          8
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          8
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9975

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0467; ID = 0.2672; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 26.4310; ClockCellArea = 423.9122; ClockWireLen = 3779.5430; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:00.20u 00:00:00.01s 00:00:00.20e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.20 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.21 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: router_clock mode: func root: clock
Clock QoR Before DRC Optimization:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0467; ID = 0.2672; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 26.4310; ClockCellArea = 423.9122; ClockWireLen = 3779.5430; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9982

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: router_clock, Mode: func, Root: clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0467; ID = 0.2672; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 26.4310; ClockCellArea = 423.9122; ClockWireLen = 3779.5430; Clock = router_clock; Mode = func; Corner = ss_125c; ClockRoot = clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    50 

No. doRoutes           =   306 
No. doUnroutes         =   192 
No. redoRoutes         =    10 
No. redoUnroutes       =     9 
No. undoRoutes         =   304 
No. undoUnroutes       =   191 
No. commitRoutes       =    10 
No. commitUnroutes     =     8 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   28  Alloctr   29  Proc 15030 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 15030 
Net statistics:
Total number of nets     = 1545
Number of nets to route  = 73
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
74 nets are fully connected,
 of which 2 are detail routed and 72 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 145 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          145 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  4.18     on layer (1)    M1
Average gCell capacity  9.78     on layer (2)    M2
Average gCell capacity  5.33     on layer (3)    M3
Average gCell capacity  4.89     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 15030 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 15030 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  104  Alloctr  105  Proc 15030 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  104  Alloctr  105  Proc 15030 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   137 Max = 5 GRCs =   146 (1.50%)
Initial. H routing: Overflow =    58 Max = 2 (GRCs =  9) GRCs =    69 (1.42%)
Initial. V routing: Overflow =    79 Max = 5 (GRCs =  2) GRCs =    77 (1.59%)
Initial. M1         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.04%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M3         Overflow =    37 Max = 2 (GRCs =  8) GRCs =    47 (0.97%)
Initial. M4         Overflow =    79 Max = 5 (GRCs =  2) GRCs =    76 (1.57%)
Initial. M5         Overflow =    18 Max = 1 (GRCs = 20) GRCs =    20 (0.41%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3398.56
Initial. Layer M1 wire length = 196.08
Initial. Layer M2 wire length = 357.34
Initial. Layer M3 wire length = 1171.45
Initial. Layer M4 wire length = 1464.60
Initial. Layer M5 wire length = 209.10
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2415
Initial. Via VIA12SQ_C count = 809
Initial. Via VIA23SQ_C count = 762
Initial. Via VIA34SQ_C count = 778
Initial. Via VIA45SQ_C count = 66
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   72  Alloctr   72  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  104  Alloctr  105  Proc 15030 

Congestion utilization per direction:
Average vertical track utilization   =  7.34 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  7.83 %
Peak    horizontal track utilization = 112.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  104  Alloctr  104  Proc 15030 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   61  Proc 15030 
Skip track assign
Skip detail route
Updating the database ...
There are 2 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Info: 577 sinks and boundary insts are set as application_fixed
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 735 total shapes.
Layer M2: cached 0 shapes out of 74 total shapes.
Cached 1740 vias out of 7099 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1479        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1479
number of references:                81
number of site rows:                 59
number of locations attempted:    16552
number of locations failed:          48  (0.3%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4        115        25 ( 21.7%)         69        23 ( 33.3%)  MUX41X1_HVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4        115        25 ( 21.7%)         69        23 ( 33.3%)  MUX41X1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         830 (8471 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.602 um ( 0.36 row height)
rms weighted cell displacement:   0.602 um ( 0.36 row height)
max cell displacement:            3.399 um ( 2.03 row height)
avg cell displacement:            0.194 um ( 0.12 row height)
avg weighted cell displacement:   0.194 um ( 0.12 row height)
number of cells moved:              121
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5588 (AO222X1_HVT)
  Input location: (51.207,80.954)
  Legal location: (51.815,77.61)
  Displacement:   3.399 um ( 2.03 row height)
Cell: ctmi_5620 (AO22X1_HVT)
  Input location: (60.631,34.138)
  Legal location: (60.479,37.482)
  Displacement:   3.347 um ( 2.00 row height)
Cell: optlc_1153 (TIEL_HVT)
  Input location: (127.967,54.202)
  Legal location: (127.815,57.546)
  Displacement:   3.347 um ( 2.00 row height)
Cell: ctmi_5617 (AO221X1_HVT)
  Input location: (56.831,60.89)
  Legal location: (56.831,64.234)
  Displacement:   3.344 um ( 2.00 row height)
Cell: ctmi_5632 (AO22X1_HVT)
  Input location: (68.231,87.642)
  Legal location: (68.231,84.298)
  Displacement:   3.344 um ( 2.00 row height)
Cell: ctmi_5493 (AND2X4_HVT)
  Input location: (97.415,25.778)
  Legal location: (97.415,22.434)
  Displacement:   3.344 um ( 2.00 row height)
Cell: ctmi_5623 (AO22X1_HVT)
  Input location: (69.751,87.642)
  Legal location: (69.751,90.986)
  Displacement:   3.344 um ( 2.00 row height)
Cell: ctmi_5123 (OR2X1_HVT)
  Input location: (149.551,55.874)
  Legal location: (146.663,54.202)
  Displacement:   3.337 um ( 2.00 row height)
Cell: ctmi_5389 (AO222X1_HVT)
  Input location: (151.831,5.714)
  Legal location: (154.871,5.714)
  Displacement:   3.040 um ( 1.82 row height)
Cell: ctmi_5177 (AO221X1_HVT)
  Input location: (138.303,52.53)
  Legal location: (136.023,50.858)
  Displacement:   2.827 um ( 1.69 row height)

Info: 577 sinks and boundary insts are unset from application_fixed
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.36 sec, cpu time is 0 hr : 0 min : 0.36 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 73 flat clock tree nets.
There are 72 non-sink instances (total area 423.91) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 26.43).
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1545 nets, 73 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1543, routed nets = 73, across physical hierarchy nets = 0, parasitics cached nets = 73, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Compilation of clock trees finished successfully
 Run time for cts 00:00:05.26u 00:00:00.16s 00:00:05.44e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0286 seconds to build cellmap data
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xaf4fea28): 208
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xaf4fea28): 208
Total 0.0140 seconds to load 1479 cell instances into cellmap
Moveable cells: 1407; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
Average cell width 3.0722, cell height 1.6720, cell area 5.1367 for total 1479 placed and application fixed cells
Information: Current block utilization is '0.62940', effective utilization is '0.62939'. (OPT-055)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078252 ohm/um, via_r = 0.460446 ohm/cut, c = 0.076016 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.406926 ohm/um, via_r = 0.580464 ohm/cut, c = 0.085875 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1543, routed nets = 73, across physical hierarchy nets = 0, parasitics cached nets = 1543, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func.ss_125c  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:49:22     0.000     0.000  7597.127     2.371   309.379        21        55         0     0.000      1620 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-06-24 01:53:18 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)



Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-06-24 01:53:18 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)

Information: >>>>>>> 5 unique error and warning message tags while observing clock_opt / build_clock: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     7     3  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    10     6  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:    15     3  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:     6     3  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:    10    10 10 POW-080   WARNING   Warning: No default voltage defined in the design, taking it... (MSG-3032)
Information:    48    25  1        5  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 25 error&warning MSGs observed during clock_opt / build_clock (MSG-3103)
Information: 18 out of 68 CTS-106 messages were not printed due to limit 50 (after 'clock_opt' at fc_shell-be-2.TeSIjY:1) (MSG-3913)
Information: 10 out of 20 POW-080 messages were not printed due to limit 10 (after 'clock_opt' at fc_shell-be-2.TeSIjY:1) (MSG-3913)

TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-06-24 01:53:18 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-06-24 01:53:18 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   29  Alloctr   29  Proc 15030 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 15030 
Net statistics:
Total number of nets     = 1545
Number of nets to route  = 73
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
75 nets are fully connected,
 of which 2 are detail routed and 73 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  4.07     on layer (1)    M1
Average gCell capacity  9.78     on layer (2)    M2
Average gCell capacity  5.33     on layer (3)    M3
Average gCell capacity  4.89     on layer (4)    M4
Average gCell capacity  2.66     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 15030 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 15030 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 15030 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   36  Alloctr   37  Proc 15030 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  212  Alloctr  213  Proc 15030 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.01%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   146 Max = 5 GRCs =   152 (1.57%)
Initial. H routing: Overflow =    67 Max = 2 (GRCs = 12) GRCs =    75 (1.55%)
Initial. V routing: Overflow =    79 Max = 5 (GRCs =  2) GRCs =    77 (1.59%)
Initial. M1         Overflow =    11 Max = 2 (GRCs =  4) GRCs =     8 (0.16%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M3         Overflow =    37 Max = 2 (GRCs =  8) GRCs =    47 (0.97%)
Initial. M4         Overflow =    79 Max = 5 (GRCs =  2) GRCs =    76 (1.57%)
Initial. M5         Overflow =    18 Max = 1 (GRCs = 20) GRCs =    20 (0.41%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 3398.56
Initial. Layer M1 wire length = 196.08
Initial. Layer M2 wire length = 357.34
Initial. Layer M3 wire length = 1171.45
Initial. Layer M4 wire length = 1464.60
Initial. Layer M5 wire length = 209.10
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2415
Initial. Via VIA12SQ_C count = 809
Initial. Via VIA23SQ_C count = 762
Initial. Via VIA34SQ_C count = 778
Initial. Via VIA45SQ_C count = 66
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 01:53:18 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  212  Alloctr  213  Proc 15030 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.01%)
phase1. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   133 Max = 5 GRCs =   142 (1.46%)
phase1. H routing: Overflow =    56 Max = 2 (GRCs =  6) GRCs =    68 (1.40%)
phase1. V routing: Overflow =    77 Max = 5 (GRCs =  2) GRCs =    74 (1.53%)
phase1. M1         Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.16%)
phase1. M2         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     4 (0.08%)
phase1. M3         Overflow =    32 Max = 2 (GRCs =  6) GRCs =    42 (0.87%)
phase1. M4         Overflow =    73 Max = 5 (GRCs =  2) GRCs =    70 (1.44%)
phase1. M5         Overflow =    16 Max = 1 (GRCs = 18) GRCs =    18 (0.37%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 3409.87
phase1. Layer M1 wire length = 202.02
phase1. Layer M2 wire length = 383.16
phase1. Layer M3 wire length = 1164.87
phase1. Layer M4 wire length = 1450.91
phase1. Layer M5 wire length = 208.90
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2412
phase1. Via VIA12SQ_C count = 816
phase1. Via VIA23SQ_C count = 767
phase1. Via VIA34SQ_C count = 765
phase1. Via VIA45SQ_C count = 64
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun 24 01:53:18 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  212  Alloctr  213  Proc 15030 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.01%)
phase2. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   132 Max = 5 GRCs =   138 (1.42%)
phase2. H routing: Overflow =    56 Max = 1 (GRCs = 65) GRCs =    65 (1.34%)
phase2. V routing: Overflow =    76 Max = 5 (GRCs =  2) GRCs =    73 (1.50%)
phase2. M1         Overflow =     7 Max = 1 (GRCs =  8) GRCs =     8 (0.16%)
phase2. M2         Overflow =     3 Max = 2 (GRCs =  2) GRCs =     3 (0.06%)
phase2. M3         Overflow =    32 Max = 1 (GRCs = 39) GRCs =    39 (0.80%)
phase2. M4         Overflow =    73 Max = 5 (GRCs =  2) GRCs =    70 (1.44%)
phase2. M5         Overflow =    16 Max = 1 (GRCs = 18) GRCs =    18 (0.37%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 3414.73
phase2. Layer M1 wire length = 207.04
phase2. Layer M2 wire length = 388.02
phase2. Layer M3 wire length = 1159.86
phase2. Layer M4 wire length = 1450.91
phase2. Layer M5 wire length = 208.90
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2418
phase2. Via VIA12SQ_C count = 820
phase2. Via VIA23SQ_C count = 769
phase2. Via VIA34SQ_C count = 765
phase2. Via VIA45SQ_C count = 64
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  212  Alloctr  213  Proc 15030 

Congestion utilization per direction:
Average vertical track utilization   =  7.31 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  7.11 %
Peak    horizontal track utilization = 112.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  212  Alloctr  212  Proc 15030 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   61  Alloctr   61  Proc 15030 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   25  Alloctr   26  Proc 15030 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 584 of 2669


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   26  Alloctr   26  Proc 15030 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   26  Alloctr   26  Proc 15030 

Number of wires with overlap after iteration 1 = 285 of 2408


Wire length and via report:
---------------------------
Number of M1 wires: 152                   : 0
Number of M2 wires: 748                  VIA12SQ_C: 790
Number of M3 wires: 864                  VIA23SQ_C: 802
Number of M4 wires: 602                  VIA34SQ_C: 797
Number of M5 wires: 42           VIA45SQ_C: 71
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 2408              vias: 2460

Total M1 wire length: 192.5
Total M2 wire length: 583.1
Total M3 wire length: 1336.7
Total M4 wire length: 1388.1
Total M5 wire length: 209.2
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3709.5

Longest M1 wire length: 21.4
Longest M2 wire length: 37.5
Longest M3 wire length: 13.1
Longest M4 wire length: 26.1
Longest M5 wire length: 22.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   25  Alloctr   26  Proc 15030 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   35  Alloctr   36  Proc 15030 
Total number of nets = 1545, of which 0 are not extracted
Total number of open nets = 1470, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/56 Partitions, Violations =   0
Routed  2/56 Partitions, Violations =   2
Routed  3/56 Partitions, Violations =   5
Routed  4/56 Partitions, Violations =   5
Routed  5/56 Partitions, Violations =   8
Routed  6/56 Partitions, Violations =   12
Routed  7/56 Partitions, Violations =   17
Routed  8/56 Partitions, Violations =   20
Routed  9/56 Partitions, Violations =   20
Routed  10/56 Partitions, Violations =  25
Routed  11/56 Partitions, Violations =  24
Routed  12/56 Partitions, Violations =  27
Routed  13/56 Partitions, Violations =  31
Routed  14/56 Partitions, Violations =  33
Routed  15/56 Partitions, Violations =  35
Routed  16/56 Partitions, Violations =  42
Routed  17/56 Partitions, Violations =  42
Routed  18/56 Partitions, Violations =  42
Routed  19/56 Partitions, Violations =  44
Routed  20/56 Partitions, Violations =  35
Routed  21/56 Partitions, Violations =  30
Routed  22/56 Partitions, Violations =  31
Routed  23/56 Partitions, Violations =  32
Routed  24/56 Partitions, Violations =  33
Routed  25/56 Partitions, Violations =  36
Routed  26/56 Partitions, Violations =  41
Routed  27/56 Partitions, Violations =  42
Routed  28/56 Partitions, Violations =  42
Routed  29/56 Partitions, Violations =  38
Routed  30/56 Partitions, Violations =  38
Routed  31/56 Partitions, Violations =  31
Routed  32/56 Partitions, Violations =  31
Routed  33/56 Partitions, Violations =  31
Routed  34/56 Partitions, Violations =  30
Routed  35/56 Partitions, Violations =  30
Routed  36/56 Partitions, Violations =  30
Routed  37/56 Partitions, Violations =  32
Routed  38/56 Partitions, Violations =  32
Routed  39/56 Partitions, Violations =  36
Routed  40/56 Partitions, Violations =  39
Routed  41/56 Partitions, Violations =  43
Routed  42/56 Partitions, Violations =  38
Routed  43/56 Partitions, Violations =  40
Routed  44/56 Partitions, Violations =  29
Routed  45/56 Partitions, Violations =  30
Routed  46/56 Partitions, Violations =  30
Routed  47/56 Partitions, Violations =  30
Routed  48/56 Partitions, Violations =  19
Routed  49/56 Partitions, Violations =  19
Routed  50/56 Partitions, Violations =  19
Routed  51/56 Partitions, Violations =  19
Routed  52/56 Partitions, Violations =  21
Routed  53/56 Partitions, Violations =  22
Routed  54/56 Partitions, Violations =  26
Routed  55/56 Partitions, Violations =  26
Routed  56/56 Partitions, Violations =  19

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      19
        Diff net spacing : 3
        Less than minimum area : 14
        Same net spacing : 2

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 0] Total (MB): Used   95  Alloctr   96  Proc 15030 

End DR iteration 0 with 56 parts

Start DR iteration 1: non-uniform partition
Routed  1/14 Partitions, Violations =   17
Routed  2/14 Partitions, Violations =   16
Routed  3/14 Partitions, Violations =   16
Routed  4/14 Partitions, Violations =   15
Routed  5/14 Partitions, Violations =   14
Routed  6/14 Partitions, Violations =   11
Routed  7/14 Partitions, Violations =   9
Routed  8/14 Partitions, Violations =   6
Routed  9/14 Partitions, Violations =   5
Routed  10/14 Partitions, Violations =  3
Routed  11/14 Partitions, Violations =  2
Routed  12/14 Partitions, Violations =  2
Routed  13/14 Partitions, Violations =  2
Routed  14/14 Partitions, Violations =  2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 1] Total (MB): Used   95  Alloctr   96  Proc 15030 

End DR iteration 1 with 14 parts

Start DR iteration 2: non-uniform partition
Routed  1/2 Partitions, Violations =    2
Routed  2/2 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 2] Elapsed real time: 0:00:02 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 2] Total (MB): Used   95  Alloctr   96  Proc 15030 

End DR iteration 2 with 2 parts

Start DR iteration 3: non-uniform partition
Routed  1/1 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      2
        Diff net spacing : 2

[Iter 3] Elapsed real time: 0:00:02 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 3] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 3] Total (MB): Used   95  Alloctr   96  Proc 15030 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 4] Elapsed real time: 0:00:02 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 4] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 4] Total (MB): Used   95  Alloctr   96  Proc 15030 

End DR iteration 4 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   25  Alloctr   26  Proc 15030 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   25  Alloctr   26  Proc 15030 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    3697 micron
Total Number of Contacts =             2416
Total Number of Wires =                2530
Total Number of PtConns =              602
Total Number of Routed Wires =       2526
Total Routed Wire Length =           3650 micron
Total Number of Routed Contacts =       2416
        Layer             M1 :        248 micron
        Layer             M2 :        723 micron
        Layer             M3 :       1200 micron
        Layer             M4 :       1284 micron
        Layer             M5 :        195 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :         22
        Via        VIA45LG_C :         48
        Via        VIA34SQ_C :        678
        Via        VIA34LG_C :         10
        Via   VIA23SQ_C(rot) :        776
        Via   VIA23LG_C(rot) :          4
        Via        VIA12SQ_C :        817
        Via   VIA12SQ_C(rot) :         61

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2416 vias)
 
    Layer VIA1       =  0.00% (0      / 878     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (878     vias)
    Layer VIA2       =  0.00% (0      / 780     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (780     vias)
    Layer VIA3       =  0.00% (0      / 688     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (688     vias)
    Layer VIA4       =  0.00% (0      / 70      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (70      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2416 vias)
 
    Layer VIA1       =  0.00% (0      / 878     vias)
    Layer VIA2       =  0.00% (0      / 780     vias)
    Layer VIA3       =  0.00% (0      / 688     vias)
    Layer VIA4       =  0.00% (0      / 70      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2416 vias)
 
    Layer VIA1       =  0.00% (0      / 878     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (878     vias)
    Layer VIA2       =  0.00% (0      / 780     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (780     vias)
    Layer VIA3       =  0.00% (0      / 688     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (688     vias)
    Layer VIA4       =  0.00% (0      / 70      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (70      vias)
 

Total number of nets = 1545
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1545 nets, 0 global routed, 73 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1543, routed nets = 73, across physical hierarchy nets = 0, parasitics cached nets = 73, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
router_clock Yes     0.2210  0.2210  0.2457  0.2457   ss_125c

Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-06-24 01:53:21 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)



Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-06-24 01:53:22 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)

Information: >>>>>>> 4 unique error and warning message tags while observing clock_opt / route_clock: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     8     1  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    12     2  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:     7     1  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:     2     2  0 NDMUI-1004WARNING   Warning: Ignoring -as_user_default option since application ... (MSG-3032)
Information:    29     6  0        4  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 6 error&warning MSGs observed during clock_opt / route_clock (MSG-3103)

TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to route_clock' (FLW-8001)
Information: Time: 2024-06-24 01:53:22 / Session: 2.82 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)
1
clock_opt -from final_opto -to final_opto
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2024-06-24 01:56:02 / Session: 2.87 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-06-24 01:56:02 / Session: 2.87 hr / Command: 0.00 hr / Memory: 1621 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1545 nets, 0 global routed, 73 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078252 ohm/um, via_r = 0.460446 ohm/cut, c = 0.076016 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.406926 ohm/um, via_r = 0.580464 ohm/cut, c = 0.085875 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1543, routed nets = 73, across physical hierarchy nets = 0, parasitics cached nets = 1543, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   252 s (  0.07 hr )  ELAPSE: 10327 s (  2.87 hr )  MEM-PEAK:  1620 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 1470 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   252 s (  0.07 hr )  ELAPSE: 10327 s (  2.87 hr )  MEM-PEAK:  1620 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       25     2.3707       26  362186336
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       25     2.3707       26  362186336      7597.13       1479         21         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       25       26  362186336      7597.13       1479
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt initialization complete         CPU:   255 s (  0.07 hr )  ELAPSE: 10330 s (  2.87 hr )  MEM-PEAK:  1620 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0281 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xacd2d998): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xacd2d998): 546
Total 0.0163 seconds to load 1479 cell instances into cellmap
Moveable cells: 1407; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
0 out of 1470 data nets is detail routed, 73 out of 73 clock nets are detail routed and total 1543 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0722, cell height 1.6720, cell area 5.1367 for total 1479 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00        50       7597.13  362186336.00        1479              2.87      1620
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00        50       7597.13  362186336.00        1479              2.87      1620
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00        50       7597.13  362186336.00        1479              2.87      1620
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00        50       7597.13  362186336.00        1479              2.87      1620
Clock-opt optimization Phase 4 Iter  4          0.00        0.00      0.00        50       7597.13  362186336.00        1479              2.87      1620

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620

CCL: Total Usage Adjustment : 1
INFO: Derive row count 15 from GR congestion map (63/4)
INFO: Derive col count 19 from GR congestion map (77/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00        48       7601.19  362252352.00        1481              2.87      1620
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00        48       7602.21  364629216.00        1483              2.87      1620
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00        48       7598.65  363215680.00        1480              2.87      1620
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00535370 cumPct:    62.33 estdown: 0.00323543 cumUp:   37 numDown:   74 status= valid
Knee-Processing :  cumEst: 0.00605295 cumPct:    70.47 estdown: 0.00253618 cumUp:   46 numDown:   65 status= valid
Knee-Processing :  cumEst: 0.00858913 cumPct:   100.00 estdown: 0.00000000 cumUp:  805 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01072271 cumPct:    98.33 estdown: 0.00018208 cumUp:  116 numDown:   10 status= valid
Knee-Processing :  cumEst: 0.01088925 cumPct:    99.86 estdown: 0.00001554 cumUp:  124 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.01090479 cumPct:   100.00 estdown: 0.00000000 cumUp:  805 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00        48       7598.65  363215680.00        1480              2.87      1620
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00429282 cumPct:    56.23 estdown: 0.00334111 cumUp:   35 numDown:   76 status= valid
Knee-Processing :  cumEst: 0.00507770 cumPct:    66.51 estdown: 0.00255623 cumUp:   45 numDown:   66 status= valid
Knee-Processing :  cumEst: 0.00763393 cumPct:   100.00 estdown: 0.00000000 cumUp:  805 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
bmap: stepx = stepy = 83600
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0260 seconds to build cellmap data
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xb638f4b8): 208
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xb638f4b8): 208
Total 0.0135 seconds to load 1480 cell instances into cellmap
Moveable cells: 1408; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
0 out of 1474 data nets is detail routed, 73 out of 73 clock nets are detail routed and total 1547 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0707, cell height 1.6720, cell area 5.1342 for total 1480 placed and application fixed cells
Information: Current block utilization is '0.62950', effective utilization is '0.62952'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
Snapped 1408 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 15030 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 15030 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   34  Alloctr   35  Proc 15030 
Net statistics:
Total number of nets     = 1546
Number of nets to route  = 1471
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
75 nets are fully connected,
 of which 75 are detail routed and 0 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1471, Total Half Perimeter Wire Length (HPWL) 22972 microns
HPWL   0 ~   50 microns: Net Count     1421     Total HPWL        18804 microns
HPWL  50 ~  100 microns: Net Count       37     Total HPWL         2766 microns
HPWL 100 ~  200 microns: Net Count       13     Total HPWL         1403 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   35  Alloctr   36  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  4.03     on layer (1)    M1
Average gCell capacity  8.93     on layer (2)    M2
Average gCell capacity  4.44     on layer (3)    M3
Average gCell capacity  4.29     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   36  Alloctr   37  Proc 15030 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   36  Alloctr   37  Proc 15030 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   36  Alloctr   37  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  140  Alloctr  141  Proc 15030 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  141  Alloctr  142  Proc 15030 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     6 (0.06%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     2 (0.04%)
Initial. V routing: Dmd-Cap  =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.08%)
Initial. Both Dirs: Overflow =   193 Max = 6 GRCs =   299 (3.08%)
Initial. H routing: Overflow =    43 Max = 2 (GRCs = 11) GRCs =   163 (3.36%)
Initial. V routing: Overflow =   149 Max = 6 (GRCs =  1) GRCs =   136 (2.80%)
Initial. M1         Overflow =     6 Max = 1 (GRCs =  6) GRCs =     6 (0.12%)
Initial. M2         Overflow =   149 Max = 6 (GRCs =  1) GRCs =   134 (2.76%)
Initial. M3         Overflow =    37 Max = 2 (GRCs = 11) GRCs =   157 (3.24%)
Initial. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25299.87
Initial. Layer M1 wire length = 936.28
Initial. Layer M2 wire length = 11319.07
Initial. Layer M3 wire length = 10512.53
Initial. Layer M4 wire length = 1248.57
Initial. Layer M5 wire length = 1283.43
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10905
Initial. Via VIA12SQ_C count = 5732
Initial. Via VIA23SQ_C count = 4583
Initial. Via VIA34SQ_C count = 403
Initial. Via VIA45SQ_C count = 187
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 01:56:14 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  142  Proc 15030 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    33 Max = 2 GRCs =    39 (0.40%)
phase1. H routing: Overflow =    13 Max = 2 (GRCs =  1) GRCs =    12 (0.25%)
phase1. V routing: Overflow =    20 Max = 2 (GRCs =  2) GRCs =    27 (0.56%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.06%)
phase1. M2         Overflow =    20 Max = 2 (GRCs =  2) GRCs =    27 (0.56%)
phase1. M3         Overflow =    10 Max = 2 (GRCs =  1) GRCs =     9 (0.19%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25557.40
phase1. Layer M1 wire length = 1021.30
phase1. Layer M2 wire length = 11282.65
phase1. Layer M3 wire length = 9772.65
phase1. Layer M4 wire length = 1521.06
phase1. Layer M5 wire length = 1959.74
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11161
phase1. Via VIA12SQ_C count = 5773
phase1. Via VIA23SQ_C count = 4513
phase1. Via VIA34SQ_C count = 563
phase1. Via VIA45SQ_C count = 312
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  109  Alloctr  109  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  142  Proc 15030 

Congestion utilization per direction:
Average vertical track utilization   = 15.03 %
Peak    vertical track utilization   = 88.89 %
Average horizontal track utilization = 16.00 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  108  Alloctr  108  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  141  Proc 15030 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -25  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 15030 
Using per-layer congestion maps for congestion reduction.
Information: 22.53% of design has horizontal routing density above target_routing_density of 0.80.
Information: 3.22% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 14.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.63 to 0.64. (PLACE-030)
Transferred 0 BTSR attributes to NDM.
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ORB: timingScenario func.ss_125c timingCorner ss_125c
INFO: Using corner ss_125c for worst leakage corner
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
ORB: Nominal = 0.0353099  Design MT = inf  Target = 0.1379206 (3.906 nominal)  MaxRC = 0.096226
ORB: Fast Target = 0.044854 ( 1.270 nominal )
ORB: stageDelay=0.084399, stageLength=5000000
nplLib: default vr hor dist = 1000
nplLib: default vr ver dist = 1000
nplLib: default vr buf size = 6
nplLib: default vr buf size = 2

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                
place.coarse.fix_hard_macros                            :        false               

Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
****** eLpp weights (with caps)
Number of nets: 1544, of which 1471 non-clock nets
Number of nets with 0 toggle rate: 63
Max toggle rate = 0.4, average toggle rate = 0.0148961
Max non-clock toggle rate = 0.0352376
eLpp weight range = (0, 10.9361)
*** 5 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 1544
Amt power = 0.1
Non-default weight range: (0.9, 23.2061)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func.ss_125c
Information: The net parasitics of block router_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.38986e+08
Information: Extraction observers are detached as design net change threshold is reached.
Transferred 0 BTSR attributes to NDM.
Completed Timing-driven placement, Elapsed time =   0: 0: 1 
Moved 831 out of 1480 cells, ratio = 0.561486
Total displacement = 1407.419434(um)
Max displacement = 15.709100(um), ctmi_5620 (61.999001, 37.481998, 6) => (70.000702, 29.774599, 6)
Displacement histogram:
  0 ~  10% cells displacement <=      0.35(um)
  0 ~  20% cells displacement <=      0.58(um)
  0 ~  30% cells displacement <=      0.78(um)
  0 ~  40% cells displacement <=      0.96(um)
  0 ~  50% cells displacement <=      1.23(um)
  0 ~  60% cells displacement <=      1.51(um)
  0 ~  70% cells displacement <=      1.89(um)
  0 ~  80% cells displacement <=      2.36(um)
  0 ~  90% cells displacement <=      3.62(um)
  0 ~ 100% cells displacement <=     15.71(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1546 nets, 0 global routed, 73 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078252 ohm/um, via_r = 0.460446 ohm/cut, c = 0.076016 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.406926 ohm/um, via_r = 0.580464 ohm/cut, c = 0.085875 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1544, routed nets = 73, across physical hierarchy nets = 0, parasitics cached nets = 1544, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaa7def18): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xaa7def18): 546
Total 0.0153 seconds to load 1480 cell instances into cellmap, 831 cells are off site row
Moveable cells: 1408; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
0 out of 1474 data nets is detail routed, 73 out of 73 clock nets are detail routed and total 1547 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0707, cell height 1.6720, cell area 5.1342 for total 1480 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Number of Site types in the design = 1
INFO: total number of constant pins: 1255
INFO: constant pins which are scan-pins: 1154
INFO: constant pins that are not scan-pins: 101
Added 8 tie-hi cells
Added 44 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00        48       7598.65  362103040.00        1480              2.87      1620
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xb638f178): 208
INFO: creating 13(r) x 16(c) GridCells YDim 8.36 XDim 8.36
INFO: number of GridCells (0xb638f178): 208
Total 0.0152 seconds to load 1478 cell instances into cellmap, 777 cells are off site row
Moveable cells: 1406; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
0 out of 1472 data nets is detail routed, 73 out of 73 clock nets are detail routed and total 1545 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0738, cell height 1.6720, cell area 5.1395 for total 1478 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 173 total shapes.
Layer M2: cached 0 shapes out of 1310 total shapes.
Cached 1740 vias out of 7100 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0249 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1478        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1478
number of references:                81
number of site rows:                 59
number of locations attempted:    28051
number of locations failed:         107  (0.4%)

Legality of references at locations:
2 references had failures.

Worst 2 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   542       7940        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT
     4         89        23 ( 25.8%)         65        26 ( 40.0%)  MUX41X1_HVT

Worst 2 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4         89        23 ( 25.8%)         65        26 ( 40.0%)  MUX41X1_HVT
   542       7940        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1406 (28221 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.274 um ( 0.16 row height)
rms weighted cell displacement:   0.274 um ( 0.16 row height)
max cell displacement:            2.067 um ( 1.24 row height)
avg cell displacement:            0.130 um ( 0.08 row height)
avg weighted cell displacement:   0.130 um ( 0.08 row height)
number of cells moved:              859
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc_1554 (TIEL_HVT)
  Input location: (136.479,9.058)
  Legal location: (135.263,10.73)
  Displacement:   2.067 um ( 1.24 row height)
Cell: optlc_1576 (TIEL_HVT)
  Input location: (150.007,84.298)
  Legal location: (148.791,85.97)
  Displacement:   2.067 um ( 1.24 row height)
Cell: optlc_1560 (TIEL_HVT)
  Input location: (159.735,32.466)
  Legal location: (157.911,32.466)
  Displacement:   1.824 um ( 1.09 row height)
Cell: optlc_1577 (TIEL_HVT)
  Input location: (101.367,54.202)
  Legal location: (101.975,52.53)
  Displacement:   1.779 um ( 1.06 row height)
Cell: optlc_1591 (TIEH_HVT)
  Input location: (150.615,60.89)
  Legal location: (150.007,59.218)
  Displacement:   1.779 um ( 1.06 row height)
Cell: optlc_1587 (TIEL_HVT)
  Input location: (60.479,29.122)
  Legal location: (60.175,27.45)
  Displacement:   1.699 um ( 1.02 row height)
Cell: optlc_1565 (TIEL_HVT)
  Input location: (56.831,55.874)
  Legal location: (56.831,57.546)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1547 (TIEL_HVT)
  Input location: (127.815,9.058)
  Legal location: (127.815,7.386)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1551 (TIEL_HVT)
  Input location: (144.991,0.698)
  Legal location: (144.991,2.37)
  Displacement:   1.672 um ( 1.00 row height)
Cell: optlc_1558 (TIEL_HVT)
  Input location: (148.487,29.122)
  Legal location: (148.487,27.45)
  Displacement:   1.672 um ( 1.00 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 859 out of 1478 cells, ratio = 0.581191
Total displacement = 394.453094(um)
Max displacement = 2.888000(um), optlc_1576 (150.007004, 84.297997, 0) => (148.791000, 87.641998, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.10(um)
  0 ~  20% cells displacement <=      0.15(um)
  0 ~  30% cells displacement <=      0.23(um)
  0 ~  40% cells displacement <=      0.32(um)
  0 ~  50% cells displacement <=      0.40(um)
  0 ~  60% cells displacement <=      0.48(um)
  0 ~  70% cells displacement <=      0.59(um)
  0 ~  80% cells displacement <=      0.70(um)
  0 ~  90% cells displacement <=      0.84(um)
  0 ~ 100% cells displacement <=      2.89(um)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1544 nets, 0 global routed, 73 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'router_top'. (NEX-022)
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078252 ohm/um, via_r = 0.460446 ohm/cut, c = 0.076016 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.406926 ohm/um, via_r = 0.580464 ohm/cut, c = 0.085875 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1542, routed nets = 73, across physical hierarchy nets = 0, parasitics cached nets = 1542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0264 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa74e4a80): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xa74e4a80): 546
Total 0.0160 seconds to load 1478 cell instances into cellmap
Moveable cells: 1406; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
0 out of 1472 data nets is detail routed, 73 out of 73 clock nets are detail routed and total 1545 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0738, cell height 1.6720, cell area 5.1395 for total 1478 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00        51       7596.11  383013952.00        1478              2.87      1620

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00        51       7596.11  383013952.00        1478              2.87      1620
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: The net parasitics of block router_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 15030 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Read DB] Total (MB): Used   32  Alloctr   33  Proc 15030 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   35  Alloctr   36  Proc 15030 
Net statistics:
Total number of nets     = 1544
Number of nets to route  = 1491
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
22 nets are partially connected,
 of which 22 are detail routed and 0 are global routed.
53 nets are fully connected,
 of which 53 are detail routed and 0 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1491, Total Half Perimeter Wire Length (HPWL) 23737 microns
HPWL   0 ~   50 microns: Net Count     1440     Total HPWL        19493 microns
HPWL  50 ~  100 microns: Net Count       38     Total HPWL         2837 microns
HPWL 100 ~  200 microns: Net Count       13     Total HPWL         1407 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   36  Alloctr   37  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  3.95     on layer (1)    M1
Average gCell capacity  8.93     on layer (2)    M2
Average gCell capacity  4.44     on layer (3)    M3
Average gCell capacity  4.29     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   37  Alloctr   38  Proc 15030 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   37  Alloctr   38  Proc 15030 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   37  Alloctr   38  Proc 15030 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  213  Alloctr  214  Proc 15030 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 15030 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     2 (0.02%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     3 Max = 2 (GRCs =  2) GRCs =     2 (0.04%)
Initial. Both Dirs: Overflow =   191 Max = 5 GRCs =   352 (3.63%)
Initial. H routing: Overflow =    69 Max = 2 (GRCs =  8) GRCs =   226 (4.66%)
Initial. V routing: Overflow =   121 Max = 5 (GRCs =  4) GRCs =   126 (2.60%)
Initial. M1         Overflow =    42 Max = 1 (GRCs = 68) GRCs =    68 (1.40%)
Initial. M2         Overflow =   121 Max = 5 (GRCs =  4) GRCs =   126 (2.60%)
Initial. M3         Overflow =    27 Max = 2 (GRCs =  8) GRCs =   157 (3.24%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25414.09
Initial. Layer M1 wire length = 830.89
Initial. Layer M2 wire length = 11343.84
Initial. Layer M3 wire length = 10379.96
Initial. Layer M4 wire length = 1257.94
Initial. Layer M5 wire length = 1601.46
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 10804
Initial. Via VIA12SQ_C count = 5736
Initial. Via VIA23SQ_C count = 4514
Initial. Via VIA34SQ_C count = 369
Initial. Via VIA45SQ_C count = 185
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 01:56:18 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 15030 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     3 (0.03%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     3 (0.06%)
phase1. Both Dirs: Overflow =   142 Max = 5 GRCs =   164 (1.69%)
phase1. H routing: Overflow =    37 Max = 1 (GRCs = 73) GRCs =    73 (1.50%)
phase1. V routing: Overflow =   104 Max = 5 (GRCs =  4) GRCs =    91 (1.88%)
phase1. M1         Overflow =    35 Max = 1 (GRCs = 60) GRCs =    60 (1.24%)
phase1. M2         Overflow =   104 Max = 5 (GRCs =  4) GRCs =    91 (1.88%)
phase1. M3         Overflow =     2 Max = 1 (GRCs = 13) GRCs =    13 (0.27%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25595.08
phase1. Layer M1 wire length = 870.89
phase1. Layer M2 wire length = 11330.09
phase1. Layer M3 wire length = 9851.99
phase1. Layer M4 wire length = 1479.78
phase1. Layer M5 wire length = 2062.32
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11011
phase1. Via VIA12SQ_C count = 5755
phase1. Via VIA23SQ_C count = 4488
phase1. Via VIA34SQ_C count = 496
phase1. Via VIA45SQ_C count = 272
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun 24 01:56:18 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 15030 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    47 Max = 2 GRCs =    72 (0.74%)
phase2. H routing: Overflow =    32 Max = 1 (GRCs = 54) GRCs =    54 (1.11%)
phase2. V routing: Overflow =    15 Max = 2 (GRCs =  3) GRCs =    18 (0.37%)
phase2. M1         Overflow =    29 Max = 1 (GRCs = 51) GRCs =    51 (1.05%)
phase2. M2         Overflow =    15 Max = 2 (GRCs =  3) GRCs =    18 (0.37%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.06%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25626.71
phase2. Layer M1 wire length = 885.03
phase2. Layer M2 wire length = 11314.69
phase2. Layer M3 wire length = 9832.08
phase2. Layer M4 wire length = 1515.07
phase2. Layer M5 wire length = 2078.18
phase2. Layer M6 wire length = 1.67
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 11045
phase2. Via VIA12SQ_C count = 5761
phase2. Via VIA23SQ_C count = 4487
phase2. Via VIA34SQ_C count = 515
phase2. Via VIA45SQ_C count = 280
phase2. Via VIA56SQ_C count = 2
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun 24 01:56:18 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  214  Alloctr  215  Proc 15030 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    43 Max = 2 GRCs =    68 (0.70%)
phase3. H routing: Overflow =    28 Max = 1 (GRCs = 50) GRCs =    50 (1.03%)
phase3. V routing: Overflow =    15 Max = 2 (GRCs =  3) GRCs =    18 (0.37%)
phase3. M1         Overflow =    28 Max = 1 (GRCs = 50) GRCs =    50 (1.03%)
phase3. M2         Overflow =    15 Max = 2 (GRCs =  3) GRCs =    18 (0.37%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 25631.11
phase3. Layer M1 wire length = 883.20
phase3. Layer M2 wire length = 11313.33
phase3. Layer M3 wire length = 9833.90
phase3. Layer M4 wire length = 1519.61
phase3. Layer M5 wire length = 2079.39
phase3. Layer M6 wire length = 1.67
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 11045
phase3. Via VIA12SQ_C count = 5761
phase3. Via VIA23SQ_C count = 4487
phase3. Via VIA34SQ_C count = 515
phase3. Via VIA45SQ_C count = 280
phase3. Via VIA56SQ_C count = 2
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  182  Alloctr  182  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 15030 

Congestion utilization per direction:
Average vertical track utilization   = 15.00 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization = 15.99 %
Peak    horizontal track utilization = 88.89 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Global Routing] Total (MB): Used  213  Alloctr  214  Proc 15030 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -26  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 15030 
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1544 nets, 1491 global routed, 51 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1542, routed nets = 1542, across physical hierarchy nets = 0, parasitics cached nets = 1542, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3906       24  362061888
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3906       24  362061888      7596.11       1478         22         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24       24  362061888      7596.11       1478

Clock-opt Global-routing complete         CPU:   268 s (  0.07 hr )  ELAPSE: 10343 s (  2.87 hr )  MEM-PEAK:  1620 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  3.95     on layer (1)    M1
Average gCell capacity  8.93     on layer (2)    M2
Average gCell capacity  4.44     on layer (3)    M3
Average gCell capacity  4.29     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        48       7596.11  362061888.00        1478              2.87      1668

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078252 ohm/um, via_r = 0.460446 ohm/cut, c = 0.076016 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.406926 ohm/um, via_r = 0.580464 ohm/cut, c = 0.085875 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00        48       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00        48       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00        48       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00        48       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00        48       7596.11  362061888.00        1478              2.87      1668

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668

Enable clock slack update
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2963 total shapes.
Layer M2: cached 0 shapes out of 5446 total shapes.
Cached 1740 vias out of 18144 total vias.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  2         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  3         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  4         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  5         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  6         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  7         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  8         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter  9         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter 10         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 23 Iter 11         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Clock-opt optimization Phase 23 Iter 12         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 23 Iter 13         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 23 Iter 14         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 23 Iter 15         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00        47       7596.11  362061888.00        1478              2.87      1668
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00960404 cumPct:    97.94 estdown: 0.00020213 cumUp:  114 numDown:   11 status= valid
Knee-Processing :  cumEst: 0.00979063 cumPct:    99.84 estdown: 0.00001554 cumUp:  123 numDown:    2 status= valid
Knee-Processing :  cumEst: 0.00980617 cumPct:   100.00 estdown: 0.00000000 cumUp:  804 numDown:    0 status= valid
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00        47       7585.94  361896800.00        1478              2.87      1668
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00429282 cumPct:    56.87 estdown: 0.00325548 cumUp:   35 numDown:   75 status= valid
Knee-Processing :  cumEst: 0.00499207 cumPct:    66.14 estdown: 0.00255623 cumUp:   44 numDown:   66 status= valid
Knee-Processing :  cumEst: 0.00754830 cumPct:   100.00 estdown: 0.00000000 cumUp:  799 numDown:    0 status= valid

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00        47       7585.44  361826240.00        1473              2.87      1668
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00        47       7585.44  361826240.00        1473              2.87      1668
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.87      1668

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.87      1668
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 29 Iter  2         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.87      1668
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:   274 s (  0.08 hr )  ELAPSE: 10349 s (  2.87 hr )  MEM-PEAK:  1668 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2984 total shapes.
Layer M2: cached 0 shapes out of 5451 total shapes.
Cached 1740 vias out of 18154 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1473        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1473
number of references:                81
number of site rows:                 59
number of locations attempted:    25900
number of locations failed:          66  (0.3%)

Legality of references at locations:
2 references had failures.

Worst 2 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   542       7780        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT
     4         57         4 (  7.0%)         41         4 (  9.8%)  MUX41X1_HVT

Worst 2 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4         57         4 (  7.0%)         41         4 (  9.8%)  MUX41X1_HVT
   542       7780        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1401 (28179 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5277 (AND2X1_HVT)
  Input location: (111.855,64.234)
  Legal location: (111.855,64.234)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5803 (AND2X1_HVT)
  Input location: (76.135,24.106)
  Legal location: (76.135,24.106)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5271 (AND2X1_HVT)
  Input location: (79.479,14.074)
  Legal location: (79.479,14.074)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5270 (AND2X1_HVT)
  Input location: (76.895,17.418)
  Legal location: (76.895,17.418)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_586 (AND2X1_HVT)
  Input location: (133.439,62.562)
  Legal location: (133.439,62.562)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5802 (AND2X1_HVT)
  Input location: (78.111,25.778)
  Legal location: (78.111,25.778)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5256 (AND2X1_HVT)
  Input location: (112.919,62.562)
  Legal location: (112.919,62.562)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_593 (AND2X1_HVT)
  Input location: (74.615,64.234)
  Legal location: (74.615,64.234)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_590 (AND2X1_HVT)
  Input location: (114.591,20.762)
  Legal location: (114.591,20.762)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5290 (AND2X1_HVT)
  Input location: (77.807,10.73)
  Legal location: (77.807,10.73)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.505
Total Legalizer Wall Time: 0.506
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   275 s (  0.08 hr )  ELAPSE: 10350 s (  2.88 hr )  MEM-PEAK:  1668 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =    38 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 15078 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 15078 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 15078 
Net statistics:
Total number of nets     = 1539
Number of nets to route  = 1486
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
1539 nets are fully connected,
 of which 53 are detail routed and 1464 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 9, Total Half Perimeter Wire Length (HPWL) 270 microns
HPWL   0 ~   50 microns: Net Count        8     Total HPWL          194 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           76 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 15078 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  3.96     on layer (1)    M1
Average gCell capacity  8.93     on layer (2)    M2
Average gCell capacity  4.44     on layer (3)    M3
Average gCell capacity  4.29     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   38  Alloctr   39  Proc 15078 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   38  Alloctr   39  Proc 15078 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 15078 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  214  Alloctr  215  Proc 15078 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    43 Max = 2 GRCs =    69 (0.71%)
Initial. H routing: Overflow =    29 Max = 1 (GRCs = 51) GRCs =    51 (1.05%)
Initial. V routing: Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
Initial. M1         Overflow =    29 Max = 1 (GRCs = 51) GRCs =    51 (1.05%)
Initial. M2         Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25626.06
Initial. Layer M1 wire length = 881.11
Initial. Layer M2 wire length = 11305.99
Initial. Layer M3 wire length = 9832.87
Initial. Layer M4 wire length = 1520.56
Initial. Layer M5 wire length = 2083.86
Initial. Layer M6 wire length = 1.67
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11038
Initial. Via VIA12SQ_C count = 5754
Initial. Via VIA23SQ_C count = 4487
Initial. Via VIA34SQ_C count = 515
Initial. Via VIA45SQ_C count = 280
Initial. Via VIA56SQ_C count = 2
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 01:56:26 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    40 Max = 2 GRCs =    66 (0.68%)
phase1. H routing: Overflow =    26 Max = 1 (GRCs = 48) GRCs =    48 (0.99%)
phase1. V routing: Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
phase1. M1         Overflow =    26 Max = 1 (GRCs = 48) GRCs =    48 (0.99%)
phase1. M2         Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25621.28
phase1. Layer M1 wire length = 877.48
phase1. Layer M2 wire length = 11301.71
phase1. Layer M3 wire length = 9836.00
phase1. Layer M4 wire length = 1520.56
phase1. Layer M5 wire length = 2083.86
phase1. Layer M6 wire length = 1.67
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11045
phase1. Via VIA12SQ_C count = 5757
phase1. Via VIA23SQ_C count = 4491
phase1. Via VIA34SQ_C count = 515
phase1. Via VIA45SQ_C count = 280
phase1. Via VIA56SQ_C count = 2
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun 24 01:56:26 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    40 Max = 2 GRCs =    66 (0.68%)
phase2. H routing: Overflow =    26 Max = 1 (GRCs = 48) GRCs =    48 (0.99%)
phase2. V routing: Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
phase2. M1         Overflow =    26 Max = 1 (GRCs = 48) GRCs =    48 (0.99%)
phase2. M2         Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25620.27
phase2. Layer M1 wire length = 877.48
phase2. Layer M2 wire length = 11301.71
phase2. Layer M3 wire length = 9834.99
phase2. Layer M4 wire length = 1520.56
phase2. Layer M5 wire length = 2083.86
phase2. Layer M6 wire length = 1.67
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 11045
phase2. Via VIA12SQ_C count = 5757
phase2. Via VIA23SQ_C count = 4491
phase2. Via VIA34SQ_C count = 515
phase2. Via VIA45SQ_C count = 280
phase2. Via VIA56SQ_C count = 2
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun 24 01:56:26 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    40 Max = 2 GRCs =    66 (0.68%)
phase3. H routing: Overflow =    26 Max = 1 (GRCs = 48) GRCs =    48 (0.99%)
phase3. V routing: Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
phase3. M1         Overflow =    26 Max = 1 (GRCs = 48) GRCs =    48 (0.99%)
phase3. M2         Overflow =    14 Max = 2 (GRCs =  2) GRCs =    18 (0.37%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 25620.27
phase3. Layer M1 wire length = 877.48
phase3. Layer M2 wire length = 11301.71
phase3. Layer M3 wire length = 9834.99
phase3. Layer M4 wire length = 1520.56
phase3. Layer M5 wire length = 2083.86
phase3. Layer M6 wire length = 1.67
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 11045
phase3. Via VIA12SQ_C count = 5757
phase3. Via VIA23SQ_C count = 4491
phase3. Via VIA34SQ_C count = 515
phase3. Via VIA45SQ_C count = 280
phase3. Via VIA56SQ_C count = 2
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 

Congestion utilization per direction:
Average vertical track utilization   = 14.99 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization = 15.98 %
Peak    horizontal track utilization = 88.89 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  213  Alloctr  214  Proc 15078 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -26  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 15078 

Clock-opt Incremental Global-routing complete  CPU:   275 s (  0.08 hr )  ELAPSE: 10351 s (  2.88 hr )  MEM-PEAK:  1668 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1539 nets, 1464 global routed, 73 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1537, routed nets = 1537, across physical hierarchy nets = 0, parasitics cached nets = 1537, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0265 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xacd2c150): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xacd2c150): 546
Total 0.0147 seconds to load 1473 cell instances into cellmap
Moveable cells: 1401; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
0 out of 1464 data nets is detail routed, 73 out of 73 clock nets are detail routed and total 1537 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 3.0799, cell height 1.6720, cell area 5.1497 for total 1473 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (440630 -43180) (1664230 943300)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=PD_TOP, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Hold Voltages:
  Supply Net = VDD, voltages =  0.9500
  Supply Net = VSS, voltages =  0.0000
Unique Voltages in Design:  0.0000 0.9500
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func.ss_125c (Mode func Corner ss_125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  3.96     on layer (1)    M1
Average gCell capacity  8.93     on layer (2)    M2
Average gCell capacity  4.44     on layer (3)    M3
Average gCell capacity  4.29     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00        48       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 33 Iter  2         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 33 Iter  3         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 33 Iter  4         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 33 Iter  5         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668

Clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  2         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  3         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  4         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  5         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  6         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  7         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  8         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter  9         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter 10         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 34 Iter 11         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Information: Design Average RC for design router_top  (NEX-011)
Information: r = 1.078252 ohm/um, via_r = 0.460446 ohm/cut, c = 0.076016 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.406926 ohm/um, via_r = 0.580464 ohm/cut, c = 0.085875 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 35 Iter  2         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 35 Iter  3         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
new cutoff lpd: 7.73038e-03
maxCornerId = 1
corner=ss_125c, tran factor=1.0000 (0.1379 / 0.1379)
maxCornerId = 1
Clock-opt optimization Phase 35 Iter  4         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Clock-opt optimization Phase 35 Iter  5         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Clock-opt route preserve complete         CPU:   277 s (  0.08 hr )  ELAPSE: 10353 s (  2.88 hr )  MEM-PEAK:  1668 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-06-24 01:56:28 / Session: 2.88 hr / Command: 0.01 hr / Memory: 1669 MB (FLW-8100)

Information: >>>>>>> 7 unique error and warning message tags while observing clock_opt / final_opto: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:    19     4  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'opt.internal.levfilter... (MSG-3032)
Information:    13     5  0 ZRT-022   WARNING   Warning: Cannot find a default contact code for layer CO. (Z... (MSG-3032)
Information:    22    10  0 ZRT-740   WARNING   Warning: Port VSS of cell router_top\n is unplaced.  This ma... (MSG-3032)
Information:    20     5  0 PDC-003   WARNING   Warning: Routing direction of metal layer PO is neither "hor... (MSG-3032)
Information:    12     5  0 ZRT-027   WARNING   Warning: Ignore 2 top cell ports with no pins. (ZRT-027)        (MSG-3032)
Information:    21     2  0 OPT-070   WARNING   Warning: Cannot find any max transition constraint on the de... (MSG-3032)
Information:     6     6  0 OPT-209   WARNING   Warning: Design includes unreasonable large hold violation(s... (MSG-3032)
Information:   113    37  0        7  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 37 error&warning MSGs observed during clock_opt / final_opto (MSG-3103)



Clock-opt optimization complete                 0.00        0.00      0.00        47       7585.44  361826208.00        1473              2.88      1668
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 2856 total shapes.
Layer M2: cached 0 shapes out of 5395 total shapes.
Cached 1740 vias out of 18144 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0259 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 81 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1473        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1473
number of references:                81
number of site rows:                 59
number of locations attempted:    25900
number of locations failed:          66  (0.3%)

Legality of references at locations:
2 references had failures.

Worst 2 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   542       7780        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT
     4         57         4 (  7.0%)         41         4 (  9.8%)  MUX41X1_HVT

Worst 2 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4         57         4 (  7.0%)         41         4 (  9.8%)  MUX41X1_HVT
   542       7780        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1401 (28179 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_5277 (AND2X1_HVT)
  Input location: (111.855,64.234)
  Legal location: (111.855,64.234)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5803 (AND2X1_HVT)
  Input location: (76.135,24.106)
  Legal location: (76.135,24.106)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5271 (AND2X1_HVT)
  Input location: (79.479,14.074)
  Legal location: (79.479,14.074)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5270 (AND2X1_HVT)
  Input location: (76.895,17.418)
  Legal location: (76.895,17.418)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_586 (AND2X1_HVT)
  Input location: (133.439,62.562)
  Legal location: (133.439,62.562)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5802 (AND2X1_HVT)
  Input location: (78.111,25.778)
  Legal location: (78.111,25.778)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5256 (AND2X1_HVT)
  Input location: (112.919,62.562)
  Legal location: (112.919,62.562)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_593 (AND2X1_HVT)
  Input location: (74.615,64.234)
  Legal location: (74.615,64.234)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_590 (AND2X1_HVT)
  Input location: (114.591,20.762)
  Legal location: (114.591,20.762)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5290 (AND2X1_HVT)
  Input location: (77.807,10.73)
  Legal location: (77.807,10.73)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.515
Total Legalizer Wall Time: 0.516
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   278 s (  0.08 hr )  ELAPSE: 10354 s (  2.88 hr )  MEM-PEAK:  1668 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 15078 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Read DB] Total (MB): Used   33  Alloctr   34  Proc 15078 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 15078 
Net statistics:
Total number of nets     = 1539
Number of nets to route  = 1486
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
1539 nets are fully connected,
 of which 53 are detail routed and 1464 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 15078 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  3.96     on layer (1)    M1
Average gCell capacity  8.93     on layer (2)    M2
Average gCell capacity  4.44     on layer (3)    M3
Average gCell capacity  4.29     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   38  Alloctr   39  Proc 15078 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   38  Alloctr   39  Proc 15078 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 15078 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   38  Alloctr   39  Proc 15078 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    39 Max = 2 GRCs =    66 (0.68%)
Initial. H routing: Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
Initial. V routing: Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
Initial. M1         Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
Initial. M2         Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 25620.27
Initial. Layer M1 wire length = 877.48
Initial. Layer M2 wire length = 11301.71
Initial. Layer M3 wire length = 9834.99
Initial. Layer M4 wire length = 1520.56
Initial. Layer M5 wire length = 2083.86
Initial. Layer M6 wire length = 1.67
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 11045
Initial. Via VIA12SQ_C count = 5757
Initial. Via VIA23SQ_C count = 4491
Initial. Via VIA34SQ_C count = 515
Initial. Via VIA45SQ_C count = 280
Initial. Via VIA56SQ_C count = 2
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 01:56:29 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    39 Max = 2 GRCs =    66 (0.68%)
phase1. H routing: Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
phase1. V routing: Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
phase1. M1         Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
phase1. M2         Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 25619.77
phase1. Layer M1 wire length = 877.48
phase1. Layer M2 wire length = 11301.21
phase1. Layer M3 wire length = 9834.99
phase1. Layer M4 wire length = 1520.56
phase1. Layer M5 wire length = 2083.86
phase1. Layer M6 wire length = 1.67
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 11045
phase1. Via VIA12SQ_C count = 5757
phase1. Via VIA23SQ_C count = 4491
phase1. Via VIA34SQ_C count = 515
phase1. Via VIA45SQ_C count = 280
phase1. Via VIA56SQ_C count = 2
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun 24 01:56:29 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    39 Max = 2 GRCs =    66 (0.68%)
phase2. H routing: Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
phase2. V routing: Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
phase2. M1         Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
phase2. M2         Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 25619.77
phase2. Layer M1 wire length = 877.48
phase2. Layer M2 wire length = 11301.21
phase2. Layer M3 wire length = 9834.99
phase2. Layer M4 wire length = 1520.56
phase2. Layer M5 wire length = 2083.86
phase2. Layer M6 wire length = 1.67
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 11045
phase2. Via VIA12SQ_C count = 5757
phase2. Via VIA23SQ_C count = 4491
phase2. Via VIA34SQ_C count = 515
phase2. Via VIA45SQ_C count = 280
phase2. Via VIA56SQ_C count = 2
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Jun 24 01:56:30 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    39 Max = 2 GRCs =    66 (0.68%)
phase3. H routing: Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
phase3. V routing: Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
phase3. M1         Overflow =    26 Max = 1 (GRCs = 49) GRCs =    49 (1.01%)
phase3. M2         Overflow =    13 Max = 2 (GRCs =  2) GRCs =    17 (0.35%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 25619.77
phase3. Layer M1 wire length = 877.48
phase3. Layer M2 wire length = 11301.21
phase3. Layer M3 wire length = 9834.99
phase3. Layer M4 wire length = 1520.56
phase3. Layer M5 wire length = 2083.86
phase3. Layer M6 wire length = 1.67
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 11045
phase3. Via VIA12SQ_C count = 5757
phase3. Via VIA23SQ_C count = 4491
phase3. Via VIA34SQ_C count = 515
phase3. Via VIA45SQ_C count = 280
phase3. Via VIA56SQ_C count = 2
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 

Congestion utilization per direction:
Average vertical track utilization   = 14.99 %
Peak    vertical track utilization   = 87.50 %
Average horizontal track utilization = 15.99 %
Peak    horizontal track utilization = 88.89 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Global Routing] Total (MB): Used  213  Alloctr  214  Proc 15078 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -26  Alloctr  -26  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 15078 

Clock-opt Incremental Global-routing complete  CPU:   279 s (  0.08 hr )  ELAPSE: 10354 s (  2.88 hr )  MEM-PEAK:  1668 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  -0.485050100353  -3.179565933784  -5.567214854587  2.894456787461  6.565921443088  9.017939905874  66.610066009339  8.634042057096  0.781376140852  7.442084111238  3.181151549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465789432247  8.763589318194  1.911353636960  22.581047709427  0.014593090774  4.045143344037  5.020607416976  6.345889729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513553716982  7.835139053883  8.372511699733  60.644031844586  7.609480334353  3.894422264966  9.819991861759  1.487342587763
2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928175031613  9.852544280324  0.210068610127  73.300021754570  7.466290744801  8.788126307826  8.572538084759  1.334187135409
0.279263772609  8.236528340626  1.425386746381  6.766529199187  4.740224950513  6.567966215027  5.706185626119  8.134463436181  4.723121207495  6.753659267486  30.307445995845  6.246635739694  2.738859039211  6.086735106504  8.868239094724
5.890240933684  8.439499448971  1.154902068601  4.924445220001  0.405169190953  4.590768921970  4.170951209159  0.006746754660  9.230842817330  9.005580846071  29.480459024446  3.794227469664  0.705599268271  6.012880017343  3.718515493956
2.708373361785  2.772683894677  2.637652116996  9.532707452994  6.656262309097  9.409795558072  6.136993113139  7.763512472170  9.625254987408  7.417692564932  58.455632617031  0.435895031456  6.662733126730  8.833426649383  2.924355916216
9.183179612142  4.225277311156  7.821040823519  1.416280356161  2.866938022019  5.692842603132  5.858445024802  5.513633759359  5.213535633477  4.512014304123  73.072370653000  5.220753932730  1.353456338724  6.508166685577  3.718843983731
1.254829368010  5.503386714941  2.422542123053  1.661090076272  7.011233081071  7.845256074711  0.998585147436  4.042329046769  7.943493478073  3.877017011999  15.107534050820  2.625724223630  0.179234142141  1.696270330334  1.418330037515
5.650943790989  3.602913670264  2.545902020920  8.464997847149  5.117746745773  4.047317127472  1.421981592074  0.044435541463  7.138041588302  4.361332491019  12.307756798206  1.031651682051  5.295761407259  5.477261563008  6.963362903103
7.847093641515  7.027411336156  4.766944246976  6.505239565921  0.874802189647  3.823894401463  8.324531610419  3.421607555657  8.038173966151  9.639289777774  77.085708010485  0.500752398206  5.658475845567  2.147547072894  4.543879116565
9.212178639017  9.375058743104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250262232464  6.239500877296  3.702214769387  44.612265931424  2.940315764714  5.278034466131  8.072321641465  7.879327978763
5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116797477596  7.847396905194  4.305673504023  15.278445203284  5.095546669597  1.512418270128  7.396894920513  5.512164327835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393268167907  8.063326110603  4.288632987880  86.470578430072  3.435040836156  0.373304850450  4.947804603928  1.736311639852
5.440544100210  0.661101274718  5.896554570746  6.530635624878  8.088207826857  2.536784759133  4.182635409027  9.263774009823  6.528340855105  5.386748781676  91.497079674740  2.249254746443  9.662297075706  1.856263398134  4.610366314723
1.210715816753  6.577674860418  2.210795845624  6.975620417273  8.711939211608  6.733806504886  8.234594724589  0.240935084843  9.499448100178  4.902060001492  70.658388810405  1.691658144476  7.689356504170  9.512093790006  7.443541109230
8.426814269005  5.883460719326  5.224824446379  4.567350487070  5.451168271601  2.888717343371  8.510993956270  8.373363185277  2.683894806226  7.652118396953  53.270607746656  2.623749589385  7.955627526136  9.931133597763  5.100726209625
2.547515947417  6.900649322209  3.711017031043  5.135811519666  2.695826730883  3.424349383292  4.350216216918  3.179614542422  5.277311385745  1.040825919141  98.009649412866  9.380979705578  8.426178125858  4.450240225513  6.313598095213
5.354075634512  0.128041234775  1.812653000522  0.004177603135  3.318338724650  8.164485577371  8.848483731125  4.829360410550  3.386714170205  2.542125453166  46.106840527011  2.330569327721  2.560884910998  5.851476564042  3.276462197943
4.932421693877  0.155119998999  7.230050820262  5.075468503017  9.196142141169  6.278130334141  8.335537515565  0.943792389360  2.913670493217  5.902022320846  75.174559295117  7.467106344923  3.171311521421  9.815922940044  4.331419137138
0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093643915702  7.411336385439  6.944248376650  88.591737010874  8.021545083709  8.944151438324  5.316106393421  6.051551078038
1.737302479639  2.872777744187  5.404010485050  0.003533179565  8.337845567214  7.545872894454  3.874616565921  2.178631417937  5.058743333633  8.009331263439  86.181248581239  6.408276052969  4.112420981156  0.490798192250  2.608329146239
5.006413823702  2.122693871840  2.961931424294  0.666909687527  8.996466131807  2.329441465787  9.322478763589  1.811223311351  0.369609866304  4.109429501484  79.963908045006  4.440023563209  3.169803645884  2.299622920116  7.950770467847
3.967786224305  6.717040238797  7.150003284509  5.897059611151  2.371470128739  6.892720513551  2.169827835139  8.268110772519  0.997333672603  8.244588260973  42.309797894385  3.649317352593  7.617638787347  0.877633806393  2.667674578063
3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267050450494  7.802403928173  6.316139852544  0.544102610066  1.101274947542  6.554572246653  32.438868588088  2.078916015130  7.847638634182  6.354091979263  7.726093736528
3.406261425386  7.463816766529  1.991874740224  9.505136567966  2.150275706185  6.261198134461  0.361814723121  0.715818153657  7.674860647284  0.795847124697  82.386792538711  9.392864529337  8.065185168234  5.947246590240  9.336843939499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814261405588  3.460719555585  4.824448879456  09.686490505451  1.682464555482  7.173570018510  9.939563408373  3.617857272683
8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515949817690  0.649322438334  1.017033543513  84.297716462695  8.267056376028  3.493979224350  2.162160883179  6.121429725277
3.111567821040  8.235191416280  3.561612866938  0.220195692842  6.031325858445  0.248025513631  3.593595213535  4.075636912012  8.041234904146  2.653002922000  77.858651153318  3.387994041768  4.855810018848  4.837312954829  3.680100003386
7.149412422542  1.230531661090  0.762727011233  0.810717845256  0.747110998585  1.474364042327  6.467697943493  2.421695277015  5.119998128788  0.050822662507  80.767650979196  1.421169139872  1.303488718335  5.375156350943  7.909898102913
6.702642545902  0.209208464997  8.471495117746  7.457734047317  1.274721421981  5.920740044433  1.414637138041  3.524986761330  9.910198848700  2.798208503190  54.351865095623  4.072243910863  3.630123263367  4.031038547093  6.415152527411
3.361564766944  2.469766505239  5.659210874802  1.896473823894  4.014638324531  6.104193421605  1.556578038173  7.302471039287  2.777744316505  4.010487450000  61.413315458337  8.455320680149  8.728081843874  6.165650912178  6.390174875058
7.431046708009  3.398634395098  5.160781239640  8.527442083411  2.383181156049  0.796992250260  8.324646239500  6.413825102212  2.693871079251  1.931426694066  95.178495078996  4.661066515923  4.414794179322  4.787636591811  2.219118010369
6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786226705671  7.040238926770  0.003286909589  06.678731312371  4.701935839496  7.205272812169  8.278352098268  1.183720690997
3.334436408244  5.867609731622  7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831316688630  1.878805046983  3.230074743539  48.344320173267  0.504252480406  4.039328036316  1.398526140544  1.002105161101
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1539 nets, 1464 global routed, 73 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'router_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1537, routed nets = 1537, across physical hierarchy nets = 0, parasitics cached nets = 1537, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3907       24  361826208
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3907       24  361826208      7585.44       1473         17         55
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24       24  361826208      7585.44       1473

Clock-opt command complete                CPU:   279 s (  0.08 hr )  ELAPSE: 10355 s (  2.88 hr )  MEM-PEAK:  1668 MB
Clock-opt command statistics  CPU=27 sec (0.01 hr) ELAPSED=28 sec (0.01 hr) MEM-PEAK=1.629 GB
1
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2024-06-24 01:56:30 / Session: 2.88 hr / Command: 0.01 hr / Memory: 1669 MB (FLW-8100)
1
save block
Error: ambiguous command 'save' matched 9 commands:
        (save_block, save_drc_error_data, save_ems_database ...) (CMD-006)
Information: script '/tmp/fc_shell-be-2.WYrFVE'
                stopped at line 1 due to error. (CMD-081)
Extended error info:

    while executing
"save block"
    (file "/tmp/fc_shell-be-2.WYrFVE" line 1)
 -- End Extended Error Info
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-06-24 01:59:34 / Session: 2.93 hr / Command: 0.00 hr / Memory: 1669 MB (FLW-8100)
Information: The net parasitics of block router_top are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Loading parastics information to the router ...
parastics information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   28  Alloctr   28  Proc 15078 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 6302 of 18417


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   28  Alloctr   29  Proc 15078 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   28  Alloctr   29  Proc 15078 

Number of wires with overlap after iteration 1 = 3022 of 14911


Wire length and via report:
---------------------------
Number of M1 wires: 1278                  : 0
Number of M2 wires: 8228                 VIA12SQ_C: 6489
Number of M3 wires: 4762                 VIA23SQ_C: 7420
Number of M4 wires: 452                  VIA34SQ_C: 738
Number of M5 wires: 186                  VIA45SQ_C: 358
Number of M6 wires: 5            VIA56SQ_C: 6
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 14911             vias: 15011

Total M1 wire length: 842.8
Total M2 wire length: 12414.9
Total M3 wire length: 10729.0
Total M4 wire length: 1724.3
Total M5 wire length: 2273.2
Total M6 wire length: 38.3
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 28022.5

Longest M1 wire length: 15.5
Longest M2 wire length: 41.0
Longest M3 wire length: 32.5
Longest M4 wire length: 39.8
Longest M5 wire length: 45.3
Longest M6 wire length: 25.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   26  Alloctr   27  Proc 15078 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   36  Alloctr   37  Proc 15078 
Total number of nets = 1539, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/56 Partitions, Violations =   13
Routed  2/56 Partitions, Violations =   19
Routed  3/56 Partitions, Violations =   26
Routed  4/56 Partitions, Violations =   50
Routed  5/56 Partitions, Violations =   62
Routed  6/56 Partitions, Violations =   51
Routed  7/56 Partitions, Violations =   55
Routed  8/56 Partitions, Violations =   60
Routed  9/56 Partitions, Violations =   73
Routed  10/56 Partitions, Violations =  90
Routed  11/56 Partitions, Violations =  89
Routed  12/56 Partitions, Violations =  71
Routed  13/56 Partitions, Violations =  96
Routed  14/56 Partitions, Violations =  109
Routed  15/56 Partitions, Violations =  113
Routed  16/56 Partitions, Violations =  117
Routed  17/56 Partitions, Violations =  119
Routed  18/56 Partitions, Violations =  113
Routed  19/56 Partitions, Violations =  99
Routed  20/56 Partitions, Violations =  81
Routed  21/56 Partitions, Violations =  83
Routed  22/56 Partitions, Violations =  94
Routed  23/56 Partitions, Violations =  93
Routed  24/56 Partitions, Violations =  98
Routed  25/56 Partitions, Violations =  97
Routed  26/56 Partitions, Violations =  85
Routed  27/56 Partitions, Violations =  92
Routed  28/56 Partitions, Violations =  92
Routed  29/56 Partitions, Violations =  112
Routed  30/56 Partitions, Violations =  108
Routed  31/56 Partitions, Violations =  105
Routed  32/56 Partitions, Violations =  103
Routed  33/56 Partitions, Violations =  103
Routed  34/56 Partitions, Violations =  94
Routed  35/56 Partitions, Violations =  94
Routed  36/56 Partitions, Violations =  90
Routed  37/56 Partitions, Violations =  91
Routed  38/56 Partitions, Violations =  91
Routed  39/56 Partitions, Violations =  91
Routed  40/56 Partitions, Violations =  80
Routed  41/56 Partitions, Violations =  85
Routed  42/56 Partitions, Violations =  74
Routed  43/56 Partitions, Violations =  69
Routed  44/56 Partitions, Violations =  59
Routed  45/56 Partitions, Violations =  61
Routed  46/56 Partitions, Violations =  55
Routed  47/56 Partitions, Violations =  55
Routed  48/56 Partitions, Violations =  52
Routed  49/56 Partitions, Violations =  49
Routed  50/56 Partitions, Violations =  49
Routed  51/56 Partitions, Violations =  49
Routed  52/56 Partitions, Violations =  46
Routed  53/56 Partitions, Violations =  44
Routed  54/56 Partitions, Violations =  42
Routed  55/56 Partitions, Violations =  42
Routed  56/56 Partitions, Violations =  38

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      38
        Diff net spacing : 6
        Diff net var rule spacing : 2
        Diff net via-cut spacing : 1
        Less than minimum area : 18
        Less than minimum enclosed area : 1
        Same net spacing : 5
        Short : 5

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 0] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   98  Proc 15078 

End DR iteration 0 with 56 parts

Start DR iteration 1: non-uniform partition
Routed  1/20 Partitions, Violations =   37
Routed  2/20 Partitions, Violations =   35
Routed  3/20 Partitions, Violations =   34
Routed  4/20 Partitions, Violations =   33
Routed  5/20 Partitions, Violations =   26
Routed  6/20 Partitions, Violations =   25
Routed  7/20 Partitions, Violations =   21
Routed  8/20 Partitions, Violations =   20
Routed  9/20 Partitions, Violations =   17
Routed  10/20 Partitions, Violations =  16
Routed  11/20 Partitions, Violations =  15
Routed  12/20 Partitions, Violations =  14
Routed  13/20 Partitions, Violations =  13
Routed  14/20 Partitions, Violations =  10
Routed  15/20 Partitions, Violations =  7
Routed  16/20 Partitions, Violations =  5
Routed  17/20 Partitions, Violations =  0
Routed  18/20 Partitions, Violations =  0
Routed  19/20 Partitions, Violations =  0
Routed  20/20 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   98  Proc 15078 

End DR iteration 1 with 20 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   26  Alloctr   27  Proc 15078 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   26  Alloctr   27  Proc 15078 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    31530 micron
Total Number of Contacts =             16662
Total Number of Wires =                17383
Total Number of PtConns =              2263
Total Number of Routed Wires =       17259
Total Routed Wire Length =           31287 micron
Total Number of Routed Contacts =       16662
        Layer             M1 :       1095 micron
        Layer             M2 :      12966 micron
        Layer             M3 :      11809 micron
        Layer             M4 :       3009 micron
        Layer             M5 :       2373 micron
        Layer             M6 :         35 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :        351
        Via        VIA45LG_C :         48
        Via        VIA34SQ_C :       1387
        Via   VIA34SQ_C(rot) :          3
        Via        VIA34LG_C :         10
        Via        VIA23SQ_C :         33
        Via   VIA23SQ_C(rot) :       7585
        Via   VIA23LG_C(rot) :          4
        Via        VIA12SQ_C :       6927
        Via   VIA12SQ_C(rot) :        292
        Via       VIA12BAR_C :         16
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (2 / 16662 vias)
 
    Layer VIA1       =  0.03% (2      / 7237    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7235    vias)
    Layer VIA2       =  0.00% (0      / 7622    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7622    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.01% (2 / 16662 vias)
 
    Layer VIA1       =  0.03% (2      / 7237    vias)
    Layer VIA2       =  0.00% (0      / 7622    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (2 / 16662 vias)
 
    Layer VIA1       =  0.03% (2      / 7237    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7235    vias)
    Layer VIA2       =  0.00% (0      / 7622    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7622    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 1539
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-06-24 01:59:41 / Session: 2.93 hr / Command: 0.00 hr / Memory: 1669 MB (FLW-8100)
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-06-24 02:01:16 / Session: 2.96 hr / Command: 0.00 hr / Memory: 1669 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   292 s (  0.08 hr )  ELAPSE: 10641 s (  2.96 hr )  MEM-PEAK:  1668 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1539 nets, 0 global routed, 1537 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'router_top'. (NEX-022)
---extraction options---
Corner: ss_125c
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: router_top 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1537 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1537, routed nets = 1537, across physical hierarchy nets = 0, parasitics cached nets = 1537, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   292 s (  0.08 hr )  ELAPSE: 10642 s (  2.96 hr )  MEM-PEAK:  1668 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func.ss_125c.
Information: Doing activity propagation for mode 'func' and corner 'ss_125c' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func.ss_125c (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3791       30  361826240
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3791       30  361826240      7585.44       1473
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24       30  361826240      7585.44       1473
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
Route-opt initialization complete         CPU:   294 s (  0.08 hr )  ELAPSE: 10644 s (  2.96 hr )  MEM-PEAK:  1668 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1528 total shapes.
Layer M2: cached 0 shapes out of 11012 total shapes.
Cached 1740 vias out of 21346 total vias.
Total 0.0519 seconds to build cellmap data
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbe1ab308): 546
INFO: creating 21(r) x 26(c) GridCells YDim 5.016 XDim 5.016
INFO: number of GridCells (0xbe1ab308): 546
Total 0.0318 seconds to load 1473 cell instances into cellmap
Moveable cells: 1401; Application fixed cells: 72; Macro cells: 0; User fixed cells: 0
1464 out of 1464 data nets are detail routed, 73 out of 73 clock nets are detail routed and total 1537 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 3.0799, cell height 1.6720, cell area 5.1497 for total 1473 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00       377       7585.44  361826240.00        1473              2.96      1668

Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00       377       7585.44  361826240.00        1473              2.96      1668
INFO: New Levelizer turned on

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00       377       7584.42  361817920.00        1473              2.96      1668
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00       356       7592.55  361949984.00        1473              2.96      1668
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00       356       7592.55  361949984.00        1473              2.96      1668
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00       356       7592.55  361949984.00        1473              2.96      1668
Route-opt optimization Phase 4 Iter  5          0.00        0.00      0.00       356       7592.55  361949984.00        1473              2.96      1668


Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668

Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00       349       7592.55  361949984.00        1477              2.96      1668
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00       349       7591.79  361764128.00        1477              2.96      1668

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00       349       7591.79  361764128.00        1477              2.96      1668
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00       349       7591.79  361764128.00        1477              2.96      1668
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   297 s (  0.08 hr )  ELAPSE: 10647 s (  2.96 hr )  MEM-PEAK:  1668 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/router_top_458178_715020288.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 1533 total shapes.
Layer M2: cached 0 shapes out of 11021 total shapes.
Cached 1740 vias out of 21364 total vias.

Legalizing Top Level Design router_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0268 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 78 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     12070.6         1477        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1477
number of references:                78
number of site rows:                 59
number of locations attempted:    26004
number of locations failed:          66  (0.3%)

Legality of references at locations:
2 references had failures.

Worst 2 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   542       7764        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT
     4         57         4 (  7.0%)         41         4 (  9.8%)  MUX41X1_HVT

Worst 2 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     4         57         4 (  7.0%)         41         4 (  9.8%)  MUX41X1_HVT
   542       7764        44 (  0.6%)         63        14 ( 22.2%)  SDFFX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1405 (28204 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.031 um ( 0.02 row height)
rms weighted cell displacement:   0.031 um ( 0.02 row height)
max cell displacement:            1.672 um ( 1.00 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ropt_mt_inst_1602 (NBUFFX2_HVT)
  Input location: (130.399,70.922)
  Legal location: (130.399,69.25)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ropt_mt_inst_1601 (NBUFFX2_HVT)
  Input location: (77.503,59.218)
  Legal location: (76.895,59.218)
  Displacement:   0.608 um ( 0.36 row height)
Cell: HFSBUF_391_780 (NBUFFX2_HVT)
  Input location: (77.807,59.218)
  Legal location: (78.111,59.218)
  Displacement:   0.304 um ( 0.18 row height)
Cell: phfnr_buf_650 (INVX0_HVT)
  Input location: (99.391,55.874)
  Legal location: (99.087,55.874)
  Displacement:   0.304 um ( 0.18 row height)
Cell: ropt_mt_inst_1603 (NBUFFX2_HVT)
  Input location: (99.999,55.874)
  Legal location: (99.847,55.874)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_5848 (AO21X1_HVT)
  Input location: (100.911,55.874)
  Legal location: (101.063,55.874)
  Displacement:   0.152 um ( 0.09 row height)
Cell: ctmi_5271 (AND2X1_HVT)
  Input location: (79.479,14.074)
  Legal location: (79.479,14.074)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5803 (AND2X1_HVT)
  Input location: (76.135,24.106)
  Legal location: (76.135,24.106)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5277 (AND2X1_HVT)
  Input location: (111.855,64.234)
  Legal location: (111.855,64.234)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmi_5290 (AND2X1_HVT)
  Input location: (77.807,10.73)
  Legal location: (77.807,10.73)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.529
Total Legalizer Wall Time: 0.530
----------------------------------------------------------------

Route-opt legalization complete           CPU:   298 s (  0.08 hr )  ELAPSE: 10647 s (  2.96 hr )  MEM-PEAK:  1668 MB
INFO: Router Max Iterations set to : 5 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   24  Alloctr   25  Proc 15078 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   21  Alloctr   21  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   24  Alloctr   25  Proc 15078 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   23  Alloctr   23  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   26  Alloctr   27  Proc 15078 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   23  Alloctr   23  Proc    0 
[ECO: Analysis] Total (MB): Used   26  Alloctr   27  Proc 15078 
Num of eco nets = 1543
Num of open eco nets = 21
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   23  Alloctr   23  Proc    0 
[ECO: Init] Total (MB): Used   26  Alloctr   27  Proc 15078 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   30  Alloctr   31  Proc 15078 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (41.06um,-7.32um,169.53um,97.80um)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05um, min space = 0.05um pitch = 0.152um
layer M2, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.152um
layer M3, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M4, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.304um
layer M5, dir Hor, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M6, dir Ver, min width = 0.056um, min space = 0.056um pitch = 0.608um
layer M7, dir Hor, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M8, dir Ver, min width = 0.056um, min space = 0.056um pitch = 1.216um
layer M9, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.432um
layer MRDL, dir Ver, min width = 2um, min space = 2um pitch = 4.864um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   36  Alloctr   37  Proc 15078 
Net statistics:
Total number of nets     = 1543
Number of nets to route  = 21
Number of nets with min-layer-mode soft = 2
Number of nets with min-layer-mode soft-cost-medium = 2
Number of nets with max-layer-mode hard = 73
21 nets are partially connected,
 of which 21 are detail routed and 6 are global routed.
1522 nets are fully connected,
 of which 1519 are detail routed and 0 are global routed.
71 nets have non-default rule cts_w1_s2
         71 non-user-specified nets, 71 non-user-specified clock nets, 0 user-specified nets
2 nets have non-default rule cts_w2_s2_vlg
         2 non-user-specified nets, 2 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 21, Total Half Perimeter Wire Length (HPWL) 594 microns
HPWL   0 ~   50 microns: Net Count       16     Total HPWL          250 microns
HPWL  50 ~  100 microns: Net Count        5     Total HPWL          344 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   37  Alloctr   38  Proc 15078 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Average gCell capacity  3.94     on layer (1)    M1
Average gCell capacity  8.85     on layer (2)    M2
Average gCell capacity  4.46     on layer (3)    M3
Average gCell capacity  4.30     on layer (4)    M4
Average gCell capacity  2.60     on layer (5)    M5
Average gCell capacity  2.05     on layer (6)    M6
Average gCell capacity  1.02     on layer (7)    M7
Average gCell capacity  1.35     on layer (8)    M8
Average gCell capacity  0.67     on layer (9)    M9
Average gCell capacity  0.32     on layer (10)   MRDL
Average number of tracks per gCell 11.00         on layer (1)    M1
Average number of tracks per gCell 10.99         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.77  on layer (6)    M6
Average number of tracks per gCell 1.40  on layer (7)    M7
Average number of tracks per gCell 1.40  on layer (8)    M8
Average number of tracks per gCell 0.71  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 48510
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used   38  Alloctr   39  Proc 15078 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   38  Alloctr   39  Proc 15078 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 15078 
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  214  Alloctr  215  Proc 15078 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~862.0000um (515 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     1 (0.01%)
Initial. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.02%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   204 Max = 5 GRCs =   185 (1.91%)
Initial. H routing: Overflow =   121 Max = 2 (GRCs = 13) GRCs =   123 (2.54%)
Initial. V routing: Overflow =    82 Max = 5 (GRCs =  1) GRCs =    62 (1.28%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
Initial. M2         Overflow =    80 Max = 5 (GRCs =  1) GRCs =    60 (1.24%)
Initial. M3         Overflow =   118 Max = 2 (GRCs = 13) GRCs =   120 (2.47%)
Initial. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8.42
Initial. Layer M1 wire length = 0.29
Initial. Layer M2 wire length = 5.58
Initial. Layer M3 wire length = 1.97
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.58
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 20
Initial. Via VIA12SQ_C count = 10
Initial. Via VIA23SQ_C count = 6
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Jun 24 02:01:23 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.01%)
phase1. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   202 Max = 5 GRCs =   183 (1.89%)
phase1. H routing: Overflow =   120 Max = 2 (GRCs = 13) GRCs =   122 (2.51%)
phase1. V routing: Overflow =    81 Max = 5 (GRCs =  1) GRCs =    61 (1.26%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
phase1. M2         Overflow =    80 Max = 5 (GRCs =  1) GRCs =    60 (1.24%)
phase1. M3         Overflow =   117 Max = 2 (GRCs = 13) GRCs =   119 (2.45%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 11.13
phase1. Layer M1 wire length = 0.29
phase1. Layer M2 wire length = 6.50
phase1. Layer M3 wire length = 3.77
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.58
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 18
phase1. Via VIA12SQ_C count = 10
phase1. Via VIA23SQ_C count = 6
phase1. Via VIA34SQ_C count = 1
phase1. Via VIA45SQ_C count = 1
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Jun 24 02:01:23 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 77 gCells x 63 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     1 Max = 1 GRCs =     1 (0.01%)
phase2. H routing: Dmd-Cap  =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =   202 Max = 5 GRCs =   183 (1.89%)
phase2. H routing: Overflow =   120 Max = 2 (GRCs = 13) GRCs =   122 (2.51%)
phase2. V routing: Overflow =    81 Max = 5 (GRCs =  1) GRCs =    61 (1.26%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.04%)
phase2. M2         Overflow =    80 Max = 5 (GRCs =  1) GRCs =    60 (1.24%)
phase2. M3         Overflow =   117 Max = 2 (GRCs = 13) GRCs =   119 (2.45%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.02%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 11.13
phase2. Layer M1 wire length = 0.29
phase2. Layer M2 wire length = 6.50
phase2. Layer M3 wire length = 3.77
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.58
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 18
phase2. Via VIA12SQ_C count = 10
phase2. Via VIA23SQ_C count = 6
phase2. Via VIA34SQ_C count = 1
phase2. Via VIA45SQ_C count = 1
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  214  Alloctr  215  Proc 15078 

Congestion utilization per direction:
Average vertical track utilization   = 15.76 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 17.76 %
Peak    horizontal track utilization = 112.50 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  213  Alloctr  214  Proc 15078 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   62  Alloctr   63  Proc 15078 
[ECO: GR] Elapsed real time: 0:00:00 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: GR] Stage (MB): Used   37  Alloctr   38  Proc    0 
[ECO: GR] Total (MB): Used   62  Alloctr   63  Proc 15078 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   27  Alloctr   28  Proc 15078 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 49 of 89


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   27  Alloctr   28  Proc 15078 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   27  Alloctr   28  Proc 15078 

Number of wires with overlap after iteration 1 = 36 of 77


Wire length and via report:
---------------------------
Number of M1 wires: 25            : 0
Number of M2 wires: 34           VIA12SQ_C: 20
Number of M3 wires: 16           VIA23SQ_C: 18
Number of M4 wires: 0            VIA34SQ_C: 1
Number of M5 wires: 2            VIA45SQ_C: 1
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 77                vias: 40

Total M1 wire length: 5.3
Total M2 wire length: 13.5
Total M3 wire length: 9.2
Total M4 wire length: 0.0
Total M5 wire length: 0.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 28.6

Longest M1 wire length: 0.6
Longest M2 wire length: 1.7
Longest M3 wire length: 2.1
Longest M4 wire length: 0.0
Longest M5 wire length: 0.6
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   26  Alloctr   27  Proc 15078 
[ECO: CDR] Elapsed real time: 0:00:00 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: CDR] Stage (MB): Used   23  Alloctr   23  Proc    0 
[ECO: CDR] Total (MB): Used   26  Alloctr   27  Proc 15078 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)

Begin ECO DRC check ...

Checked 1/4 Partitions, Violations =    1
Checked 2/4 Partitions, Violations =    19
Checked 3/4 Partitions, Violations =    49
Checked 4/4 Partitions, Violations =    84

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      84

[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 15078 

Total Wire Length =                    31553 micron
Total Number of Contacts =             16691
Total Number of Wires =                17422
Total Number of PtConns =              2266
Total Number of Routed Wires =       17296
Total Routed Wire Length =           31309 micron
Total Number of Routed Contacts =       16691
        Layer             M1 :       1098 micron
        Layer             M2 :      12979 micron
        Layer             M3 :      11817 micron
        Layer             M4 :       3009 micron
        Layer             M5 :       2370 micron
        Layer             M6 :         35 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :        351
        Via        VIA45LG_C :         48
        Via        VIA34SQ_C :       1387
        Via   VIA34SQ_C(rot) :          3
        Via        VIA34LG_C :         10
        Via        VIA23SQ_C :         33
        Via   VIA23SQ_C(rot) :       7600
        Via   VIA23LG_C(rot) :          4
        Via        VIA12SQ_C :       6942
        Via   VIA12SQ_C(rot) :        291
        Via       VIA12BAR_C :         16
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (2 / 16691 vias)
 
    Layer VIA1       =  0.03% (2      / 7251    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7249    vias)
    Layer VIA2       =  0.00% (0      / 7637    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7637    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.01% (2 / 16691 vias)
 
    Layer VIA1       =  0.03% (2      / 7251    vias)
    Layer VIA2       =  0.00% (0      / 7637    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (2 / 16691 vias)
 
    Layer VIA1       =  0.03% (2      / 7251    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7249    vias)
    Layer VIA2       =  0.00% (0      / 7637    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7637    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
Total number of nets = 1543, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/8 Partitions, Violations =    79
Routed  2/8 Partitions, Violations =    73
Routed  3/8 Partitions, Violations =    55
Routed  4/8 Partitions, Violations =    25
Routed  5/8 Partitions, Violations =    21
Routed  6/8 Partitions, Violations =    13
Routed  7/8 Partitions, Violations =    12
Routed  8/8 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 15078 

End DR iteration 0 with 8 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = read_enb_0
Net 2 = read_enb_2
Net 3 = phfnn_86
Net 4 = ctmn_5084
Net 5 = phfnn_89
Net 6 = ropt_net_417
Net 7 = ctmn_5070
Net 8 = ropt_net_418
Net 9 = ropt_net_419
Net 10 = ctmn_5215
Net 11 = ctmn_5239
Net 12 = ctmn_5244
Net 13 = ropt_net_420
Net 14 = ctmn_5252
Net 15 = ctmn_5259
Net 16 = ctmn_5272
Net 17 = ctmn_5279
Net 18 = ctmn_5359
Net 19 = ctmn_5362
Net 20 = ctmn_5374
Net 21 = clock_clock_gate_SYNCHRONIZER/count0_reg
Net 22 = HFSNET_13
Net 23 = clock_clock_gate_FIFO_0/rd_pointer_reg
Net 24 = clock_clock_gate_FIFO_0/mem_reg_15
Net 25 = clock_clock_gate_FIFO_0/mem_reg_13
Net 26 = clock_clock_gate_FIFO_1/mem_reg_17
Net 27 = FIFO_1/mem[11][8]
Net 28 = FIFO_1/mem[1][8]
Net 29 = FIFO_1/wr_pointer[2]
Net 30 = clock_clock_gate_FIFO_1/mem_reg_22
Net 31 = clock_clock_gate_FIFO_1/mem_reg_27
Net 32 = clock_clock_gate_FIFO_1/wr_pointer_reg
Net 33 = clock_clock_gate_FIFO_2/mem_reg_32
Net 34 = clock_clock_gate_FIFO_2/rd_pointer_reg
Net 35 = FIFO_2/rd_pointer[1]
Net 36 = clock_clock_gate_SYNCHRONIZER/count2_reg
Net 37 = SYNCHRONIZER/N13
Net 38 = SYNCHRONIZER/count0[3]
Total number of changed nets = 38 (out of 1543)

[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   26  Alloctr   27  Proc 15078 
[ECO: DR] Elapsed real time: 0:00:02 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: DR] Stage (MB): Used   23  Alloctr   23  Proc    0 
[ECO: DR] Total (MB): Used   26  Alloctr   27  Proc 15078 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    31544 micron
Total Number of Contacts =             16677
Total Number of Wires =                17407
Total Number of PtConns =              2267
Total Number of Routed Wires =       17281
Total Routed Wire Length =           31300 micron
Total Number of Routed Contacts =       16677
        Layer             M1 :       1101 micron
        Layer             M2 :      12978 micron
        Layer             M3 :      11807 micron
        Layer             M4 :       3009 micron
        Layer             M5 :       2370 micron
        Layer             M6 :         35 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :        351
        Via        VIA45LG_C :         48
        Via        VIA34SQ_C :       1387
        Via   VIA34SQ_C(rot) :          3
        Via        VIA34LG_C :         10
        Via        VIA23SQ_C :         33
        Via   VIA23SQ_C(rot) :       7587
        Via   VIA23LG_C(rot) :          4
        Via        VIA12SQ_C :       6938
        Via   VIA12SQ_C(rot) :        294
        Via       VIA12BAR_C :         16
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7248    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7248    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 

Total number of nets = 1543
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    31544 micron
Total Number of Contacts =             16677
Total Number of Wires =                17407
Total Number of PtConns =              2267
Total Number of Routed Wires =       17281
Total Routed Wire Length =           31300 micron
Total Number of Routed Contacts =       16677
        Layer             M1 :       1101 micron
        Layer             M2 :      12978 micron
        Layer             M3 :      11807 micron
        Layer             M4 :       3009 micron
        Layer             M5 :       2370 micron
        Layer             M6 :         35 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :        351
        Via        VIA45LG_C :         48
        Via        VIA34SQ_C :       1387
        Via   VIA34SQ_C(rot) :          3
        Via        VIA34LG_C :         10
        Via        VIA23SQ_C :         33
        Via   VIA23SQ_C(rot) :       7587
        Via   VIA23LG_C(rot) :          4
        Via        VIA12SQ_C :       6938
        Via   VIA12SQ_C(rot) :        294
        Via       VIA12BAR_C :         16
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7248    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7248    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 38 nets with eco mode
[ECO: End] Elapsed real time: 0:00:02 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 15078 

Route-opt ECO routing complete            CPU:   300 s (  0.08 hr )  ELAPSE: 10650 s (  2.96 hr )  MEM-PEAK:  1668 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894456787461  6.565921446828  9.017939905874  67.128328809339  8.634043531110  0.781376940852  7.442084111238  3.181151549079
6.992250260832  4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527899646  6.131807232944  1.465789332247  8.763589310187  1.911353436960  22.455034909427  0.014592821732  4.045143744037  5.020606016976  6.345889729962
1.220116795077  5.967847396778  6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739689272  0.513553616982  7.835139053718  8.372512099733  60.518022244586  7.609489165311  3.894422664966
9.819999761759  1.487347087763  2.106393266767  9.078063326983  1.314288630187  8.805817928323  0.072343539122  6.270039726705  0.450494917147  3.928176631613  24.607064544100  2.100319644878  7.185933854570
7.466530635624  8.788088207826  8.572536784759  1.334182635409  0.279263772609  8.236528340626  1.425386746381  6.766521599187  4.740224187410  6.567969215027  83.143470261198  1.344368804418  7.231357015816
7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439491848971  1.154902295508  4.924448220001  30.132383909534  5.907337650647  1.709659391590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718512393956  2.708373598682  2.772685494677  52.460419569969  5.327723774012  6.562760790979
4.097955580726  1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662697226730  8.833424576280  2.924352816216  27.925684521424  2.252422366633  8.210545935191
4.162803561612  8.669380220195  6.928426031325  8.584450248025  5.136313593595  2.135354075634  5.120128041234  7.751814053000  5.220004304500  1.353310938724  91.175532255773  7.188133082487  2.548330380105
5.033867149412  4.225421230531  6.610900762727  0.112330810717  8.452560747110  9.985851474364  0.423276467697  9.434934821693  8.770155346895  9.997232650820  52.344642085030  1.791610676587  6.962828003341
4.183355375155  6.509437909893  6.029136702642  5.459020209208  4.649978471495  1.177467457734  0.473171274721  4.219817320740  0.444331641534  1.380415124984  62.227987501986  1.974276137137  0.319165979245
2.956234072595  4.772693630086  9.633674031037  8.470936415157  0.274113361564  7.669442469766  5.052395659210  8.748023296473  8.238944241535  3.245318704193  78.254403965780  3.817022279862  3.928864477441
8.754040104850  5.000035331795  6.583378455672  1.475458728944  5.438746165659  2.121786390179  3.750587431046  7.080095798634  3.950985397688  2.396400127442  34.435011231811  5.604656114098  5.026120946462
3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918114619113  5.103696223270  4.141096870014  10.504225640450  0.644152828151  0.531734363458
8.422996212201  1.679507759678  4.739677862243  0.567170402387  9.771500032845  0.958970596111  5.123714701287  3.968929605135  5.121698405258  3.982683783725  45.165145144364  0.824107744942  3.162318438943
8.536496698199  9.976175914873  4.708776321063  9.326676790780  6.332698313142  8.863018788058  1.792832300723  4.353914662700  3.732670731401  9.478026639281  09.707025785254  4.054169199951  6.110264171858
9.655457074665  3.063562487880  8.820782685725  3.678475913341  8.263540902792  6.377260982365  2.834062614253  8.674630567665  2.919918974309  2.495053965679  92.381439370618  5.626868981391  1.036228172312
Information: The net parasitics of block router_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'router.dlib:router_top.design'. (TIM-125)
Information: Design router_top has 1543 nets, 0 global routed, 1541 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'router_top'. (NEX-022)
---extraction options---
Corner: ss_125c
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: router_top 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1541 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1541, routed nets = 1541, across physical hierarchy nets = 0, parasitics cached nets = 1541, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func.ss_125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: router_clock

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3791       26  361764128
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24     2.3791       26  361764128      7591.79       1477
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0       24       26  361764128      7591.79       1477

Route-opt optimization complete                 0.00        0.00      0.00       349       7591.79  361764128.00        1477              2.96      1668

Route-opt command complete                CPU:   301 s (  0.08 hr )  ELAPSE: 10651 s (  2.96 hr )  MEM-PEAK:  1668 MB
Route-opt command statistics  CPU=10 sec (0.00 hr) ELAPSED=10 sec (0.00 hr) MEM-PEAK=1.629 GB
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-06-24 02:01:26 / Session: 2.96 hr / Command: 0.00 hr / Memory: 1669 MB (FLW-8100)
1
check_routes
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Port VDD of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell router_top
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.32 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.32 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 1543, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1543 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   26  Alloctr   27  Proc 15078 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    0
Checked 2/4 Partitions, Violations =    0
Checked 3/4 Partitions, Violations =    0
Checked 4/4 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   96  Alloctr   97  Proc 15078 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    31543 micron
Total Number of Contacts =             16677
Total Number of Wires =                17562
Total Number of PtConns =              2267
Total Number of Routed Wires =       17436
Total Routed Wire Length =           31300 micron
Total Number of Routed Contacts =       16677
        Layer             M1 :       1101 micron
        Layer             M2 :      12978 micron
        Layer             M3 :      11807 micron
        Layer             M4 :       3009 micron
        Layer             M5 :       2370 micron
        Layer             M6 :         35 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          4
        Via   VIA45SQ_C(rot) :        351
        Via        VIA45LG_C :         48
        Via        VIA34SQ_C :       1387
        Via   VIA34SQ_C(rot) :          3
        Via        VIA34LG_C :         10
        Via        VIA23SQ_C :         33
        Via   VIA23SQ_C(rot) :       7587
        Via   VIA23LG_C(rot) :          4
        Via        VIA12SQ_C :       6938
        Via   VIA12SQ_C(rot) :        294
        Via       VIA12BAR_C :         16
        Via    VIA12SQ_C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7248    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 
  Total double via conversion rate    =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.01% (2 / 16677 vias)
 
    Layer VIA1       =  0.03% (2      / 7250    vias)
        Weight 1     =  0.03% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.97% (7248    vias)
    Layer VIA2       =  0.00% (0      / 7624    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (7624    vias)
    Layer VIA3       =  0.00% (0      / 1400    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1400    vias)
    Layer VIA4       =  0.00% (0      / 399     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (399     vias)
    Layer VIA5       =  0.00% (0      / 4       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4       vias)
 


Verify Summary:

Total number of nets = 1543, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


check_lvs
Information: Using 1 threads for LVS
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2-2 Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] Stage 3   Elapsed =    0:00:01, CPU =    0:00:01
[Check Short] End       Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] Init        Elapsed =    0:00:01, CPU =    0:00:01
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 20%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 30%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 40%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 50%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 60%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 70%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 80%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] 90%         Elapsed =    0:00:01, CPU =    0:00:01
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:01, CPU =    0:00:01

===============================================================
    Maximum number of violations is set to 20
    Abort checking when more than 20 violations are found
    All violations might not be found.
===============================================================
Total number of input nets is 1543.
Total number of short violations is 0.
Total number of open nets is 0.
Total number of floating route violations is 0.

Elapsed =    0:00:01, CPU =    0:00:01
1
fc_shell> save_block router.dlib:router_top
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'router.dlib:router_top.design'
fc_shell> exit
Maximum memory usage for this session: 1668.81 MB
Maximum memory usage for this session including child processes: 1668.81 MB
CPU usage for this session:    311 seconds (  0.09 hours)
Elapsed time for this session:  11253 seconds (  3.13 hours)
Thank you for using Fusion Compiler.

