-------------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenSwFlatFile module.
-------------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-------------------------------------------------------------------

----------------------------------------------------------------------------------------
-- BASE PM8004.REVID_BASE (level 1)
----------------------------------------------------------------------------------------
REVID_BASE BASE 0x00000100 revidaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.REVID_BASE.REVID (level 2)
----------------------------------------------------------------------------------------
revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_ SPRE=REVID_ BPRE=REVID_ ABPRE=REVID_ FPRE=REVID_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0C
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	OP4 BIT[7:6]
		OP4_GND VALUE 0x0
		OP4_HIZ VALUE 0x2
		OP4_VDD VALUE 0x3
	OP3 BIT[5:4]
		OP3_GND VALUE 0x0
		OP3_HIZ VALUE 0x2
		OP3_VDD VALUE 0x3
	OP2 BIT[3:2]
		OP2_GND VALUE 0x0
		OP2_HIZ VALUE 0x2
		OP2_VDD VALUE 0x3
	OP1 BIT[1:0]
		OP1_GND VALUE 0x0
		OP1_HIZ VALUE 0x2
		OP1_VDD VALUE 0x3

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

TEST1 ADDRESS 0x00E0 RW
TEST1 RESET_VALUE 0x00
	FORCE_ON BIT[7]
		FORCE_ON_DISABLED VALUE 0x0
		FORCE_ON_ENABLED VALUE 0x1
	DTEST BIT[2:0]
		DTEST_DISABLED VALUE 0x0
		DTEST_OPT1 VALUE 0x1
		DTEST_OPT2 VALUE 0x2
		DTEST_OPT3 VALUE 0x3
		DTEST_OPT4 VALUE 0x4

----------------------------------------------------------------------------------------
-- BASE PM8004.BUS_BASE (level 1)
----------------------------------------------------------------------------------------
BUS_BASE BASE 0x00000400 busaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.BUS_BASE.BUS (level 2)
----------------------------------------------------------------------------------------
bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_ SPRE=BUS_ BPRE=BUS_ ABPRE=BUS_ FPRE=BUS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
		INTBUS_ARB VALUE 0x02

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x0X
	INTBUS_ARB_GNT BIT[3:0]

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x00
	TIMEOUT_MANT BIT[7:4]
	TIMEOUT_EXP BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE PM8004.INT_BASE (level 1)
----------------------------------------------------------------------------------------
INT_BASE BASE 0x00000500 intaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.INT_BASE.INT (level 2)
----------------------------------------------------------------------------------------
int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_ SPRE=INT_ BPRE=INT_ ABPRE=INT_ FPRE=INT_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
	TYPE BIT[7:0]
		INTERRUPT VALUE 0x0A

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		PNP_INTERRUPT VALUE 0x01

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	CLK_REQ BIT[1]
		NO_CLOCK_REQ VALUE 0x0
		CLOCK_REQUESTED VALUE 0x1
	SEND_REQ BIT[0]
		NO_SEND_REQ VALUE 0x0
		SEND_REQUESTED VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
	INT_RESEND_ALL BIT[0]
		RESEND_ALL VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x80
	INTR_EN BIT[7]
		PERIPHERAL_DISABLED VALUE 0x0
		PERIPHERAL_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.SPMI_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_BASE BASE 0x00000600 spmiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.SPMI_BASE.SPMI (level 2)
----------------------------------------------------------------------------------------
spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_ SPRE=SPMI_ BPRE=SPMI_ ABPRE=SPMI_ FPRE=SPMI_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		SPMI VALUE 0x01

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
	ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
	ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
	ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
	ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
	ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
	BUFFER_STRENGTH BIT[1:0]
		LOW10PF VALUE 0x0
		MID20PF VALUE 0x1
		HIGH40PF VALUE 0x2
		VERYHIGH50PF VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8004.PON_BASE (level 1)
----------------------------------------------------------------------------------------
PON_BASE BASE 0x00000800 ponaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PON_BASE.PON (level 2)
----------------------------------------------------------------------------------------
pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_ SPRE=PON_ BPRE=PON_ ABPRE=PON_ FPRE=PON_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x02
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
	TYPE BIT[7:0]
		PON VALUE 0x01

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		LV_PON VALUE 0x01

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xXX
	DVDD_RB_OCCURRED BIT[7]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1
	XVDD_RB_OCCURRED BIT[6]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1
	REG_WRITE_ERROR BIT[5]
		NO_ERROR VALUE 0x0
		ERROR_OCCURRED VALUE 0x1
	REG_RESET_ERROR BIT[4]
		NO_ERROR VALUE 0x0
		ERROR_OCCURRED VALUE 0x1
	REG_SYNC_ERROR BIT[3]

PON_REASON1 ADDRESS 0x0008 R
PON_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	CBLPWR_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PON1 BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	USB_CHG BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	DC_CHG BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	RTC BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	SMPL BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	HARD_RESET BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x000A R
WARM_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON2 ADDRESS 0x000B R
WARM_RESET_REASON2 RESET_VALUE 0xX0
	TFT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x000C R
POFF_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

POFF_REASON2 ADDRESS 0x000D R
POFF_REASON2 RESET_VALUE 0xXX
	STAGE3 BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	OTST3 BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	UVLO BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	TFT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	CHARGER BIT[3]
		TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x000E R
SOFT_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON2 ADDRESS 0x000F R
SOFT_RESET_REASON2 RESET_VALUE 0xX0
	TFT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	K_R_BARK BIT[5]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_BARK BIT[4]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_ON BIT[1]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	K_R_BARK BIT[5]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_BARK BIT[4]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_BARK BIT[3]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	CBLPWR_ON BIT[2]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_ON BIT[1]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_ON BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
	S1_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
	S2_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
	WATCHDOG_PET BIT[0]
		PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SW_RESET_S2_CTL ADDRESS 0x0062 RW
SW_RESET_S2_CTL RESET_VALUE 0x00
	RESET_TYPE BIT[3:0]
		SOFT_RESET VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

SW_RESET_S2_CTL2 ADDRESS 0x0063 RW
SW_RESET_S2_CTL2 RESET_VALUE 0x00
	SW_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

SW_RESET_GO ADDRESS 0x0064 W
SW_RESET_GO RESET_VALUE 0x00
	SW_RESET_GO BIT[7:0]

OVERTEMP_RESET_CTL ADDRESS 0x0066 RW
OVERTEMP_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		RESERVED1 VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		RESERVED13 VALUE 0xD
		RESERVED14 VALUE 0xE
		RESERVED15 VALUE 0xF

OVERTEMP_RESET_CTL2 ADDRESS 0x0067 RW
OVERTEMP_RESET_CTL2 RESET_VALUE 0x80
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

TFT_RESET_CTL ADDRESS 0x006A RW
TFT_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		RESERVED1 VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		RESERVED13 VALUE 0xD
		RESERVED14 VALUE 0xE
		RESERVED15 VALUE 0xF

TFT_RESET_CTL2 ADDRESS 0x006B RW
TFT_RESET_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x06
	PON1_PD_EN BIT[3]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	CBLPWR_N_PU_EN BIT[2]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	KPDPWR_N_PU_EN BIT[1]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	RESIN_N_PU_EN BIT[0]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x00
	DEBOUNCE BIT[2:0]
		MS_15P6 VALUE 0x0
		MS_31P2 VALUE 0x1
		MS_62P5 VALUE 0x2
		MS_125 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		MS_1000 VALUE 0x6
		MS_2000 VALUE 0x7

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x06
	S3_TIMER BIT[2:0]
		IMMEDIATE VALUE 0x0
		SEC_2 VALUE 0x1
		SEC_4 VALUE 0x2
		SEC_8 VALUE 0x3
		SEC_16 VALUE 0x4
		SEC_32 VALUE 0x5
		SEC_64 VALUE 0x6
		SEC_128 VALUE 0x7

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0xFE
	KPDPWR_N BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CBLPWR_N BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PON1 BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	USB_CHG BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DC_CHG BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RTC BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	SMPL BIT[1]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

WATCHDOG_LOCK ADDRESS 0x0083 RW
WATCHDOG_LOCK RESET_VALUE 0x00
	PMIC_WD_LOCK BIT[7]
		WD_UNLOCKED VALUE 0x0
		WD_LOCKED VALUE 0x1

UVLO ADDRESS 0x0088 RW
UVLO RESET_VALUE 0x05
	UVLO_DLY BIT[2:0]
		IMMEDIATE VALUE 0x0
		MSEC_0P98 VALUE 0x1
		MSEC_1P95 VALUE 0x2
		MSEC_3P91 VALUE 0x3
		MSEC_7P81 VALUE 0x4
		MSEC_15P63 VALUE 0x5
		MSEC_31P25 VALUE 0x6
		MSEC_62P5 VALUE 0x7

AVDD_VPH ADDRESS 0x008A RW
AVDD_VPH RESET_VALUE 0x30
	AVDD_HPM_EN BIT[5]
		LPM VALUE 0x0
		HPM VALUE 0x1
	AVDD_REF_OVR BIT[4]
		AUTO VALUE 0x0
		FORCE_MINI_BG VALUE 0x1

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

PON1_INTERFACE ADDRESS 0x0090 RW
PON1_INTERFACE RESET_VALUE 0x00
	PON_OUT BIT[7]
		LOW VALUE 0x0
		HIGH VALUE 0x1

PBS_INTERFACE ADDRESS 0x0091 RW
PBS_INTERFACE RESET_VALUE 0x00
	ACK_NACK BIT[6]
		NACK VALUE 0x0
		ACK VALUE 0x1

FSM_CTL ADDRESS 0x0094 RW
FSM_CTL RESET_VALUE 0x00
	SEL_FSM BIT[3:0]

FSM_STATUS ADDRESS 0x0095 R
FSM_STATUS RESET_VALUE 0x0X
	FSM_STATE BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE PM8004.MISC_BASE (level 1)
----------------------------------------------------------------------------------------
MISC_BASE BASE 0x00000900 miscaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.MISC_BASE.MISC (level 2)
----------------------------------------------------------------------------------------
misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_ SPRE=MISC_ BPRE=MISC_ ABPRE=MISC_ FPRE=MISC_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]

TEST_CONNECT ADDRESS 0x0040 RW
TEST_CONNECT RESET_VALUE 0x00
	RFU BIT[3]
	ATEST_CONNECT BIT[2]
		ATEST_CONNECT_DISABLED VALUE 0x0
		ATEST_CONNECT_ENABLED VALUE 0x1
	DTEST_CONNECT_1 BIT[1]
		DTEST_CONNECT_H_TO_L_DISABLED VALUE 0x0
		DTEST_CONNECT_H_TO_L_ENABLED VALUE 0x1
	DTEST_CONNECT_0 BIT[0]
		DTEST_CONNECT_L_TO_H_DISABLED VALUE 0x0
		DTEST_CONNECT_H_TO_L_ENABLED VALUE 0x1

XVDD_DVDD_SRC_CTL ADDRESS 0x0042 RW
XVDD_DVDD_SRC_CTL RESET_VALUE 0x00
	XVDD_DVDD_SRC_CTRL BIT[1:0]
		DVDD_CONNECT_DISABLED VALUE 0x0
		DVDD_CONNECT_ENABLED VALUE 0x1

BUCK_CMN_CTL1 ADDRESS 0x0045 RW
BUCK_CMN_CTL1 RESET_VALUE 0x08
	BYPASS_IBG_DLY BIT[3]
		BYPASS_IBG_DLY_DISABLED VALUE 0x0
		BYPASS_IBG_DLY_ENABLED VALUE 0x1

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

PERPH_RESET_CTL2 ADDRESS 0x00D9 RW
PERPH_RESET_CTL2 RESET_VALUE 0x01
	FOLLOW_GLOBAL_SOFT_RB BIT[0]

PERPH_RESET_CTL3 ADDRESS 0x00DA RW
PERPH_RESET_CTL3 RESET_VALUE 0x0F
	FOLLOW_OTST2_RB BIT[3]
	FOLLOW_WARM_RB BIT[2]
	FOLLOW_SHUTDOWN1_RB BIT[1]
	FOLLOW_SHUTDOWN2_RB BIT[0]

PERPH_RESET_CTL4 ADDRESS 0x00DB RW
PERPH_RESET_CTL4 RESET_VALUE 0x00
	LOCAL_SOFT_RESET BIT[0]
		NORMAL_OPERATION VALUE 0x0
		SOFT_RESET_ASSERTED VALUE 0x1

TEST_ACCESS ADDRESS 0x00E0 RW
TEST_ACCESS RESET_VALUE 0x00
	TEST_ACCESS_EN BIT[7]
		TEST_ACCESS_DISABLED VALUE 0x0
		TEST_ACCESS_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.TEMP_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.TEMP_ALARM_BASE.TEMP_ALARM (level 2)
----------------------------------------------------------------------------------------
temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_ SPRE=TEMP_ALARM_ BPRE=TEMP_ALARM_ ABPRE=TEMP_ALARM_ FPRE=TEMP_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
	TYPE BIT[7:0]
		ALARM VALUE 0x09

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
		TEMP_ALARM VALUE 0x08

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	TEMP_ALARM_OK BIT[7]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_ENABLED VALUE 0x1
	ST3_SHUTDOWN_STS BIT[3]
		NO_EVENT VALUE 0x0
		ST3_EVENT_OCCURRED VALUE 0x1
	ST2_SHUTDOWN_STS BIT[2]
		NO_EVENT VALUE 0x0
		ST2_EVENT_OCCURRED VALUE 0x1
	TEMP_ALARM_FSM_STATE BIT[1:0]
		STAGE_0 VALUE 0x0
		STAGE_1 VALUE 0x1
		STAGE_2 VALUE 0x2
		STAGE_3 VALUE 0x3

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TEMP_ALARM_RT_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TEMP_ALARM_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TEMP_ALARM_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TEMP_ALARM_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TEMP_ALARM_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TEMP_ALARM_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TEMP_ALARM_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x01
	OVRD_ST3_EN BIT[7]
		NO_OVERRIDE VALUE 0x0
		OVERTEMP_SHUTDOWN_BLOCKED VALUE 0x1
	OVRD_ST2_EN BIT[6]
		NO_OVERRIDE VALUE 0x0
		OVERTEMP_SHUTDOWN_BLOCKED VALUE 0x1
	TEMP_THRESH_CNTRL BIT[1:0]
		THRESH_105C_125C_145C VALUE 0x0
		THRESH_110C_130C_150C VALUE 0x1
		THRESH_115C_135C_155C VALUE 0x2
		THRESH_120C_140C_160C VALUE 0x3

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
	ST3_SHUTDOWN_CLR BIT[7]
	ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
	TEMP_ALARM_EN BIT[7]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_FORCED_ON VALUE 0x1
	FOLLOW_TEMP_ALARM_HW_EN BIT[0]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_FOLLOWS_HW_EN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.MBG1_BASE (level 1)
----------------------------------------------------------------------------------------
MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.MBG1_BASE.MBG1 (level 2)
----------------------------------------------------------------------------------------
mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_ SPRE=MBG1_ BPRE=MBG1_ ABPRE=MBG1_ FPRE=MBG1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
	TYPE BIT[7:0]
		MBG VALUE 0x0E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MBG_OK BIT[7]
		MBG_NOT_OK VALUE 0x0
		MBG_OK VALUE 0x1
	NPM_TRUE BIT[1]
		MBG_LPM VALUE 0x0
		MBG_NPM VALUE 0x1

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0x91
	FORCE_NPM BIT[7]
		NO_FORCE_LPM VALUE 0x0
		FORCE_NPM VALUE 0x1
	NPM_FOLLOW_SLEEPB BIT[4]
		NO_FOLLOW VALUE 0x0
		FOLLOW_SLEEP_B VALUE 0x1
	FORCE_FASTVBG BIT[3]
		NORMAL_MODE VALUE 0x0
		FORCE_FAST_VBG VALUE 0x1
	FORCE_MBGCC_EN BIT[2]
		CC_DISABLED VALUE 0x0
		CC_ENABLED VALUE 0x1
	FORCE_IPTAT_EN BIT[1]
		NO_FORCE_IPTAT VALUE 0x0
		FORCE_IPTAT VALUE 0x1
	FORCE_IREF_EN BIT[0]
		NO_FORCE_IREF VALUE 0x0
		FORCE_IREF VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	MBG_EN BIT[7]
		MBG_DISABLED VALUE 0x0
		MBG_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.CLK_DIST_BASE (level 1)
----------------------------------------------------------------------------------------
CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.CLK_DIST_BASE.CLK_DIST (level 2)
----------------------------------------------------------------------------------------
clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_ SPRE=CLK_DIST_ BPRE=CLK_DIST_ ABPRE=CLK_DIST_ FPRE=CLK_DIST_

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CORE_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CORE_BASE.PBS_CORE (level 2)
----------------------------------------------------------------------------------------
pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_ SPRE=PBS_CORE_ BPRE=PBS_CORE_ ABPRE=PBS_CORE_ FPRE=PBS_CORE_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]

SEQ_STATUS0 ADDRESS 0x0008 R
SEQ_STATUS0 RESET_VALUE 0x00
	LAST_SEQ_COMP_STATUS BIT[5:4]
	LAST_SEQ_COMP BIT[3:0]

SEQ_STATUS3 ADDRESS 0x0009 R
SEQ_STATUS3 RESET_VALUE 0x00
	PBS_MODE_STATUS BIT[0]

SEQ_PC_STATUS0 ADDRESS 0x000A R
SEQ_PC_STATUS0 RESET_VALUE 0xXX
	PC_LSB BIT[7:0]

SEQ_PC_STATUS1 ADDRESS 0x000B R
SEQ_PC_STATUS1 RESET_VALUE 0xXX
	PC_MSB BIT[7:0]

SEQ_IR_STATUS0 ADDRESS 0x000C R
SEQ_IR_STATUS0 RESET_VALUE 0xXX
	IR_BYTE0 BIT[7:0]

SEQ_IR_STATUS1 ADDRESS 0x000D R
SEQ_IR_STATUS1 RESET_VALUE 0xXX
	IR_BYTE1 BIT[7:0]

SEQ_IR_STATUS2 ADDRESS 0x000E R
SEQ_IR_STATUS2 RESET_VALUE 0xXX
	IR_BYTE2 BIT[7:0]

SEQ_IR_STATUS3 ADDRESS 0x000F R
SEQ_IR_STATUS3 RESET_VALUE 0xXX
	IR_BYTE3 BIT[7:0]

MEM_INTF_CFG ADDRESS 0x0040 RW
MEM_INTF_CFG RESET_VALUE 0x00
	RIF_MEM_ACCESS_EN BIT[7]

MEM_INTF_CTL ADDRESS 0x0041 RW
MEM_INTF_CTL RESET_VALUE 0x00
	BURST BIT[7]
	WR_EN BIT[6]

MEM_INTF_ADDR_LSB ADDRESS 0x0042 RW
MEM_INTF_ADDR_LSB RESET_VALUE 0x00
	MEM_INTF_ADDR_LSB BIT[7:0]

MEM_INTF_ADDR_MSB ADDRESS 0x0043 RW
MEM_INTF_ADDR_MSB RESET_VALUE 0x00
	MEM_INTF_ADDR_MSB BIT[7:0]

MEM_INTF_WR_DATA0 ADDRESS 0x0048 RW
MEM_INTF_WR_DATA0 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_0 BIT[7:0]

MEM_INTF_WR_DATA1 ADDRESS 0x0049 RW
MEM_INTF_WR_DATA1 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_1 BIT[7:0]

MEM_INTF_WR_DATA2 ADDRESS 0x004A RW
MEM_INTF_WR_DATA2 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_2 BIT[7:0]

MEM_INTF_WR_DATA3 ADDRESS 0x004B RW
MEM_INTF_WR_DATA3 RESET_VALUE 0x00
	MEM_INTF_WR_DATA_3 BIT[7:0]

MEM_INTF_RD_DATA0 ADDRESS 0x004C R
MEM_INTF_RD_DATA0 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_0 BIT[7:0]

MEM_INTF_RD_DATA1 ADDRESS 0x004D R
MEM_INTF_RD_DATA1 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_1 BIT[7:0]

MEM_INTF_RD_DATA2 ADDRESS 0x004E R
MEM_INTF_RD_DATA2 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_2 BIT[7:0]

MEM_INTF_RD_DATA3 ADDRESS 0x004F R
MEM_INTF_RD_DATA3 RESET_VALUE 0xXX
	MEM_INTF_RD_DATA_3 BIT[7:0]

TRIG_START_ADDR_LSB_n(n):(0)-(15) ARRAY 0x00000050+0x4*n
TRIG_START_ADDR_LSB_0 ADDRESS 0x0050 RW
TRIG_START_ADDR_LSB_0 RESET_VALUE 0x00
	SEQ_ADDR_LSB BIT[7:0]

TRIG_START_ADDR_MSB_n(n):(0)-(15) ARRAY 0x00000051+0x4*n
TRIG_START_ADDR_MSB_0 ADDRESS 0x0051 RW
TRIG_START_ADDR_MSB_0 RESET_VALUE 0x00
	SEQ_ADDR_MSB BIT[7:0]

SEQ_STATUS1 ADDRESS 0x0090 R
SEQ_STATUS1 RESET_VALUE 0x00
	SEQ_IN_SERVICE BIT[7:4]
	LAST_SEQ_NORMAL BIT[3:0]

SEQ_STATUS2 ADDRESS 0x0091 R
SEQ_STATUS2 RESET_VALUE 0x00
	LAST_SEQ_ABORTED BIT[7:4]
	LAST_SEQ_ERROR BIT[3:0]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT0_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT0_BASE.PBS_CLIENT0 (level 2)
----------------------------------------------------------------------------------------
pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_ SPRE=PBS_CLIENT0_ BPRE=PBS_CLIENT0_ ABPRE=PBS_CLIENT0_ FPRE=PBS_CLIENT0_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT1_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT1_BASE.PBS_CLIENT1 (level 2)
----------------------------------------------------------------------------------------
pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_ SPRE=PBS_CLIENT1_ BPRE=PBS_CLIENT1_ ABPRE=PBS_CLIENT1_ FPRE=PBS_CLIENT1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT2_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT2_BASE BASE 0x00007300 pbs_client2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT2_BASE.PBS_CLIENT2 (level 2)
----------------------------------------------------------------------------------------
pbs_client2 MODULE OFFSET=PBS_CLIENT2_BASE+0x00000000 MAX=PBS_CLIENT2_BASE+0x000000FF APRE=PBS_CLIENT2_ SPRE=PBS_CLIENT2_ BPRE=PBS_CLIENT2_ ABPRE=PBS_CLIENT2_ FPRE=PBS_CLIENT2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT3_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT3_BASE BASE 0x00007400 pbs_client3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT3_BASE.PBS_CLIENT3 (level 2)
----------------------------------------------------------------------------------------
pbs_client3 MODULE OFFSET=PBS_CLIENT3_BASE+0x00000000 MAX=PBS_CLIENT3_BASE+0x000000FF APRE=PBS_CLIENT3_ SPRE=PBS_CLIENT3_ BPRE=PBS_CLIENT3_ ABPRE=PBS_CLIENT3_ FPRE=PBS_CLIENT3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT4_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT4_BASE BASE 0x00007500 pbs_client4addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT4_BASE.PBS_CLIENT4 (level 2)
----------------------------------------------------------------------------------------
pbs_client4 MODULE OFFSET=PBS_CLIENT4_BASE+0x00000000 MAX=PBS_CLIENT4_BASE+0x000000FF APRE=PBS_CLIENT4_ SPRE=PBS_CLIENT4_ BPRE=PBS_CLIENT4_ ABPRE=PBS_CLIENT4_ FPRE=PBS_CLIENT4_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x80
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT5_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT5_BASE BASE 0x00007600 pbs_client5addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT5_BASE.PBS_CLIENT5 (level 2)
----------------------------------------------------------------------------------------
pbs_client5 MODULE OFFSET=PBS_CLIENT5_BASE+0x00000000 MAX=PBS_CLIENT5_BASE+0x000000FF APRE=PBS_CLIENT5_ SPRE=PBS_CLIENT5_ BPRE=PBS_CLIENT5_ ABPRE=PBS_CLIENT5_ FPRE=PBS_CLIENT5_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT6_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT6_BASE BASE 0x00007700 pbs_client6addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT6_BASE.PBS_CLIENT6 (level 2)
----------------------------------------------------------------------------------------
pbs_client6 MODULE OFFSET=PBS_CLIENT6_BASE+0x00000000 MAX=PBS_CLIENT6_BASE+0x000000FF APRE=PBS_CLIENT6_ SPRE=PBS_CLIENT6_ BPRE=PBS_CLIENT6_ ABPRE=PBS_CLIENT6_ FPRE=PBS_CLIENT6_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.PBS_CLIENT7_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT7_BASE BASE 0x00007800 pbs_client7addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.PBS_CLIENT7_BASE.PBS_CLIENT7 (level 2)
----------------------------------------------------------------------------------------
pbs_client7 MODULE OFFSET=PBS_CLIENT7_BASE+0x00000000 MAX=PBS_CLIENT7_BASE+0x000000FF APRE=PBS_CLIENT7_ SPRE=PBS_CLIENT7_ BPRE=PBS_CLIENT7_ ABPRE=PBS_CLIENT7_ FPRE=PBS_CLIENT7_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x16
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

STATUS0 ADDRESS 0x0008 R
STATUS0 RESET_VALUE 0xX0
	TRIG_EN_STATUS BIT[7]
	HW_TRIG_EN_STATUS BIT[6]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x02
	SEQ_ENDED_RT_STS BIT[1]
	SEQ_ERROR_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SEQ_ENDED_TYPE BIT[1]
	SEQ_ERROR_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SEQ_ENDED_HIGH BIT[1]
	SEQ_ERROR_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SEQ_ENDED_LOW BIT[1]
	SEQ_ERROR_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_CLR BIT[1]
	SEQ_ERROR_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SEQ_ENDED_EN_SET BIT[1]
	SEQ_ERROR_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SEQ_ENDED_EN_CLR BIT[1]
	SEQ_ERROR_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SEQ_ENDED_LATCHED_STS BIT[1]
	SEQ_ERROR_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SEQ_ENDED_PENDING_STS BIT[1]
	SEQ_ERROR_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

TRIG_CFG ADDRESS 0x0040 RW
TRIG_CFG RESET_VALUE 0x00
	TRIGGER_RE_EN BIT[7]
	TRIGGER_FE_EN BIT[6]

TRIG_CTL ADDRESS 0x0042 W
TRIG_CTL RESET_VALUE 0x00
	SW_TRIGGER BIT[0]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	TRIGGER_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8004.MPP1_BASE (level 1)
----------------------------------------------------------------------------------------
MPP1_BASE BASE 0x0000A000 mpp1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.MPP1_BASE.MPP1 (level 2)
----------------------------------------------------------------------------------------
mpp1 MODULE OFFSET=MPP1_BASE+0x00000000 MAX=MPP1_BASE+0x000000FF APRE=MPP1_ SPRE=MPP1_ BPRE=MPP1_ ABPRE=MPP1_ FPRE=MPP1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
		MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
		MPP_4CH_SINK VALUE 0x03
		MPP_4CH_AOUT VALUE 0x05
		MPP_4CH_AOUT_SINK VALUE 0x07
		MPP_8CH_SINK VALUE 0x0B
		MPP_8CH_AOUT VALUE 0x0D
		MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8004.MPP2_BASE (level 1)
----------------------------------------------------------------------------------------
MPP2_BASE BASE 0x0000A100 mpp2addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.MPP2_BASE.MPP2 (level 2)
----------------------------------------------------------------------------------------
mpp2 MODULE OFFSET=MPP2_BASE+0x00000000 MAX=MPP2_BASE+0x000000FF APRE=MPP2_ SPRE=MPP2_ BPRE=MPP2_ ABPRE=MPP2_ FPRE=MPP2_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
		MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		MPP_4CH_SINK VALUE 0x03
		MPP_4CH_AOUT VALUE 0x05
		MPP_4CH_AOUT_SINK VALUE 0x07
		MPP_8CH_SINK VALUE 0x0B
		MPP_8CH_AOUT VALUE 0x0D
		MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8004.MPP3_BASE (level 1)
----------------------------------------------------------------------------------------
MPP3_BASE BASE 0x0000A200 mpp3addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.MPP3_BASE.MPP3 (level 2)
----------------------------------------------------------------------------------------
mpp3 MODULE OFFSET=MPP3_BASE+0x00000000 MAX=MPP3_BASE+0x000000FF APRE=MPP3_ SPRE=MPP3_ BPRE=MPP3_ ABPRE=MPP3_ FPRE=MPP3_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
		MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
		MPP_4CH_SINK VALUE 0x03
		MPP_4CH_AOUT VALUE 0x05
		MPP_4CH_AOUT_SINK VALUE 0x07
		MPP_8CH_SINK VALUE 0x0B
		MPP_8CH_AOUT VALUE 0x0D
		MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8004.MPP4_BASE (level 1)
----------------------------------------------------------------------------------------
MPP4_BASE BASE 0x0000A300 mpp4addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.MPP4_BASE.MPP4 (level 2)
----------------------------------------------------------------------------------------
mpp4 MODULE OFFSET=MPP4_BASE+0x00000000 MAX=MPP4_BASE+0x000000FF APRE=MPP4_ SPRE=MPP4_ BPRE=MPP4_ ABPRE=MPP4_ FPRE=MPP4_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x11
	TYPE BIT[7:0]
		MPP VALUE 0x11

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		MPP_4CH_SINK VALUE 0x03
		MPP_4CH_AOUT VALUE 0x05
		MPP_4CH_AOUT_SINK VALUE 0x07
		MPP_8CH_SINK VALUE 0x0B
		MPP_8CH_AOUT VALUE 0x0D
		MPP_8CH_AOUT_SINK VALUE 0x0F

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	MPP_OK BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1
	MPP_VAL BIT[0]
		MPP_INPUT_LOW VALUE 0x0
		MPP_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	MPP_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	MPP_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	MPP_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	MPP_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	MPP_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	MPP_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	MPP_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	MPP_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	MPP_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[6:4]
		DIGITAL_INPUT VALUE 0x0
		DIGITAL_OUTPUT VALUE 0x1
		DIGITAL_IN_AND_OUT VALUE 0x2
		BIDIRECTIONAL VALUE 0x3
		ANALOG_INPUT VALUE 0x4
		ANALOG_OUTPUT VALUE 0x5
		CURRENT_SINK VALUE 0x6
		RESERVED VALUE 0x7
	EN_AND_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		HIGH VALUE 0x1
		PAIRED_MPP VALUE 0x2
		NOT_PAIRED_MPP VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7
		DTEST1 VALUE 0x8
		NOT_DTEST1 VALUE 0x9
		DTEST2 VALUE 0xA
		NOT_DTEST2 VALUE 0xB
		DTEST3 VALUE 0xC
		NOT_DTEST3 VALUE 0xD
		DTEST4 VALUE 0xE
		NOT_DTEST4 VALUE 0xF

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		VIN2 VALUE 0x2
		VIN3 VALUE 0x3

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x00
	PULLUP_SEL BIT[2:0]
		R600OHM VALUE 0x0
		OPEN VALUE 0x1
		R10KOHM VALUE 0x2
		R30KOHM VALUE 0x3

DIG_IN_CTL ADDRESS 0x0043 RW
DIG_IN_CTL RESET_VALUE 0x00
	DTEST4 BIT[3]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST3 BIT[2]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST2 BIT[1]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST1 BIT[0]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		MPP_DISABLED VALUE 0x0
		MPP_ENABLED VALUE 0x1

ANA_OUT_CTL ADDRESS 0x0048 RW
ANA_OUT_CTL RESET_VALUE 0x00
	REF_SEL BIT[2:0]
		VREF_1V25 VALUE 0x0
		VREF_0V625 VALUE 0x1
		VREF_0V3125 VALUE 0x2
		PAIRED_MPP VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

ANA_IN_CTL ADDRESS 0x004A RW
ANA_IN_CTL RESET_VALUE 0x00
	ROUTE_SEL BIT[2:0]
		HKADC5 VALUE 0x0
		HKADC6 VALUE 0x1
		HKADC7 VALUE 0x2
		HKADC8 VALUE 0x3
		ATEST1 VALUE 0x4
		ATEST2 VALUE 0x5
		ATEST3 VALUE 0x6
		ATEST4 VALUE 0x7

SINK_CTL ADDRESS 0x004C RW
SINK_CTL RESET_VALUE 0x00
	CURRENT_SEL BIT[2:0]
		CURRENT_5MA VALUE 0x0
		CURRENT_10MA VALUE 0x1
		CURRENT_15MA VALUE 0x2
		CURRENT_20MA VALUE 0x3
		CURRENT_25MA VALUE 0x4
		CURRENT_30MA VALUE 0x5
		CURRENT_35MA VALUE 0x6
		CURRENT_40MA VALUE 0x7

----------------------------------------------------------------------------------------
-- BASE PM8004.TRIM_BASE (level 1)
----------------------------------------------------------------------------------------
TRIM_BASE BASE 0x0000FE00 trimaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.TRIM_BASE.TRIM (level 2)
----------------------------------------------------------------------------------------
trim MODULE OFFSET=TRIM_BASE+0x00000000 MAX=TRIM_BASE+0x000000FF APRE=TRIM_ SPRE=TRIM_ BPRE=TRIM_ ABPRE=TRIM_ FPRE=TRIM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0C
	TYPE BIT[7:0]
		TRIM VALUE 0x0C

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		TRIM VALUE 0x01

TRIM_REG_INIT_STATUS ADDRESS 0x0008 R
TRIM_REG_INIT_STATUS RESET_VALUE 0xXX
	TRIM_OTP_NOT_PROG BIT[4]
		OTP_PROGRAMMED VALUE 0x0
		OTP_NOT_PROGRAMMED VALUE 0x1
	SW_TRIM_REG_INIT_EXEC BIT[3]
		TRIM_NOT_RUN VALUE 0x0
		TRIM_COMPLETED VALUE 0x1
	SW_TRIM_REG_INIT_ON BIT[2]
		TRIM_IDLE VALUE 0x0
		TRIM_ACTIVE VALUE 0x1
	HW_TRIM_REG_INIT_EXEC BIT[1]
		TRIM_NOT_RUN VALUE 0x0
		TRIM_COMPLETED VALUE 0x1
	HW_TRIM_REG_INIT_ON BIT[0]
		TRIM_IDLE VALUE 0x0
		TRIM_ACTIVE VALUE 0x1

OTP_PROG_STATUS ADDRESS 0x0009 R
OTP_PROG_STATUS RESET_VALUE 0x0X
	TRIM_OTP_ALREADY_PROG BIT[2]
		NO_ERROR VALUE 0x0
		DOUBLE_PROGRAMMING_DETECTED VALUE 0x1
	OTP_PROG_EXEC BIT[1]
		PROGRAMMING_NOT_RUN VALUE 0x0
		PROGRAMMING_COMPLETED VALUE 0x1
	TRIM_OTP_PROG_ON BIT[0]
		PROGRAMMING_IDLE VALUE 0x0
		PROGRAMMING_ACTIVE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.BCLK_GEN_MAIN_BASE (level 1)
----------------------------------------------------------------------------------------
BCLK_GEN_MAIN_BASE BASE 0x00011000 bclk_gen_mainaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.BCLK_GEN_MAIN_BASE.BCLK_GEN_MAIN (level 2)
----------------------------------------------------------------------------------------
bclk_gen_main MODULE OFFSET=BCLK_GEN_MAIN_BASE+0x00000000 MAX=BCLK_GEN_MAIN_BASE+0x000000FF APRE=BCLK_GEN_MAIN_ SPRE=BCLK_GEN_MAIN_ BPRE=BCLK_GEN_MAIN_ ABPRE=BCLK_GEN_MAIN_ FPRE=BCLK_GEN_MAIN_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8004.S1_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S1_CTRL_BASE.S1_CTRL (level 2)
----------------------------------------------------------------------------------------
s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_ SPRE=S1_CTRL_ BPRE=S1_CTRL_ ABPRE=S1_CTRL_ FPRE=S1_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x03
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x03
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x08
	SUBTYPE BIT[7:0]
		GENERAL_PURPOSE_CONTROLLER VALUE 0x08

STATUS ADDRESS 0x0008 R
STATUS RESET_VALUE 0xXX
	VREG_OK BIT[7]
		VREG_OK_FALSE VALUE 0x0
		VREG_OK_TRUE VALUE 0x1
	ILS BIT[5]
		ILEGAL_LIMIT_STOP_FALSE VALUE 0x0
		ILEGAL_LIMIT_STOP_TRUE VALUE 0x1
	UL_VOLTAGE BIT[4]
		UL_INT_FALSE VALUE 0x0
		UL_INT_TRUE VALUE 0x1
	LL_VOLTAGE BIT[3]
		LL_INT_FALSE VALUE 0x0
		LL_INT_TRUE VALUE 0x1
	PS_TRUE BIT[2]
		PS_FALSE VALUE 0x0
		PS_TRUE VALUE 0x1
	NPM_TRUE BIT[1]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	STEPPER_DONE BIT[0]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERR_INT BIT[1]
		LIMIT_ERR_INT_FALSE VALUE 0x0
		LIMIT_ERR_INT_TRUE VALUE 0x1
	VREG_OK_INT BIT[0]
		VREG_OK_INT_FALSE VALUE 0x0
		VREG_OK_INT_TRUE VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	RANGE BIT[0]
		RANGE_HV_FALSE VALUE 0x0
		RANGE_HV_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x34
	V_SET BIT[6:0]

PFM_CTL ADDRESS 0x0044 RW
PFM_CTL RESET_VALUE 0x85
	PFM_VOLT_CTL BIT[7]
		PFM_VOLT_BOOST VALUE 0x0
	PFM_IBOOST BIT[6]
		PFM_IBOOST_FALSE VALUE 0x0
		PFM_IBOOST_TRUE VALUE 0x1
	PFM_TYPE_I BIT[5]
		PFM_ADVANCED VALUE 0x0
		PFM_LEGACY VALUE 0x1
	PFM_COMP_HYST BIT[4]
		PFM_HYST_3MV VALUE 0x0
		PFM_HYST_6MV VALUE 0x1
	PFM_COMP_PLS_FLTR BIT[3]
		PFM_COMP_PLS_FLTR_100NS VALUE 0x0
		PFM_COMP_PLS_FLTR_250NS VALUE 0x1
	PFM_IPLIM_CTRL BIT[2]
		PFM_IPLIM_CTRL_FALSE VALUE 0x0
		PFM_IPLIM_CTRL_TRUE VALUE 0x1
	PFM_IPLIM_DLY BIT[1:0]
		PFM_IPLIM_CTRL_75NS VALUE 0x0
		PFM_IPLIMI_CTRL_150NS VALUE 0x1
		PFM_IPLIM_CTRL_300NS VALUE 0x2
		PFM_IPLIM_CTRL_600NS VALUE 0x3

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	PWM BIT[7]
		PWM_NO_FORCE VALUE 0x0
		PWM_FORCE VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_FALSE VALUE 0x0
		AUTO_TRUE VALUE 0x1
	FOLLOW_PMIC_AWAKE BIT[4]
		FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	FOLLOW_HWEN3 BIT[3]
		FOLLOW_HWEN3_FALSE VALUE 0x0
		FOLLOW_HWEN3_TRUE VALUE 0x1
	FOLLOW_HWEN2 BIT[2]
		FOLLOW_HWEN2_FALSE VALUE 0x0
		FOLLOW_HWEN2_TRUE VALUE 0x1
	FOLLOW_HWEN1 BIT[1]
		FOLLOW_HWEN1_FALSE VALUE 0x0
		FOLLOW_HWEN1_TRUE VALUE 0x1
	FOLLOW_HWEN0 BIT[0]
		FOLLOW_HWEN0_FALSE VALUE 0x0
		FOLLOW_HWEN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		BUCK_ENABLE_FALSE VALUE 0x0
		BUCK_ENABLE_TRUE VALUE 0x1
	FOLLOW_HWEN3 BIT[3]
		FOLLOW_HWEN3_FALSE VALUE 0x0
		FOLLOW_HWEN3_TRUE VALUE 0x1
	FOLLOW_HWEN2 BIT[2]
		FOLLOW_HWEN2_FALSE VALUE 0x0
		FOLLOW_HWEN2_TRUE VALUE 0x1
	FOLLOW_HWEN1 BIT[1]
		FOLLOW_HWEN1_FALSE VALUE 0x0
		FOLLOW_HWEN1_TRUE VALUE 0x1
	FOLLOW_HWEN0 BIT[0]
		FOLLOW_HWEN0_FALSE VALUE 0x0
		FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PD_EN BIT[7]
		PD_ENABLE_FALSE VALUE 0x0
		PD_ENABLE_TRUE VALUE 0x1

COMP_CAP_CTL ADDRESS 0x0051 RW
COMP_CAP_CTL RESET_VALUE 0x03
	POLE2_CTRL BIT[2]
		CP_CAP_0PF VALUE 0x0
		CP_CAP_1PF VALUE 0x1
	CZ_CTRL BIT[1:0]
		CZ_CAP_30PF VALUE 0x0
		CZ_CAP_40PF VALUE 0x1
		CZ_CAP_50PF VALUE 0x2
		CZ_CAP_60PF VALUE 0x3

GM_CTL ADDRESS 0x0052 RW
GM_CTL RESET_VALUE 0x09
	GM_CTL BIT[3:0]
		GM_CTL_336P9_UAPV VALUE 0x0
		GM_CTL_306P5_UAPV VALUE 0x1
		GM_CTL_276P2_UAPV VALUE 0x2
		GM_CTL_245P7_UAPV VALUE 0x3
		GM_CTL_216P5_UAPV VALUE 0x4
		GM_CTL_185P9_UAPV VALUE 0x5
		GM_CTL_155P3_UAPV VALUE 0x6
		GM_CTL_124P5_UAPV VALUE 0x7
		GM_CTL_438P2_UAPV VALUE 0x8
		GM_CTL_97P9_UAPV VALUE 0x9
		GM_CTL_54P9_UAPV VALUE 0xA
		GM_CTL_38P3_UAPV VALUE 0xB
		GM_CTL_29P2_UAPV VALUE 0xC
		GM_CTL_23P7_UAPV VALUE 0xD
		GM_CTL_20_UAPV VALUE 0xE
		GM_CTL_17P2_UAPV VALUE 0xF

RZ_CTL ADDRESS 0x0053 RW
RZ_CTL RESET_VALUE 0x05
	RZ_CTL BIT[3:0]
		RZ_CTL_25K VALUE 0x0
		RZ_CTL_50K VALUE 0x1
		RZ_CTL_75K VALUE 0x2
		RZ_CTL_100K VALUE 0x3
		RZ_CTL_125K VALUE 0x4
		RZ_CTL_150K VALUE 0x5
		RZ_CTL_175K VALUE 0x6
		RZ_CTL_200K VALUE 0x7
		RZ_CTL_225K VALUE 0x8
		RZ_CTL_250K VALUE 0x9
		RZ_CTL_275K VALUE 0xA
		RZ_CTL_300K VALUE 0xB
		RZ_CTL_325K VALUE 0xC
		RZ_CTL_350K VALUE 0xD
		RZ_CTL_375K VALUE 0xE
		RZ_CTL_400K VALUE 0xF

ISNS_CTRL ADDRESS 0x0055 RW
ISNS_CTRL RESET_VALUE 0x00
	SA_COMP_CAP BIT[1]
		SA_COMP_CAP_100FF VALUE 0x0
		SA_COMP_CAP_200FF VALUE 0x1
	ISNS_RES_IOS BIT[0]
		ISNS_RES_IOS_8KOHMS_24UA VALUE 0x0
		ISNS_RES_IOS_16KOHMS_12UA VALUE 0x1

SAW_CTL ADDRESS 0x0056 RW
SAW_CTL RESET_VALUE 0x0A
	CURRENT_CTRL BIT[3]
		SAW_CURRENT_CTRL_1UA VALUE 0x0
		SAW_CURRENT_CTRL_2UA VALUE 0x1
	NSAW_CTRL BIT[2:0]
		NSAW_CTRL_4X VALUE 0x0
		NSAW_CTRL_8X VALUE 0x1
		NSAW_CTRL_12X VALUE 0x2
		NSAW_CTRL_16X VALUE 0x3
		NSAW_CTRL_20X VALUE 0x4
		NSAW_CTRL_24X VALUE 0x5
		NSAW_CTRL_28X VALUE 0x6
		NSAW_CTRL_32X VALUE 0x7

DMAX_CTL ADDRESS 0x0058 RW
DMAX_CTL RESET_VALUE 0x80
	DMAX_EN BIT[7]
		DMAX_EN_FALSE VALUE 0x0
		DMAX_EN_TRUE VALUE 0x1
	DMAX_TIME_SEL BIT[0]
		DMAX_TIME_SEL_20NS VALUE 0x0
		DMAX_TIME_SEL_10NS VALUE 0x1

PULSE_SKIP_CTL ADDRESS 0x0059 RW
PULSE_SKIP_CTL RESET_VALUE 0x85
	PS_EN BIT[7]
		PS_EN_FALSE VALUE 0x0
		PS_EN_TRUE VALUE 0x1
	PS_TIME_HYST BIT[3:2]
		PS_TIME_HYST_2CYCLE VALUE 0x0
		PS_TIME_HYST_4CYCLE VALUE 0x1
		PS_TIME_HYST_8CYCLE VALUE 0x2
		PS_TIME_HYST_16CYLE VALUE 0x3
	PSKIP_EXIT_SEL BIT[1]
		PSKIP_EXIT_SEL_ERR_AMP VALUE 0x0
		PSKIP_EXIT_VDIP_COMP VALUE 0x1
	PS_METHOD BIT[0]
		PS_METHOD_ILOAD VALUE 0x0
		PS_METHOD_ERR_AMP VALUE 0x1

PULSE_SKIP_THRES ADDRESS 0x005A RW
PULSE_SKIP_THRES RESET_VALUE 0x36
	PS_VRST BIT[6:3]
		PS_VRST_150MV VALUE 0x0
		PS_VRST_200MV VALUE 0x1
		PS_VRST_250MV VALUE 0x2
		PS_VRST_275MV VALUE 0x3
		PS_VRST_300MV VALUE 0x4
		PS_VRST_325MV VALUE 0x5
		PS_VRST_350MV VALUE 0x6
		PS_VRST_375MV VALUE 0x7
		PS_VRST_400MV VALUE 0x8
		PS_VRST_450MV VALUE 0x9
		PS_VRST_500MV VALUE 0xA
		PS_VRST_550MV VALUE 0xB
		PS_VRST_600MV VALUE 0xC
		PS_VRST_700MV VALUE 0xD
		PS_VRST_800MV VALUE 0xE
		PS_VRST_850MV VALUE 0xF
	PS_VSET BIT[2:0]
		PS_VSET_VRSET_450MV_ILOAD_THRESH_25MA VALUE 0x0
		PS_VSET_VRSET_475MV_ILOAD_THRESH_37P5MA VALUE 0x1
		PS_VSET_VRSET_500MV_ILOAD_THRESH_50MA VALUE 0x2
		PS_VSET_VRSET_525MV_ILOAD_THRESH_62P5MA VALUE 0x3
		PS_VSET_VRSET_550MV_ILOAD_THRESH_75MA VALUE 0x4
		PS_VSET_VRSET_575MV_ILOAD_THRESH_87P5MA VALUE 0x5
		PS_VSET_VRSET_600MV_ILOAD_THRESH_100MA VALUE 0x6
		PS_VSET_VRSET_625MV_ILOAD_THRESH_112P5MA VALUE 0x7

AUTO_MODE_CTL ADDRESS 0x005B RW
AUTO_MODE_CTL RESET_VALUE 0x0C
	PWM_PFM_SEL BIT[4]
		PWM_PFM_SEL_PS_COMP VALUE 0x0
		PWM_PFM_SEL_INZERO VALUE 0x1
	PFM_PWM_SEL BIT[3:2]
		PFM_PWM_SEL_RESERVED VALUE 0x0
		PFM_PWM_SEL_VDIP_COMP VALUE 0x1
		PFM_PWM_SEL_IPLIM_CNTR VALUE 0x2
		PFM_PWM_SEL_VDIP_COMP_OR_IPLIM_CNTR VALUE 0x3
	MODE_SEL_DLY BIT[1:0]
		MODE_SEL_DLY_4CYCLES VALUE 0x0
		MODE_SEL_DLY_8CYCLES VALUE 0x1
		MODE_SEL_DLY_16CYCLES VALUE 0x2
		MODE_SEL_DLY_16CYCLES_ALSO VALUE 0x3

INZERO_COUNT_CTL ADDRESS 0x005C RW
INZERO_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
		WINDOW_WIDTH_1_COUNT VALUE 0x0
		WINDOW_WIDTH_2_COUNT VALUE 0x1
		WINDOW_WIDTH_4_COUNT VALUE 0x2
		WINDOW_WIDTH_8_COUNT VALUE 0x3
		WINDOW_WIDTH_16_COUNT VALUE 0x4
		WINDOW_WIDTH_32_COUNT VALUE 0x5
		WINDOW_WIDTH_64_COUNT VALUE 0x6
		WINDOW_WIDTH_128_COUNT VALUE 0x7
	THRESHOLD BIT[4:0]
		THRESHOLD_1_COUNT VALUE 0x00
		THRESHOLD_2_COUNT VALUE 0x01
		THRESHOLD_3_COUNT VALUE 0x02
		THRESHOLD_4_COUNT VALUE 0x03
		THRESHOLD_5_COUNT VALUE 0x04
		THRESHOLD_6_COUNT VALUE 0x05
		THRESHOLD_7_COUNT VALUE 0x06
		THRESHOLD_8_COUNT VALUE 0x07
		THRESHOLD_9_COUNT VALUE 0x08
		THRESHOLD_10_COUNT VALUE 0x09
		THRESHOLD_11_COUNT VALUE 0x0A
		THRESHOLD_12_COUNT VALUE 0x0B
		THRESHOLD_13_COUNT VALUE 0x0C
		THRESHOLD_14_COUNT VALUE 0x0D
		THRESHOLD_15_COUNT VALUE 0x0E
		THRESHOLD_16_COUNT VALUE 0x0F
		THRESHOLD_17_COUNT VALUE 0x10
		THRESHOLD_18_COUNT VALUE 0x11
		THRESHOLD_19_COUNT VALUE 0x12
		THRESHOLD_20_COUNT VALUE 0x13
		THRESHOLD_21_COUNT VALUE 0x14
		THRESHOLD_22_COUNT VALUE 0x15
		THRESHOLD_23_COUNT VALUE 0x16
		THRESHOLD_24_COUNT VALUE 0x17
		THRESHOLD_25_COUNT VALUE 0x18
		THRESHOLD_26_COUNT VALUE 0x19
		THRESHOLD_27_COUNT VALUE 0x1A
		THRESHOLD_28_COUNT VALUE 0x1B
		THRESHOLD_29_COUNT VALUE 0x1C
		THRESHOLD_30_COUNT VALUE 0x1D
		THRESHOLD_31_COUNT VALUE 0x1E
		THRESHOLD_32_COUNT VALUE 0x1F

PFM_COUNT_CTL ADDRESS 0x005D RW
PFM_COUNT_CTL RESET_VALUE 0xA8
	WINDOW_WIDTH BIT[7:5]
		WINDOW_WIDTH_1_COUNT VALUE 0x0
		WINDOW_WIDTH_2_COUNT VALUE 0x1
		WINDOW_WIDTH_4_COUNT VALUE 0x2
		WINDOW_WIDTH_8_COUNT VALUE 0x3
		WINDOW_WIDTH_16_COUNT VALUE 0x4
		WINDOW_WIDTH_32_COUNT VALUE 0x5
		WINDOW_WIDTH_64_COUNT VALUE 0x6
		WINDOW_WIDTH_128_COUNT VALUE 0x7
	THRESHOLD BIT[4:0]
		THRESHOLD_1_COUNT VALUE 0x00
		THRESHOLD_2_COUNT VALUE 0x01
		THRESHOLD_3_COUNT VALUE 0x02
		THRESHOLD_4_COUNT VALUE 0x03
		THRESHOLD_5_COUNT VALUE 0x04
		THRESHOLD_6_COUNT VALUE 0x05
		THRESHOLD_7_COUNT VALUE 0x06
		THRESHOLD_8_COUNT VALUE 0x07
		THRESHOLD_9_COUNT VALUE 0x08
		THRESHOLD_10_COUNT VALUE 0x09
		THRESHOLD_11_COUNT VALUE 0x0A
		THRESHOLD_12_COUNT VALUE 0x0B
		THRESHOLD_13_COUNT VALUE 0x0C
		THRESHOLD_14_COUNT VALUE 0x0D
		THRESHOLD_15_COUNT VALUE 0x0E
		THRESHOLD_16_COUNT VALUE 0x0F
		THRESHOLD_17_COUNT VALUE 0x10
		THRESHOLD_18_COUNT VALUE 0x11
		THRESHOLD_19_COUNT VALUE 0x12
		THRESHOLD_20_COUNT VALUE 0x13
		THRESHOLD_21_COUNT VALUE 0x14
		THRESHOLD_22_COUNT VALUE 0x15
		THRESHOLD_23_COUNT VALUE 0x16
		THRESHOLD_24_COUNT VALUE 0x17
		THRESHOLD_25_COUNT VALUE 0x18
		THRESHOLD_26_COUNT VALUE 0x19
		THRESHOLD_27_COUNT VALUE 0x1A
		THRESHOLD_28_COUNT VALUE 0x1B
		THRESHOLD_29_COUNT VALUE 0x1C
		THRESHOLD_30_COUNT VALUE 0x1D
		THRESHOLD_31_COUNT VALUE 0x1E
		THRESHOLD_32_COUNT VALUE 0x1F

PS_VGA_CTL ADDRESS 0x005E RW
PS_VGA_CTL RESET_VALUE 0x03
	VGA_GAIN BIT[3:0]
		VGA_GAIN_76 VALUE 0x0
		VGA_GAIN_51 VALUE 0x1
		VGA_GAIN_38P5 VALUE 0x2
		VGA_GAIN_31 VALUE 0x3
		VGA_GAIN_26 VALUE 0x4
		VGA_GAIN_22P4 VALUE 0x5
		VGA_GAIN_19P75 VALUE 0x6
		VGA_GAIN_17P66 VALUE 0x7
		VGA_GAIN_16 VALUE 0x8
		VGA_GAIN_14P64 VALUE 0x9
		VGA_GAIN_13P5 VALUE 0xA
		VGA_GAIN_12P54 VALUE 0xB
		VGA_GAIN_11P71 VALUE 0xC
		VGA_GAIN_11 VALUE 0xD
		VGA_GAIN_10P38 VALUE 0xE
		VGA_GAIN_9P82 VALUE 0xF

STEPPER_SS_CTL ADDRESS 0x0060 RW
STEPPER_SS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
		STEPPER_EN_FALSE VALUE 0x0
		STEPPER_EN_TRUE VALUE 0x1
	STEP BIT[4:3]
		STEP_1_LSB VALUE 0x0
		STEP_2_LSB VALUE 0x1
		STEP_4_LSB VALUE 0x2
		STEP_8_LSB VALUE 0x3
	DELAY BIT[2:0]
		DELAY_20_CLK_CYCLES VALUE 0x0
		DELAY_40_CLK_CYCLES VALUE 0x1
		DELAY_80_CLK_CYCLES VALUE 0x2
		DELAY_160_CLK_CYCLES VALUE 0x3
		DELAY_320_CLK_CYCLES VALUE 0x4
		DELAY_640_CLK_CYLES VALUE 0x5
		DELAY_1280_CLK_CYCLES VALUE 0x6
		DELAY_2560_CLK_CYCLES VALUE 0x7

STEPPER_VS_CTL ADDRESS 0x0061 RW
STEPPER_VS_CTL RESET_VALUE 0x85
	STEPPER_EN BIT[7]
		STEPPER_EN_FALSE VALUE 0x0
		STEPPER_EN_TRUE VALUE 0x1
	STEP BIT[4:3]
		STEP_1_LSB VALUE 0x0
		STEP_2_LSB VALUE 0x1
		STEP_4_LSB VALUE 0x2
		STEP_8_LSB VALUE 0x3
	DELAY BIT[2:0]
		DELAY_20_CLK_CYCLES VALUE 0x0
		DELAY_40_CLK_CYCLES VALUE 0x1
		DELAY_80_CLK_CYCLES VALUE 0x2
		DELAY_160_CLK_CYCLES VALUE 0x3
		DELAY_320_CLK_CYCLES VALUE 0x4
		DELAY_640_CLK_CYLES VALUE 0x5
		DELAY_1280_CLK_CYCLES VALUE 0x6
		DELAY_2560_CLK_CYCLES VALUE 0x7

FT_CTL ADDRESS 0x0062 RW
FT_CTL RESET_VALUE 0x00
	FT_EN BIT[7]
		FT_EN_FALSE VALUE 0x0
		FT_EN_TRUE VALUE 0x1
	GM_BOOST BIT[6]
		GM_BOOST_FALSE VALUE 0x0
		GM_BOOST_TRUE VALUE 0x1
	NL_DEAD_ZONE BIT[5:3]
		NL_DEAD_ZONE_0A VALUE 0x0
		NL_DEAD_ZONE_0P125A VALUE 0x1
		NL_DEAD_ZONE_0P25A VALUE 0x2
		NL_DEAD_ZONE_0P375A VALUE 0x3
		NL_DEAD_ZONE_0P5A VALUE 0x4
		NL_DEAD_ZONE_0P625A VALUE 0x5
		NL_DEAD_ZONE_0P75A VALUE 0x6
		NL_DEAD_ZONE_0P875A VALUE 0x7
	NL_CUR_CTL BIT[2:0]
		NL_CUR_CTL_0A VALUE 0x0
		NL_CUR_CTL_0P125A VALUE 0x1
		NL_CUR_CTL_0P25A VALUE 0x2
		NL_CUR_CTL_0P375A VALUE 0x3
		NL_CUR_CTL_0P5A VALUE 0x4
		NL_CUR_CTL_0P625A VALUE 0x5
		NL_CUR_CTL_0P75A VALUE 0x6
		NL_CUR_CTL_0P875A VALUE 0x7

QMODE_SHADOW ADDRESS 0x0063 RW
QMODE_SHADOW RESET_VALUE 0x10
	FOLLOW_QM BIT[5]
		FOLLOW_QM_FALSE VALUE 0x0
		FOLLOW_QM_TRUE VALUE 0x1
	QMODE_PS_METHOD BIT[4]
		QMODE_PS_METHOD_ILOAD VALUE 0x0
		QMODE_PS_METHOD_ERRAMP VALUE 0x1
	QMODE_PS_VRST BIT[3:0]
		QMODE_PS_VRST_150MV VALUE 0x0
		QMODE_PS_VRST_200MV VALUE 0x1
		QMODE_PS_VRST_250MV VALUE 0x2
		QMODE_PS_VRST_275MV VALUE 0x3
		QMODE_PS_VRST_300MV VALUE 0x4
		QMODE_PS_VRST_325MV VALUE 0x5
		QMODE_PS_VRST_350MV VALUE 0x6
		QMODE_PS_VRST_375MV VALUE 0x7
		QMODE_PS_VRST_400MV VALUE 0x8
		QMODE_PS_VRST_450MV VALUE 0x9
		QMODE_PS_VRST_500MV VALUE 0xA
		QMODE_PS_VRST_550MV VALUE 0xB
		QMODE_PS_VRST_600MV VALUE 0xC
		QMODE_PS_VRST_700MV VALUE 0xD
		QMODE_PS_VRST_800MV VALUE 0xE
		QMODE_PS_VRST_850MV VALUE 0xF

UL_LL_CTRL ADDRESS 0x0068 RW
UL_LL_CTRL RESET_VALUE 0x00
	UL_INT_EN BIT[7]
		UL_INT_EN_FALSE VALUE 0x0
		UL_INT_EN_TRUE VALUE 0x1
	LL_INT_EN BIT[6]
		LL_INT_EN_FALSE VALUE 0x0
		LL_INT_EN_TRUE VALUE 0x1

UL_VOLTAGE ADDRESS 0x0069 RW
UL_VOLTAGE RESET_VALUE 0x7F
	V_SET BIT[6:0]

LL_VOLTAGE ADDRESS 0x006B RW
LL_VOLTAGE RESET_VALUE 0x00
	V_SET BIT[6:0]

OCP ADDRESS 0x006C RW
OCP RESET_VALUE 0x80
	ENABLE BIT[7]
		OCP_FALSE VALUE 0x0
		OCP_TRUE VALUE 0x1
	OVER_RIDE BIT[6]
		OCP_TEST_MODE_FALSE VALUE 0x0
		OCP_TEST_MODE_TRUE VALUE 0x1
	CLK_DIV BIT[5]
		OCP_STARTUP_CLK_DIV_BY_2_FALSE VALUE 0x0
		OCP_STARTUP_CLK_DIV_BY_2_TRUE VALUE 0x1
	LPM BIT[4]
		OCP_LPM_DURING_PFM_FALSE VALUE 0x0
		OCP_LPM_DURING_PFM_TRUE VALUE 0x1
	IPLIMIT_COUNT BIT[3]
		OCP_IPLIMT_COUNT_4 VALUE 0x0
		OCP_IPLIMIT_COUNT_8 VALUE 0x1

CTLR_MISC ADDRESS 0x007A RW
CTLR_MISC RESET_VALUE 0x00
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	SPARE_0 BIT[0]

----------------------------------------------------------------------------------------
-- BASE PM8004.S1_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S1_PS_BASE.S1_PS (level 2)
----------------------------------------------------------------------------------------
s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_ SPRE=S1_PS_ BPRE=S1_PS_ ABPRE=S1_PS_ FPRE=S1_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x03
	TYPE BIT[7:0]
		SMPS VALUE 0x03

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x02
	SUBTYPE BIT[7:0]
		POWERSTAGE_1X VALUE 0x01
		POWERSTAGE_2X VALUE 0x02
		POWERSTAGE_3X VALUE 0x03

PWM_CURRENT_LIM_CTL ADDRESS 0x004A RW
PWM_CURRENT_LIM_CTL RESET_VALUE 0xB4
	CURRENT_LIM_EN BIT[7]
		CURRENT_LIM_EN_FALSE VALUE 0x0
		CURRENT_LIM_EN_TRUE VALUE 0x1
	CURRENT_LIM_AUTOINT_SEL BIT[5:3]
		CURRENT_LIM_AUTOINT_SEL_2X_2700MA_3X_3500MA VALUE 0x0
		CURRENT_LIM_AUTOINT_SEL_2X_2400MA_3X_3100MA VALUE 0x1
		CURRENT_LIM_AUTOINT_SEL_2X_2100MA_3X_2700MA VALUE 0x2
		CURRENT_LIM_AUTOINT_SEL_2X_1800MA_3X_2300MA VALUE 0x3
		CURRENT_LIM_AUTOINT_SEL_2X_1500MA_3X_1900MA VALUE 0x4
		CURRENT_LIM_AUTOINT_SEL_2X_1200MA_3X_1500MA VALUE 0x5
		CURRENT_LIM_AUTOINT_SEL_2X_900MA_3X_1100MA VALUE 0x6
		CURRENT_LIM_AUTOINT_SEL_2X_600MA_3X_700MA VALUE 0x7
	CURRENT_LIM_PWM_SEL BIT[2:0]
		CURRENT_LIM_PWM_SEL_2X_2700MA_3X_3500MA VALUE 0x0
		CURRENT_LIM_PWM_SEL_2X_2400MA_3X_3100MA VALUE 0x1
		CURRENT_LIM_PWM_SEL_2X_2100MA_3X_2700MA VALUE 0x2
		CURRENT_LIM_PWM_SEL_2X_1800MA_3X_2300MA VALUE 0x3
		CURRENT_LIM_PWM_SEL_2X_1500MA_3X_1900MA VALUE 0x4
		CURRENT_LIM_PWM_SEL_2X_1200MA_3X_1500MA VALUE 0x5
		CURRENT_LIM_PWM_SEL_2X_900MA_3X_1100MA VALUE 0x6
		CURRENT_LIM_PWM_SEL_2X_600MA_3X_700MA VALUE 0x7

PFM_CURRENT_LIM_CTL ADDRESS 0x004B RW
PFM_CURRENT_LIM_CTL RESET_VALUE 0x84
	CURRENT_LIM_EN BIT[7]
		CURRENT_LIM_EN_FALSE VALUE 0x0
		CURRENT_LIM_EN_TRUE VALUE 0x1
	CURRENT_LIM_SEL BIT[2:0]
		CURRENT_LIM_SEL_600MA VALUE 0x0
		CURRENT_LIM_SEL_540MA VALUE 0x1
		CURRENT_LIM_SEL_480MA VALUE 0x2
		CURRENT_LIM_SEL_420MA VALUE 0x3
		CURRENT_LIM_SEL_360MA VALUE 0x4
		CURRENT_LIM_SEL_300MA VALUE 0x5
		CURRENT_LIM_SEL_240MA VALUE 0x6
		CURRENT_LIM_SEL_180MA VALUE 0x7

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x92
	SOFT_START_ILIM_STEP_EN BIT[7]
		SOFT_START_ILIM_STEP_EN_FALSE VALUE 0x0
		SOFT_START_ILIM_STEP_EN_TRUE VALUE 0x1
	SOFT_START_MODE_SEL BIT[4]
		SOFT_START_MODE_SEL_FAST VALUE 0x0
		SOFT_START_MODE_SEL_NORMAL VALUE 0x1
	SOFT_START_ILIM_SEL BIT[2:1]
		SOFT_START_ILIM_SEL_400MA VALUE 0x0
		SOFT_START_ILIM_SEL_600MA VALUE 0x1
		SOFT_START_ILIM_SEL_800MA VALUE 0x2
		SOFT_START_ILIM_SEL_1000MA VALUE 0x3
	SOFT_START_ILIM_STEP_DLY BIT[0]
		SOFT_START_ILIM_STEP_DLY_FAST_20US_NORMAL_40US VALUE 0x0
		SOFT_START_ILIM_STEP_DLY_FAST_40US_NORMAL_80US VALUE 0x1

SWITCH_SIZE_CTL ADDRESS 0x0070 RW
SWITCH_SIZE_CTL RESET_VALUE 0xFF
	P_SWITCH_SIZE BIT[7:6]
		P_SWITCH_SIZE_1_DIV_8 VALUE 0x0
		P_SWITCH_SIZE_1_DIV_4 VALUE 0x1
		P_SWITCH_SIZE_1_DIV_2 VALUE 0x2
		P_SWITCH_SIZE_1_DIV_1 VALUE 0x3
	N_SWITCH_SIZE BIT[5:4]
		N_SWITCH_SIZE_1_DIV_8 VALUE 0x0
		N_SWITCH_SIZE_1_DIV_4 VALUE 0x1
		N_SWITCH_SIZE_1_DIV_2 VALUE 0x2
		N_SWITCH_SIZE_1_DIV_1 VALUE 0x3
	P_OFF_DRIVER_SIZE BIT[3]
		P_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
		P_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1
	P_ON_DRIVER_SIZE BIT[2]
		P_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
		P_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
	N_ON_DRIVER_SIZE BIT[1]
		N_ON_DRIVER_SIZE_1_DIV_2 VALUE 0x0
		N_ON_DRIVER_SIZE_1_DIV_1 VALUE 0x1
	N_OFF_DRIVER_SIZE BIT[0]
		N_OFF_DRIVER_SIZE_1_DIV_2 VALUE 0x0
		N_OFF_DRIVER_SIZE_1_DIV_1 VALUE 0x1

DEAD_TIME_CTRL1 ADDRESS 0x0071 RW
DEAD_TIME_CTRL1 RESET_VALUE 0x00
	DIG_DEADTIME_CTRL BIT[2:1]
		DIG_DEADTIME_CTRL_DISABLE VALUE 0x0
		DIG_DEADTIME_CTRL_1_NS VALUE 0x1
		DIG_DEADTIME_CTRL_1P5_NS VALUE 0x2
		DIG_DEADTIME_CTRL_2P5_NS VALUE 0x3
	ANA_DEADTIME_CTRL BIT[0]
		ANA_DEADTIME_CTRL_DISABLE VALUE 0x0
		ANA_DEADTIME_CTRL_ENABLE VALUE 0x1

DEAD_TIME_CTRL2 ADDRESS 0x0072 RW
DEAD_TIME_CTRL2 RESET_VALUE 0x0A
	EN_PSW_DEAD_TIME BIT[5]
		EN_PSW_DEAD_TIME_DISABLE VALUE 0x0
		EN_PSW_DEAD_TIME_ENABLE VALUE 0x1
	EN_NSW_DEAD_TIME BIT[4]
		EN_NSW_DEAD_TIME_DISABLE VALUE 0x0
		EN_NSW_DEAD_TIME_ENABLE VALUE 0x1
	NSW_DEAD_TIME BIT[3:2]
		NSW_DEAD_TIME_1P5_NS VALUE 0x0
		NSW_DEAD_TIME_2P4_NS VALUE 0x1
		NSW_DEAD_TIME_3P3_NS VALUE 0x2
		NSW_DEAD_TIME_4P4_NS VALUE 0x3
	PSW_DEAD_TIME BIT[1:0]
		PSW_DEAD_TIME_2P0_NS VALUE 0x0
		PSW_DEAD_TIME_2P4_NS VALUE 0x1
		PSW_DEAD_TIME_3P2_NS VALUE 0x2
		PSW_DEAD_TIME_4P4_NS VALUE 0x3

BLNK_TIME_CTL ADDRESS 0x0073 RW
BLNK_TIME_CTL RESET_VALUE 0x02
	MIN_PON BIT[2:1]
		MIN_PON_DISABLED VALUE 0x0
		MIN_PON_15NS_OR_25NS VALUE 0x1
		MIN_PON_40NS_OR_50NS VALUE 0x2
		MIN_PON_60NS_OR_70NS VALUE 0x3
	ISNS_BLNK_TIME BIT[0]
		ISNS_BLNK_TIME_15NS VALUE 0x0
		ISNS_BLNK_TIME_25NS VALUE 0x1

INZERO_CTL ADDRESS 0x0074 RW
INZERO_CTL RESET_VALUE 0x80
	INZERO_EN BIT[7]
		INZERO_EN_FALSE VALUE 0x0
		INZERO_EN_TRUE VALUE 0x1
	INZERO_OFFSET BIT[3:2]
		INZERO_OFFSET_NO_OFFSET VALUE 0x0
		INZERO_OFFSET_NEG_3MV VALUE 0x1
		INZERO_OFFSET_POS_1P5MV VALUE 0x2
		INZERO_OFFSET_POS_3MV VALUE 0x3
	INZERO_FORCE BIT[1]
		INZERO_FORCE_DISABLE VALUE 0x0
		INZERO_FORCE_ENABLE VALUE 0x1

DIG_FSM_CTL ADDRESS 0x0075 RW
DIG_FSM_CTL RESET_VALUE 0x1F
	FSM_SEL BIT[4]
		FSM_SEL_FMS2 VALUE 0x0
		FSM_SEL_FMS1 VALUE 0x1
	FSM_CTL4 BIT[3]
		FSM_CTL4_DISABLE_PULSE_FILTER_COMP1 VALUE 0x0
		FSM_CTL4_ENABLE_PULSE_FILTER_COMP1 VALUE 0x1
	FSM_CTL3 BIT[2]
		FSM_CTL3_DISABLE_PULSE_FILTER_COMP1 VALUE 0x0
		FSM_CTL3_ENABLE_PULSE_FILTER_COMP1 VALUE 0x1
	FSM_CTL2 BIT[1]
		FSM_CTL2_DISABLE_PULSE_FILTER_COMP2 VALUE 0x0
		FSM_CTL2_ENABLE_PULSE_FILTER_COMP2 VALUE 0x1
	FSM_CTL1 BIT[0]
		FSM_CTL1_DISABLE_PULSE_FILTER_INZERO_PS_COMP VALUE 0x0
		FMS_CTL1_ENABLE_PULSE_FILTER_INZERO_PS_COMP VALUE 0x1

PWR_STG_MISC ADDRESS 0x0079 RW
PWR_STG_MISC RESET_VALUE 0x01
	SPARE_7 BIT[7]
	SPARE_6 BIT[6]
	SPARE_5 BIT[5]
	SPARE_4 BIT[4]
	SPARE_3 BIT[3]
	SPARE_2 BIT[2]
	SPARE_1 BIT[1]
	ISNS_RATIO BIT[0]
		ISNS_RATIO_54P4K VALUE 0x0
		ISNS_RATIO_27P2K VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S1_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S1_FREQ_BASE.S1_FREQ (level 2)
----------------------------------------------------------------------------------------
s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_ SPRE=S1_FREQ_ BPRE=S1_FREQ_ ABPRE=S1_FREQ_ FPRE=S1_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x06
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x00
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S2_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S2_CTRL_BASE.S2_CTRL (level 2)
----------------------------------------------------------------------------------------
s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_ SPRE=S2_CTRL_ BPRE=S2_CTRL_ ABPRE=S2_CTRL_ FPRE=S2_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
	VREG_READY_FLAG BIT[7]
		VREG_READY_FLAG_FALSE VALUE 0x0
		VREG_READY_FLAG_TRUE VALUE 0x1
	VREG_FAULT_FLAG BIT[6]
		VREG_FAULT_FLAG_FALSE VALUE 0x0
		VREG_FAULT_FLAG_TRUE VALUE 0x1
	NPM_FLAG BIT[1]
		NPM_FLAG_FALSE VALUE 0x0
		NPM_FLAG_TRUE VALUE 0x1
	STEPPER_DONE_FLAG BIT[0]
		STEPPER_DONE_FLAG_FALSE VALUE 0x0
		STEPPER_DONE_FLAG_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
	ILS_FLAG BIT[4]
		ILS_FLAG_FALSE VALUE 0x0
		ILS_FLAG_TRUE VALUE 0x1
	ULS_FLAG BIT[3]
		ULS_FLAG_FALSE VALUE 0x0
		ULS_FLAG_TRUE VALUE 0x1
	LLS_FLAG BIT[2]
		LLS_FLAG_FALSE VALUE 0x0
		LLS_FLAG_TRUE VALUE 0x1
	GPL_HI_FLAG BIT[1]
		GPL_HI_FLAG_FALSE VALUE 0x0
		GPL_HI_FLAG_TRUE VALUE 0x1
	GPL_LO_FLAG BIT[0]
		GPL_LO_FLAG_FALSE VALUE 0x0
		GPL_LO_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_FALSE VALUE 0x0
		VREG_FAULT_INT_TRUE VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_FALSE VALUE 0x0
		LIMIT_ERROR_INT_TRUE VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_FALSE VALUE 0x0
		VREG_ERROR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_LEVEL_TRIGGERED VALUE 0x0
		VREG_FAULT_INT_EDGE_TRIGGERED VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
		LIMIT_ERROR_INT_EDGE_TRIGGERED VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
		VREG_ERROR_INT_EDGE_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_FAULT_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		LIMIT_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_FAULT_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		LIMIT_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERROR_INT BIT[1]
	VREG_ERROR_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_DISABL VALUE 0x0
		VREG_FAULT_INT_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_DISABL VALUE 0x0
		LIMIT_ERROR_INT_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_DISABL VALUE 0x0
		VREG_ERROR_INT_ENABL VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_DISABL VALUE 0x0
		VREG_FAULT_INT_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_DISABL VALUE 0x0
		LIMIT_ERROR_INT_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_DISABL VALUE 0x0
		VREG_ERROR_INT_ENABL VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_NOT_TRIGGERED VALUE 0x0
		VREG_FAULT_INT_TRIGGERED_AND_LATCHED VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_NOT_TRIGGERED VALUE 0x0
		LIMIT_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_NOT_TRIGGERED VALUE 0x0
		VREG_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_NOT_PENDING VALUE 0x0
		VREG_FAULT_INT_PENDING VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_NOT_PENDING VALUE 0x0
		LIMIT_ERROR_INT_PENDING VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_NOT_PENDING VALUE 0x0
		VREG_ERROR_INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID_0 VALUE 0x0
		MID_1 VALUE 0x1
		MID_2 VALUE 0x2
		MID_3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_0 VALUE 0x0
		INT_PRIORITY_1 VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]
		MV_RANGE_FALSE VALUE 0x0
		MV_RANGE_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xB8
	VSET BIT[7:0]

VSET_VALID ADDRESS 0x0042 R
VSET_VALID RESET_VALUE 0xXX
	VSET_VALID BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
		NPM_NOT_FORCED VALUE 0x0
		NPM_FORCED_IF_ENABL VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_MODE_FALSE VALUE 0x0
		AUTO_MODE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x88
	PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

SS_CTL ADDRESS 0x0060 RW
SS_CTL RESET_VALUE 0x01
	SS_STEP BIT[4:3]
		SOFT_START_VSTEP_1_LSB VALUE 0x0
		SOFT_START_VSTEP_2_LSB VALUE 0x1
		SOFT_START_VSTEP_4_LSB VALUE 0x2
		SOFT_START_VSTEP_8_LSB VALUE 0x3
	SS_DELAY BIT[2:0]
		SOFT_START_TIME_STEP_417NS VALUE 0x0
		SOFT_START_TIME_STEP_833NS VALUE 0x1
		SOFT_START_TIME_STEP_1U67S VALUE 0x2
		SOFT_START_TIME_STEP_3U3S VALUE 0x3
		SOFT_START_TIME_STEP_6U7S VALUE 0x4
		SOFT_START_TIME_STEP_13U3S VALUE 0x5
		SOFT_START_TIME_STEP_26U7S VALUE 0x6
		SOFT_START_TIME_STEP_53U3S VALUE 0x7

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
		VSTEPPER_DISABL VALUE 0x0
		VSTEPPER_ENABL VALUE 0x1
	VS_STEP BIT[4:3]
		VSTEPPER_STEP_SIZE_1_LSB VALUE 0x0
		VSTEPPER_STEP_SIZE_2_LSB VALUE 0x1
		VSTEPPER_STEP_SIZE_4_LSB VALUE 0x2
		VSTEPPER_STEP_SIZE_8_LSB VALUE 0x3
	VS_DELAY BIT[2:0]
		VSTEPPER_TIME_STEP_417NS VALUE 0x0
		VSTEPPER_TIME_STEP_833NS VALUE 0x1
		VSTEPPER_TIME_STEP_1U67S VALUE 0x2
		VSTEPPER_TIME_STEP_3U3S VALUE 0x3
		VSTEPPER_TIME_STEP_6U7S VALUE 0x4
		VSTEPPER_TIME_STEP_13U3S VALUE 0x5
		VSTEPPER_TIME_STEP_26U7S VALUE 0x6
		VSTEPPER_TIME_STEP_53U3S VALUE 0x7

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x00
	OCP_LAT_EN BIT[7]
		OCP_LATCH_DISABL VALUE 0x0
		OCP_LATCH_ENABL VALUE 0x1
	OCP_RETRY_EN BIT[6]
		OCP_RETRY_DISABL VALUE 0x0
		OCP_RETRY_ENABL VALUE 0x1
	OCP_CLR BIT[5]

UL_LL_CTL ADDRESS 0x0068 RW
UL_LL_CTL RESET_VALUE 0x00
	UL_EN BIT[7]
		UL_STOP_DISABL VALUE 0x0
		UL_STOP_ENABL VALUE 0x1
	LL_EN BIT[6]
		LL_STOP_DISABL VALUE 0x0
		LL_STOP_ENABL VALUE 0x1

VSET_ULS ADDRESS 0x0069 RW
VSET_ULS RESET_VALUE 0xFF
	VSET_ULS BIT[7:0]

ULS_VALID ADDRESS 0x006A R
ULS_VALID RESET_VALUE 0xXX
	ULS_VALID BIT[7:0]

VSET_LLS ADDRESS 0x006B RW
VSET_LLS RESET_VALUE 0x00
	VSET_LLS BIT[7:0]

LLS_VALID ADDRESS 0x006C R
LLS_VALID RESET_VALUE 0xXX
	LLS_VALID BIT[7:0]

GPL_HI ADDRESS 0x006D RW
GPL_HI RESET_VALUE 0xFF
	VSET_GPL_HI BIT[7:0]

GPL_LO ADDRESS 0x006E RW
GPL_LO RESET_VALUE 0x00
	VSET_GPL_LO BIT[7:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S2_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S2_PS_BASE.S2_PS (level 2)
----------------------------------------------------------------------------------------
s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_ SPRE=S2_PS_ BPRE=S2_PS_ ABPRE=S2_PS_ FPRE=S2_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]
		LV_RANGE VALUE 0x0
		MV_RANGE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xB8
	VSET BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
		NPM_NOT_FORCED VALUE 0x0
		NPM_FORCED_IF_ENABL VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_MODE_FALSE VALUE 0x0
		AUTO_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

PWM_CL_CTL ADDRESS 0x0060 RW
PWM_CL_CTL RESET_VALUE 0xFF
	HCPFM_CL BIT[7:4]
	PWM_CL BIT[3:0]

LPM_CL_CTL ADDRESS 0x0061 RW
LPM_CL_CTL RESET_VALUE 0x0F
	LPM_CL BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S2_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S2_FREQ_BASE.S2_FREQ (level 2)
----------------------------------------------------------------------------------------
s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_ SPRE=S2_FREQ_ BPRE=S2_FREQ_ ABPRE=S2_FREQ_ FPRE=S2_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x00
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S4_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S4_CTRL_BASE.S4_CTRL (level 2)
----------------------------------------------------------------------------------------
s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_ SPRE=S4_CTRL_ BPRE=S4_CTRL_ ABPRE=S4_CTRL_ FPRE=S4_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
	VREG_READY_FLAG BIT[7]
		VREG_READY_FLAG_FALSE VALUE 0x0
		VREG_READY_FLAG_TRUE VALUE 0x1
	VREG_FAULT_FLAG BIT[6]
		VREG_FAULT_FLAG_FALSE VALUE 0x0
		VREG_FAULT_FLAG_TRUE VALUE 0x1
	NPM_FLAG BIT[1]
		NPM_FLAG_FALSE VALUE 0x0
		NPM_FLAG_TRUE VALUE 0x1
	STEPPER_DONE_FLAG BIT[0]
		STEPPER_DONE_FLAG_FALSE VALUE 0x0
		STEPPER_DONE_FLAG_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
	ILS_FLAG BIT[4]
		ILS_FLAG_FALSE VALUE 0x0
		ILS_FLAG_TRUE VALUE 0x1
	ULS_FLAG BIT[3]
		ULS_FLAG_FALSE VALUE 0x0
		ULS_FLAG_TRUE VALUE 0x1
	LLS_FLAG BIT[2]
		LLS_FLAG_FALSE VALUE 0x0
		LLS_FLAG_TRUE VALUE 0x1
	GPL_HI_FLAG BIT[1]
		GPL_HI_FLAG_FALSE VALUE 0x0
		GPL_HI_FLAG_TRUE VALUE 0x1
	GPL_LO_FLAG BIT[0]
		GPL_LO_FLAG_FALSE VALUE 0x0
		GPL_LO_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_FALSE VALUE 0x0
		VREG_FAULT_INT_TRUE VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_FALSE VALUE 0x0
		LIMIT_ERROR_INT_TRUE VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_FALSE VALUE 0x0
		VREG_ERROR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_LEVEL_TRIGGERED VALUE 0x0
		VREG_FAULT_INT_EDGE_TRIGGERED VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
		LIMIT_ERROR_INT_EDGE_TRIGGERED VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
		VREG_ERROR_INT_EDGE_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_FAULT_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		LIMIT_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_FAULT_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		LIMIT_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERROR_INT BIT[1]
	VREG_ERROR_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_DISABL VALUE 0x0
		VREG_FAULT_INT_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_DISABL VALUE 0x0
		LIMIT_ERROR_INT_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_DISABL VALUE 0x0
		VREG_ERROR_INT_ENABL VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_DISABL VALUE 0x0
		VREG_FAULT_INT_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_DISABL VALUE 0x0
		LIMIT_ERROR_INT_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_DISABL VALUE 0x0
		VREG_ERROR_INT_ENABL VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_NOT_TRIGGERED VALUE 0x0
		VREG_FAULT_INT_TRIGGERED_AND_LATCHED VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_NOT_TRIGGERED VALUE 0x0
		LIMIT_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_NOT_TRIGGERED VALUE 0x0
		VREG_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_NOT_PENDING VALUE 0x0
		VREG_FAULT_INT_PENDING VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_NOT_PENDING VALUE 0x0
		LIMIT_ERROR_INT_PENDING VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_NOT_PENDING VALUE 0x0
		VREG_ERROR_INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID_0 VALUE 0x0
		MID_1 VALUE 0x1
		MID_2 VALUE 0x2
		MID_3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_0 VALUE 0x0
		INT_PRIORITY_1 VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]
		MV_RANGE_FALSE VALUE 0x0
		MV_RANGE_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xB8
	VSET BIT[7:0]

VSET_VALID ADDRESS 0x0042 R
VSET_VALID RESET_VALUE 0xXX
	VSET_VALID BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
		NPM_NOT_FORCED VALUE 0x0
		NPM_FORCED_IF_ENABL VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_MODE_FALSE VALUE 0x0
		AUTO_MODE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
	PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

SS_CTL ADDRESS 0x0060 RW
SS_CTL RESET_VALUE 0x01
	SS_STEP BIT[4:3]
		SOFT_START_VSTEP_1_LSB VALUE 0x0
		SOFT_START_VSTEP_2_LSB VALUE 0x1
		SOFT_START_VSTEP_4_LSB VALUE 0x2
		SOFT_START_VSTEP_8_LSB VALUE 0x3
	SS_DELAY BIT[2:0]
		SOFT_START_TIME_STEP_417NS VALUE 0x0
		SOFT_START_TIME_STEP_833NS VALUE 0x1
		SOFT_START_TIME_STEP_1U67S VALUE 0x2
		SOFT_START_TIME_STEP_3U3S VALUE 0x3
		SOFT_START_TIME_STEP_6U7S VALUE 0x4
		SOFT_START_TIME_STEP_13U3S VALUE 0x5
		SOFT_START_TIME_STEP_26U7S VALUE 0x6
		SOFT_START_TIME_STEP_53U3S VALUE 0x7

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
		VSTEPPER_DISABL VALUE 0x0
		VSTEPPER_ENABL VALUE 0x1
	VS_STEP BIT[4:3]
		VSTEPPER_STEP_SIZE_1_LSB VALUE 0x0
		VSTEPPER_STEP_SIZE_2_LSB VALUE 0x1
		VSTEPPER_STEP_SIZE_4_LSB VALUE 0x2
		VSTEPPER_STEP_SIZE_8_LSB VALUE 0x3
	VS_DELAY BIT[2:0]
		VSTEPPER_TIME_STEP_417NS VALUE 0x0
		VSTEPPER_TIME_STEP_833NS VALUE 0x1
		VSTEPPER_TIME_STEP_1U67S VALUE 0x2
		VSTEPPER_TIME_STEP_3U3S VALUE 0x3
		VSTEPPER_TIME_STEP_6U7S VALUE 0x4
		VSTEPPER_TIME_STEP_13U3S VALUE 0x5
		VSTEPPER_TIME_STEP_26U7S VALUE 0x6
		VSTEPPER_TIME_STEP_53U3S VALUE 0x7

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x00
	OCP_LAT_EN BIT[7]
		OCP_LATCH_DISABL VALUE 0x0
		OCP_LATCH_ENABL VALUE 0x1
	OCP_RETRY_EN BIT[6]
		OCP_RETRY_DISABL VALUE 0x0
		OCP_RETRY_ENABL VALUE 0x1
	OCP_CLR BIT[5]

UL_LL_CTL ADDRESS 0x0068 RW
UL_LL_CTL RESET_VALUE 0x00
	UL_EN BIT[7]
		UL_STOP_DISABL VALUE 0x0
		UL_STOP_ENABL VALUE 0x1
	LL_EN BIT[6]
		LL_STOP_DISABL VALUE 0x0
		LL_STOP_ENABL VALUE 0x1

VSET_ULS ADDRESS 0x0069 RW
VSET_ULS RESET_VALUE 0xFF
	VSET_ULS BIT[7:0]

ULS_VALID ADDRESS 0x006A R
ULS_VALID RESET_VALUE 0xXX
	ULS_VALID BIT[7:0]

VSET_LLS ADDRESS 0x006B RW
VSET_LLS RESET_VALUE 0x00
	VSET_LLS BIT[7:0]

LLS_VALID ADDRESS 0x006C R
LLS_VALID RESET_VALUE 0xXX
	LLS_VALID BIT[7:0]

GPL_HI ADDRESS 0x006D RW
GPL_HI RESET_VALUE 0xFF
	VSET_GPL_HI BIT[7:0]

GPL_LO ADDRESS 0x006E RW
GPL_LO RESET_VALUE 0x00
	VSET_GPL_LO BIT[7:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S4_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S4_PS_BASE.S4_PS (level 2)
----------------------------------------------------------------------------------------
s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_ SPRE=S4_PS_ BPRE=S4_PS_ ABPRE=S4_PS_ FPRE=S4_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]
		LV_RANGE VALUE 0x0
		MV_RANGE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xB8
	VSET BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
		NPM_NOT_FORCED VALUE 0x0
		NPM_FORCED_IF_ENABL VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_MODE_FALSE VALUE 0x0
		AUTO_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

PWM_CL_CTL ADDRESS 0x0060 RW
PWM_CL_CTL RESET_VALUE 0xFF
	HCPFM_CL BIT[7:4]
	PWM_CL BIT[3:0]

LPM_CL_CTL ADDRESS 0x0061 RW
LPM_CL_CTL RESET_VALUE 0x0F
	LPM_CL BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S4_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S4_FREQ_BASE.S4_FREQ (level 2)
----------------------------------------------------------------------------------------
s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_ SPRE=S4_FREQ_ BPRE=S4_FREQ_ ABPRE=S4_FREQ_ FPRE=S4_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x07
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S5_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S5_CTRL_BASE BASE 0x00012000 s5_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S5_CTRL_BASE.S5_CTRL (level 2)
----------------------------------------------------------------------------------------
s5_ctrl MODULE OFFSET=S5_CTRL_BASE+0x00000000 MAX=S5_CTRL_BASE+0x000000FF APRE=S5_CTRL_ SPRE=S5_CTRL_ BPRE=S5_CTRL_ ABPRE=S5_CTRL_ FPRE=S5_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x03
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0xXX
	VREG_READY_FLAG BIT[7]
		VREG_READY_FLAG_FALSE VALUE 0x0
		VREG_READY_FLAG_TRUE VALUE 0x1
	VREG_FAULT_FLAG BIT[6]
		VREG_FAULT_FLAG_FALSE VALUE 0x0
		VREG_FAULT_FLAG_TRUE VALUE 0x1
	NPM_FLAG BIT[1]
		NPM_FLAG_FALSE VALUE 0x0
		NPM_FLAG_TRUE VALUE 0x1
	STEPPER_DONE_FLAG BIT[0]
		STEPPER_DONE_FLAG_FALSE VALUE 0x0
		STEPPER_DONE_FLAG_TRUE VALUE 0x1

STATUS_2 ADDRESS 0x0009 R
STATUS_2 RESET_VALUE 0xXX
	ILS_FLAG BIT[4]
		ILS_FLAG_FALSE VALUE 0x0
		ILS_FLAG_TRUE VALUE 0x1
	ULS_FLAG BIT[3]
		ULS_FLAG_FALSE VALUE 0x0
		ULS_FLAG_TRUE VALUE 0x1
	LLS_FLAG BIT[2]
		LLS_FLAG_FALSE VALUE 0x0
		LLS_FLAG_TRUE VALUE 0x1
	GPL_HI_FLAG BIT[1]
		GPL_HI_FLAG_FALSE VALUE 0x0
		GPL_HI_FLAG_TRUE VALUE 0x1
	GPL_LO_FLAG BIT[0]
		GPL_LO_FLAG_FALSE VALUE 0x0
		GPL_LO_FLAG_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x0X
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_FALSE VALUE 0x0
		VREG_FAULT_INT_TRUE VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_FALSE VALUE 0x0
		LIMIT_ERROR_INT_TRUE VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_FALSE VALUE 0x0
		VREG_ERROR_INT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_LEVEL_TRIGGERED VALUE 0x0
		VREG_FAULT_INT_EDGE_TRIGGERED VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
		LIMIT_ERROR_INT_EDGE_TRIGGERED VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_LEVEL_TRIGGERED VALUE 0x0
		VREG_ERROR_INT_EDGE_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_FAULT_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		LIMIT_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_RISING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_ERROR_INT_RISING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_FAULT_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		LIMIT_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_FALLING_EDGE_TRIGGER_DISABL VALUE 0x0
		VREG_ERROR_INT_FALLING_EDGE_TRIGGER_ENABL VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
	LIMIT_ERROR_INT BIT[1]
	VREG_ERROR_INT BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_DISABL VALUE 0x0
		VREG_FAULT_INT_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_DISABL VALUE 0x0
		LIMIT_ERROR_INT_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_DISABL VALUE 0x0
		VREG_ERROR_INT_ENABL VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_DISABL VALUE 0x0
		VREG_FAULT_INT_ENABL VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_DISABL VALUE 0x0
		LIMIT_ERROR_INT_ENABL VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_DISABL VALUE 0x0
		VREG_ERROR_INT_ENABL VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_NOT_TRIGGERED VALUE 0x0
		VREG_FAULT_INT_TRIGGERED_AND_LATCHED VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_NOT_TRIGGERED VALUE 0x0
		LIMIT_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_NOT_TRIGGERED VALUE 0x0
		VREG_ERROR_INT_TRIGGERED_AND_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_FAULT_INT BIT[2]
		VREG_FAULT_INT_NOT_PENDING VALUE 0x0
		VREG_FAULT_INT_PENDING VALUE 0x1
	LIMIT_ERROR_INT BIT[1]
		LIMIT_ERROR_INT_NOT_PENDING VALUE 0x0
		LIMIT_ERROR_INT_PENDING VALUE 0x1
	VREG_ERROR_INT BIT[0]
		VREG_ERROR_INT_NOT_PENDING VALUE 0x0
		VREG_ERROR_INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID_0 VALUE 0x0
		MID_1 VALUE 0x1
		MID_2 VALUE 0x2
		MID_3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_0 VALUE 0x0
		INT_PRIORITY_1 VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]
		MV_RANGE_FALSE VALUE 0x0
		MV_RANGE_TRUE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xDC
	VSET BIT[7:0]

VSET_VALID ADDRESS 0x0042 R
VSET_VALID RESET_VALUE 0xXX
	VSET_VALID BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
		NPM_NOT_FORCED VALUE 0x0
		NPM_FORCED_IF_ENABL VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_MODE_FALSE VALUE 0x0
		AUTO_MODE_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x88
	PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

SS_CTL ADDRESS 0x0060 RW
SS_CTL RESET_VALUE 0x01
	SS_STEP BIT[4:3]
		SOFT_START_VSTEP_1_LSB VALUE 0x0
		SOFT_START_VSTEP_2_LSB VALUE 0x1
		SOFT_START_VSTEP_4_LSB VALUE 0x2
		SOFT_START_VSTEP_8_LSB VALUE 0x3
	SS_DELAY BIT[2:0]
		SOFT_START_TIME_STEP_417NS VALUE 0x0
		SOFT_START_TIME_STEP_833NS VALUE 0x1
		SOFT_START_TIME_STEP_1U67S VALUE 0x2
		SOFT_START_TIME_STEP_3U3S VALUE 0x3
		SOFT_START_TIME_STEP_6U7S VALUE 0x4
		SOFT_START_TIME_STEP_13U3S VALUE 0x5
		SOFT_START_TIME_STEP_26U7S VALUE 0x6
		SOFT_START_TIME_STEP_53U3S VALUE 0x7

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
		VSTEPPER_DISABL VALUE 0x0
		VSTEPPER_ENABL VALUE 0x1
	VS_STEP BIT[4:3]
		VSTEPPER_STEP_SIZE_1_LSB VALUE 0x0
		VSTEPPER_STEP_SIZE_2_LSB VALUE 0x1
		VSTEPPER_STEP_SIZE_4_LSB VALUE 0x2
		VSTEPPER_STEP_SIZE_8_LSB VALUE 0x3
	VS_DELAY BIT[2:0]
		VSTEPPER_TIME_STEP_417NS VALUE 0x0
		VSTEPPER_TIME_STEP_833NS VALUE 0x1
		VSTEPPER_TIME_STEP_1U67S VALUE 0x2
		VSTEPPER_TIME_STEP_3U3S VALUE 0x3
		VSTEPPER_TIME_STEP_6U7S VALUE 0x4
		VSTEPPER_TIME_STEP_13U3S VALUE 0x5
		VSTEPPER_TIME_STEP_26U7S VALUE 0x6
		VSTEPPER_TIME_STEP_53U3S VALUE 0x7

CFG_VREG_OCP ADDRESS 0x0066 RW
CFG_VREG_OCP RESET_VALUE 0x00
	OCP_LAT_EN BIT[7]
		OCP_LATCH_DISABL VALUE 0x0
		OCP_LATCH_ENABL VALUE 0x1
	OCP_RETRY_EN BIT[6]
		OCP_RETRY_DISABL VALUE 0x0
		OCP_RETRY_ENABL VALUE 0x1
	OCP_CLR BIT[5]

UL_LL_CTL ADDRESS 0x0068 RW
UL_LL_CTL RESET_VALUE 0x00
	UL_EN BIT[7]
		UL_STOP_DISABL VALUE 0x0
		UL_STOP_ENABL VALUE 0x1
	LL_EN BIT[6]
		LL_STOP_DISABL VALUE 0x0
		LL_STOP_ENABL VALUE 0x1

VSET_ULS ADDRESS 0x0069 RW
VSET_ULS RESET_VALUE 0xFF
	VSET_ULS BIT[7:0]

ULS_VALID ADDRESS 0x006A R
ULS_VALID RESET_VALUE 0xXX
	ULS_VALID BIT[7:0]

VSET_LLS ADDRESS 0x006B RW
VSET_LLS RESET_VALUE 0x00
	VSET_LLS BIT[7:0]

LLS_VALID ADDRESS 0x006C R
LLS_VALID RESET_VALUE 0xXX
	LLS_VALID BIT[7:0]

GPL_HI ADDRESS 0x006D RW
GPL_HI RESET_VALUE 0xFF
	VSET_GPL_HI BIT[7:0]

GPL_LO ADDRESS 0x006E RW
GPL_LO RESET_VALUE 0x00
	VSET_GPL_LO BIT[7:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S5_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S5_PS_BASE BASE 0x00012100 s5_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S5_PS_BASE.S5_PS (level 2)
----------------------------------------------------------------------------------------
s5_ps MODULE OFFSET=S5_PS_BASE+0x00000000 MAX=S5_PS_BASE+0x000000FF APRE=S5_PS_ SPRE=S5_PS_ BPRE=S5_PS_ ABPRE=S5_PS_ FPRE=S5_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x02
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x00
	MV_RANGE BIT[0]
		LV_RANGE VALUE 0x0
		MV_RANGE VALUE 0x1

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0xDC
	VSET BIT[7:0]

MODE_CTL ADDRESS 0x0045 RW
MODE_CTL RESET_VALUE 0x80
	NPM BIT[7]
		NPM_NOT_FORCED VALUE 0x0
		NPM_FORCED_IF_ENABL VALUE 0x1
	AUTO_MODE BIT[6]
		AUTO_MODE_FALSE VALUE 0x0
		AUTO_MODE_TRUE VALUE 0x1

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

PWM_CL_CTL ADDRESS 0x0060 RW
PWM_CL_CTL RESET_VALUE 0xFF
	HCPFM_CL BIT[7:4]
	PWM_CL BIT[3:0]

LPM_CL_CTL ADDRESS 0x0061 RW
LPM_CL_CTL RESET_VALUE 0x0F
	LPM_CL BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.S5_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S5_FREQ_BASE BASE 0x00012200 s5_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.S5_FREQ_BASE.S5_FREQ (level 2)
----------------------------------------------------------------------------------------
s5_freq MODULE OFFSET=S5_FREQ_BASE+0x00000000 MAX=S5_FREQ_BASE+0x000000FF APRE=S5_FREQ_ SPRE=S5_FREQ_ BPRE=S5_FREQ_ ABPRE=S5_FREQ_ FPRE=S5_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x19
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x04
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x20
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8004.LDO1_BASE (level 1)
----------------------------------------------------------------------------------------
LDO1_BASE BASE 0x00014000 ldo1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.LDO1_BASE.LDO1 (level 2)
----------------------------------------------------------------------------------------
ldo1 MODULE OFFSET=LDO1_BASE+0x00000000 MAX=LDO1_BASE+0x000000FF APRE=LDO1_ SPRE=LDO1_ BPRE=LDO1_ ABPRE=LDO1_ FPRE=LDO1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x04
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x07
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	VREG_OK BIT[7]
		LDO_VOLTAGE_LOW VALUE 0x0
		LDO_VOLTAGE_OK VALUE 0x1
	ILS_DETECTED BIT[5]
		UPPER_LIMIT_SETTING_OK VALUE 0x0
		UPPER_LIMIT_SETTING_ERR VALUE 0x1
	UL_VOLTAGE_DETECTED BIT[4]
		VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
		VOLTAGE_LEVEL_SETTING_OVERLIMIT VALUE 0x1
	LL_VOLTAGE_DETECTED BIT[3]
		VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
		VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
	NPM_TRUE BIT[1]
		NOT_NPM_OR_VOLTAGE_NOT_OK VALUE 0x0
		NPM_VOLTAGE_OK VALUE 0x1
	STEPPER_DONE BIT[0]
		STEPPER_NOT_DONE VALUE 0x0
		STEPPER_DONE VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x0X
	SOFTSTART_DONE BIT[7]
		SOFTSTART_NOT_DONE VALUE 0x0
		SOFTSTART_DONE VALUE 0x1
	OVER_CURRENT_DETECTED BIT[6]
		NO_OVER_CURRENT_DETECTED VALUE 0x0
		OVER_CURRENT_DETECTED VALUE 0x1
	VREG_ON BIT[5]
		LDO_OFF VALUE 0x0
		LDO_ON VALUE 0x1
	LDO_RANGE_EXT BIT[0]
		LDO_RANGE_NOT_EXTENDED VALUE 0x0
		LDO_RANGE_EXTENDED VALUE 0x1

STATUS3 ADDRESS 0x000A R
STATUS3 RESET_VALUE 0xXX
	LDO_RANGE_SEL BIT[7]
		LDO_RANGE_NOT_SELECTED VALUE 0x0
		LDO_RANGE_SELECTED VALUE 0x1
	LDO_VSET BIT[6:0]
		LDO_PROGRAM_NOT_SELECTED VALUE 0x00
		LDO_PROGRAM_SELECTED VALUE 0x01

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	LIMIT_ERROR_RT_STS BIT[1]
		VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
		VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
	VREG_OK_RT_STS BIT[0]
		LDO_ENABLE_ERR VALUE 0x0
		LDO_ENABLE_SUCCESS VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	LIMIT_ERROR_TYPE BIT[1]
		LIMIT_ERROR_EDGE_TRIGGERED VALUE 0x0
		LIMIT_ERROR_LEVEL_TRIGGERED VALUE 0x1
	VREG_OK_TYPE BIT[0]
		VREG_OK_EDGE_TRIGGERED VALUE 0x0
		VREG_OK_LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	LIMIT_ERROR_HIGH BIT[1]
		LIMIT_ERROR_HIGH_DISABLED VALUE 0x0
		LIMIT_ERROR_HIGH_TRIGGERED VALUE 0x1
	VREG_OK_HIGH BIT[0]
		VREG_OK_LOW_DISABLED VALUE 0x0
		VREG_OK_LOW_TRIGGERED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	LIMIT_ERROR_LOW BIT[1]
		LIMIT_ERROR_FALLING_TRIGGERED VALUE 0x0
		LIMIT_ERROR_RISING_TRIGGERED VALUE 0x1
	VREG_OK_LOW BIT[0]
		VREG_OK_FALLING_TRIGGERED VALUE 0x0
		VREG_OK_RISING_TRIGGERED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_CLR BIT[1]
		LIMIT_ERROR_NOT_REARM VALUE 0x0
		LIMIT_ERROR_REARM VALUE 0x1
	VREG_OK_LATCHED_CLR BIT[0]
		VREG_OK_ERROR_NOT_REARM VALUE 0x0
		VREG_OK_ERROR_REARM VALUE 0x1

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	LIMIT_ERROR_EN_SET BIT[1]
		LIMIT_ERROR_DISABLED VALUE 0x0
		LIMIT_ERROR_ENABLED VALUE 0x1
	VREG_OK_EN_SET BIT[0]
		VREG_OK_ERROR_DISABLED VALUE 0x0
		VREG_OK_ERROR_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	LIMIT_ERROR_EN_CLR BIT[1]
		LIMIT_ERROR_DISABLED VALUE 0x0
		LIMIT_ERROR_ENABLED VALUE 0x1
	VREG_OK_EN_CLR BIT[0]
		VREG_OK_ERROR_DISABLED VALUE 0x0
		VREG_OK_ERROR_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	LIMIT_ERROR_LATCHED_STS BIT[1]
		VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
		VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
	VREG_OK_LATCHED_STS BIT[0]
		LDO_VOLTAGE_OK VALUE 0x0
		LDO_VOLTAGE_LOW VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	LIMIT_ERROR_PENDING_STS BIT[1]
		VOLTAGE_LEVEL_SETTING_OK VALUE 0x0
		VOLTAGE_LEVEL_SETTING_UNDERLIMIT VALUE 0x1
	VREG_OK_PENDING_STS BIT[0]
		LDO_ENABLE_FALSE VALUE 0x0
		LDO_ENABLE_SUCCESS VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_SEL_0 VALUE 0x0
		INT_MID_SEL_1 VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_SR VALUE 0x0
		INT_PRIORITY_A VALUE 0x1

VOLTAGE_CTL1 ADDRESS 0x0040 RW
VOLTAGE_CTL1 RESET_VALUE 0x01
	RANGE BIT[2:0]

VOLTAGE_CTL2 ADDRESS 0x0041 RW
VOLTAGE_CTL2 RESET_VALUE 0x32
	VSET BIT[6:0]

MODE_CTL2 ADDRESS 0x0045 RW
MODE_CTL2 RESET_VALUE 0x80
	NPM BIT[7]
		FORCED_NPM_FALSE VALUE 0x0
		FORCED_NPM VALUE 0x1
	BYPASS_ACT BIT[6]
		BYPASS_ACT_FALSE VALUE 0x0
		BYPASS_ACT_TRUE VALUE 0x1
	BYPASS_EN BIT[5]
		BYPASS_DISABLED VALUE 0x0
		BYPASS_ENABLED VALUE 0x1
	FOLLOW_PMIC_AWAKE BIT[4]
		FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	NPM_FOLLOW_HW_EN3 BIT[3]
		NPM_FOLLOW_HW_EN3_FALSE VALUE 0x0
		NPM_FOLLOW_HW_EN3_TRUE VALUE 0x1
	NPM_FOLLOW_HW_EN2 BIT[2]
		NPM_FOLLOW_HW_EN2_FALSE VALUE 0x0
		NPM_FOLLOW_HW_EN2_TRUE VALUE 0x1
	NPM_FOLLOW_HW_EN1 BIT[1]
		NPM_FOLLOW_HW_EN1_FALSE VALUE 0x0
		NPM_FOLLOW_HW_EN1_TRUE VALUE 0x1
	NPM_FOLLOW_HW_EN0 BIT[0]
		NPM_FOLLOW_HW_EN0_FALSE VALUE 0x0
		NPM_FOLLOW_HW_EN0_TRUE VALUE 0x1

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	EN_LDO_INT BIT[7]
		EN_LDO_INT_FALSE VALUE 0x0
		EN_LDO_INT_TRUE VALUE 0x1
	FOLLOW_HW_EN3 BIT[3]
		FOLLOW_HW_EN3_FALSE VALUE 0x0
		FOLLOW_HW_EN3_TRUE VALUE 0x1
	FOLLOW_HW_EN2 BIT[2]
		FOLLOW_HW_EN2_FALSE VALUE 0x0
		FOLLOW_HW_EN2_TRUE VALUE 0x1
	FOLLOW_HW_EN1 BIT[1]
		FOLLOW_HW_EN1_FALSE VALUE 0x0
		FOLLOW_HW_EN1_TRUE VALUE 0x1
	FOLLOW_HW_EN0 BIT[0]
		FOLLOW_HW_EN0_FALSE VALUE 0x0
		FOLLOW_HW_EN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x80
	PULLDN_EN BIT[7]
		PULLDN_DIABLED VALUE 0x0
		PULLDN_ENABLED VALUE 0x1

CURRENT_LIM_CTL ADDRESS 0x004A RW
CURRENT_LIM_CTL RESET_VALUE 0x80
	CURRENT_LIM_EN BIT[7]
		CURRENT_LIM_DISABLED VALUE 0x0
		CURRENT_LIM_ENABLED VALUE 0x1
	CURRENT_LIM_TESTMODE_EN BIT[5]
		CURRENT_LIM_TESTMODE_DISABLED VALUE 0x0
		CURRENT_LIM_TESTMODE_ENABLED VALUE 0x1

SOFT_START_CTL ADDRESS 0x004C RW
SOFT_START_CTL RESET_VALUE 0x80
	SOFT_START BIT[7]
		SOFT_START_DISABLED VALUE 0x0
		SOFT_START_ENABLED VALUE 0x1

CONFIG_CTL ADDRESS 0x0052 RW
CONFIG_CTL RESET_VALUE 0xF0
	CLAMP_CTRL BIT[7:6]
	CLAMP_EN BIT[5]
		CLAMP_DISABLED VALUE 0x0
		CLAMP_ENABLED VALUE 0x1
	CASCADE BIT[4]
		CASCADE_FALSE VALUE 0x0
		CASCADE_TRUE VALUE 0x1
	ACT_BYPASS_BUFF_EN BIT[3]
		ACT_BYPASS_BUFF_DISABLED VALUE 0x0
		ACT_BYPASS_BUFF_ENABLED VALUE 0x1

VS_CTL ADDRESS 0x0061 RW
VS_CTL RESET_VALUE 0x85
	VS_EN BIT[7]
		STEPPER_DIABLED VALUE 0x0
		STEPPER_ENABLED VALUE 0x1
	VS_DELAY BIT[2:0]
		DELAY_1_20 VALUE 0x0
		DELAY_1_40 VALUE 0x1
		DELAY_1_80 VALUE 0x2
		DELAY_1_160 VALUE 0x3
		DELAY_1_320 VALUE 0x4
		DELAY_1_640 VALUE 0x5
		DELAY_1_1280 VALUE 0x6
		DELAY_1_2560 VALUE 0x7

LL_VOLTAGE_CTL1 ADDRESS 0x0068 RW
LL_VOLTAGE_CTL1 RESET_VALUE 0x00
	LL_RANGE BIT[2:0]

LL_VOLTAGE_CTL2 ADDRESS 0x0069 RW
LL_VOLTAGE_CTL2 RESET_VALUE 0x00
	LL_VSET BIT[6:0]

UL_VOLTAGE_CTL1 ADDRESS 0x006A RW
UL_VOLTAGE_CTL1 RESET_VALUE 0x04
	UL_RANGE BIT[2:0]

UL_VOLTAGE_CTL2 ADDRESS 0x006B RW
UL_VOLTAGE_CTL2 RESET_VALUE 0x7F
	UL_VSET BIT[6:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]
		SEC_LOCKED VALUE 0x00
		SEC_UNLOCK VALUE 0xA5

----------------------------------------------------------------------------------------
-- BASE PM8004.SPMI_OPTIONS_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8004.SPMI_OPTIONS_BASE.SPMI_OPTIONS (level 2)
----------------------------------------------------------------------------------------
spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_ SPRE=SPMI_OPTIONS_ BPRE=SPMI_OPTIONS_ ABPRE=SPMI_OPTIONS_ FPRE=SPMI_OPTIONS_

