<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>GTH transceivers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../custom.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <h1 id="gth-transceivers"><a class="header" href="#gth-transceivers">GTH transceivers</a></h1>
<h2 id="tile-gth"><a class="header" href="#tile-gth">Tile GTH</a></h2>
<p>Cells: 60</p>
<h3 id="bel-bufg_gt0"><a class="header" href="#bel-bufg_gt0">Bel BUFG_GT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL13:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL13:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL13:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL13:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL13:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt1"><a class="header" href="#bel-bufg_gt1">Bel BUFG_GT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL13:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL13:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL13:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL13:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL13:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt2"><a class="header" href="#bel-bufg_gt2">Bel BUFG_GT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL13:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL13:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL13:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL13:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL13:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt3"><a class="header" href="#bel-bufg_gt3">Bel BUFG_GT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL14:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL14:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL14:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL14:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL14:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt4"><a class="header" href="#bel-bufg_gt4">Bel BUFG_GT4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL14:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL14:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL14:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL14:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL14:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt5"><a class="header" href="#bel-bufg_gt5">Bel BUFG_GT5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL14:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL14:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL14:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL14:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL14:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt6"><a class="header" href="#bel-bufg_gt6">Bel BUFG_GT6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL15:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL15:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL15:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL15:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL15:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt7"><a class="header" href="#bel-bufg_gt7">Bel BUFG_GT7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL15:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL15:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL15:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL15:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL15:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt8"><a class="header" href="#bel-bufg_gt8">Bel BUFG_GT8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL15:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL15:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL15:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL15:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL15:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt9"><a class="header" href="#bel-bufg_gt9">Bel BUFG_GT9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL16:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL16:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL16:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL16:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL16:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt10"><a class="header" href="#bel-bufg_gt10">Bel BUFG_GT10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL16:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL16:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL16:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL16:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL16:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt11"><a class="header" href="#bel-bufg_gt11">Bel BUFG_GT11</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT11</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL16:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL16:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL16:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL16:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL16:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt12"><a class="header" href="#bel-bufg_gt12">Bel BUFG_GT12</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT12</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL43:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL43:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL43:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL43:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL43:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt13"><a class="header" href="#bel-bufg_gt13">Bel BUFG_GT13</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT13</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL43:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL43:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL43:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL43:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL43:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt14"><a class="header" href="#bel-bufg_gt14">Bel BUFG_GT14</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT14</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL43:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL43:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL43:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL43:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL43:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt15"><a class="header" href="#bel-bufg_gt15">Bel BUFG_GT15</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT15</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL44:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL44:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL44:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL44:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL44:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt16"><a class="header" href="#bel-bufg_gt16">Bel BUFG_GT16</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT16</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL44:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL44:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL44:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL44:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL44:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt17"><a class="header" href="#bel-bufg_gt17">Bel BUFG_GT17</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT17</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL44:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL44:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL44:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL44:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL44:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt18"><a class="header" href="#bel-bufg_gt18">Bel BUFG_GT18</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT18</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL45:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL45:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL45:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL45:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL45:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt19"><a class="header" href="#bel-bufg_gt19">Bel BUFG_GT19</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT19</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL45:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL45:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL45:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL45:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL45:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt20"><a class="header" href="#bel-bufg_gt20">Bel BUFG_GT20</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT20</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL45:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL45:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL45:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL45:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL45:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt21"><a class="header" href="#bel-bufg_gt21">Bel BUFG_GT21</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT21</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL46:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL46:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL46:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL46:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL46:IMUX.IMUX.36.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt22"><a class="header" href="#bel-bufg_gt22">Bel BUFG_GT22</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT22</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL46:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL46:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL46:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL46:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL46:IMUX.IMUX.18.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt23"><a class="header" href="#bel-bufg_gt23">Bel BUFG_GT23</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT23</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CEMASK</td><td>input</td><td>TCELL46:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>DIV0</td><td>input</td><td>TCELL46:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DIV1</td><td>input</td><td>TCELL46:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DIV2</td><td>input</td><td>TCELL46:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTMASK</td><td>input</td><td>TCELL46:IMUX.IMUX.0.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync0"><a class="header" href="#bel-bufg_gt_sync0">Bel BUFG_GT_SYNC0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL14:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.15.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync1"><a class="header" href="#bel-bufg_gt_sync1">Bel BUFG_GT_SYNC1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL14:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.14.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync2"><a class="header" href="#bel-bufg_gt_sync2">Bel BUFG_GT_SYNC2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.12.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync3"><a class="header" href="#bel-bufg_gt_sync3">Bel BUFG_GT_SYNC3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.11.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync4"><a class="header" href="#bel-bufg_gt_sync4">Bel BUFG_GT_SYNC4</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC4</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL16:IMUX.IMUX.10.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync5"><a class="header" href="#bel-bufg_gt_sync5">Bel BUFG_GT_SYNC5</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC5</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL44:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.15.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync6"><a class="header" href="#bel-bufg_gt_sync6">Bel BUFG_GT_SYNC6</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC6</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL44:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.14.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync7"><a class="header" href="#bel-bufg_gt_sync7">Bel BUFG_GT_SYNC7</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC7</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.12.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync8"><a class="header" href="#bel-bufg_gt_sync8">Bel BUFG_GT_SYNC8</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC8</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.11.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync9"><a class="header" href="#bel-bufg_gt_sync9">Bel BUFG_GT_SYNC9</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC9</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.10.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-bufg_gt_sync10"><a class="header" href="#bel-bufg_gt_sync10">Bel BUFG_GT_SYNC10</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel BUFG_GT_SYNC10</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>CE_IN</td><td>input</td><td>TCELL45:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>CLK_IN</td><td>input</td><td>TCELL30:RCLK.IMUX.6</td></tr>
<tr><td>RST_IN</td><td>input</td><td>TCELL46:IMUX.IMUX.9.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-abus_switch_gt0"><a class="header" href="#bel-abus_switch_gt0">Bel ABUS_SWITCH_GT0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel ABUS_SWITCH_GT0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-abus_switch_gt1"><a class="header" href="#bel-abus_switch_gt1">Bel ABUS_SWITCH_GT1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel ABUS_SWITCH_GT1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-abus_switch_gt2"><a class="header" href="#bel-abus_switch_gt2">Bel ABUS_SWITCH_GT2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel ABUS_SWITCH_GT2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-abus_switch_gt3"><a class="header" href="#bel-abus_switch_gt3">Bel ABUS_SWITCH_GT3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel ABUS_SWITCH_GT3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-gth_common"><a class="header" href="#bel-gth_common">Bel GTH_COMMON</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel GTH_COMMON</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>BGBYPASS_FS_1</td><td>input</td><td>TCELL44:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>BGRCALCTL_FS_1_0</td><td>input</td><td>TCELL43:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>BGRCALCTL_FS_1_1</td><td>input</td><td>TCELL43:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>BGRCALCTL_FS_1_2</td><td>input</td><td>TCELL43:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>BGRCALCTL_FS_1_3</td><td>input</td><td>TCELL43:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>BGRCALCTL_FS_1_4</td><td>input</td><td>TCELL43:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>BGRCALOVRDENB_FS_1</td><td>input</td><td>TCELL43:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>BGTESTEN_FS_1</td><td>input</td><td>TCELL43:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>COREREFCLKB_FS_0</td><td>input</td><td>TCELL1:IMUX.CTRL.5</td></tr>
<tr><td>COREREFCLKB_FS_1</td><td>input</td><td>TCELL18:IMUX.CTRL.5</td></tr>
<tr><td>DADDR_FS0</td><td>input</td><td>TCELL13:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DADDR_FS1</td><td>input</td><td>TCELL13:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DADDR_FS2</td><td>input</td><td>TCELL13:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>DADDR_FS3</td><td>input</td><td>TCELL13:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>DADDR_FS4</td><td>input</td><td>TCELL13:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>DADDR_FS5</td><td>input</td><td>TCELL13:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>DADDR_FS6</td><td>input</td><td>TCELL13:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>DADDR_FS7</td><td>input</td><td>TCELL13:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>DADDR_FS8</td><td>input</td><td>TCELL14:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DCLKB_FS</td><td>input</td><td>TCELL15:IMUX.CTRL.5</td></tr>
<tr><td>DEN_FS</td><td>input</td><td>TCELL13:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS0</td><td>input</td><td>TCELL13:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>DI_FS1</td><td>input</td><td>TCELL13:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>DI_FS10</td><td>input</td><td>TCELL14:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DI_FS11</td><td>input</td><td>TCELL14:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DI_FS12</td><td>input</td><td>TCELL14:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DI_FS13</td><td>input</td><td>TCELL14:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DI_FS14</td><td>input</td><td>TCELL14:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DI_FS15</td><td>input</td><td>TCELL14:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>DI_FS2</td><td>input</td><td>TCELL13:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DI_FS3</td><td>input</td><td>TCELL13:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DI_FS4</td><td>input</td><td>TCELL13:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DI_FS5</td><td>input</td><td>TCELL13:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DI_FS6</td><td>input</td><td>TCELL13:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DI_FS7</td><td>input</td><td>TCELL13:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>DI_FS8</td><td>input</td><td>TCELL14:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>DI_FS9</td><td>input</td><td>TCELL14:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_0</td><td>output</td><td>TCELL13:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_1</td><td>output</td><td>TCELL14:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_2</td><td>output</td><td>TCELL15:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_3</td><td>output</td><td>TCELL16:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_4</td><td>output</td><td>TCELL13:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_5</td><td>output</td><td>TCELL14:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_6</td><td>output</td><td>TCELL15:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_0_7</td><td>output</td><td>TCELL16:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_0</td><td>output</td><td>TCELL43:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_1</td><td>output</td><td>TCELL44:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_2</td><td>output</td><td>TCELL45:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_3</td><td>output</td><td>TCELL46:OUT.26.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_4</td><td>output</td><td>TCELL43:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_5</td><td>output</td><td>TCELL44:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_6</td><td>output</td><td>TCELL45:OUT.18.TMIN</td></tr>
<tr><td>DMONOUT_QDCM_SF_1_7</td><td>output</td><td>TCELL46:OUT.18.TMIN</td></tr>
<tr><td>DRDY_SF</td><td>output</td><td>TCELL16:OUT.4.TMIN</td></tr>
<tr><td>DRPDO_SF0</td><td>output</td><td>TCELL13:OUT.29.TMIN</td></tr>
<tr><td>DRPDO_SF1</td><td>output</td><td>TCELL14:OUT.29.TMIN</td></tr>
<tr><td>DRPDO_SF10</td><td>output</td><td>TCELL15:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF11</td><td>output</td><td>TCELL16:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF12</td><td>output</td><td>TCELL13:OUT.5.TMIN</td></tr>
<tr><td>DRPDO_SF13</td><td>output</td><td>TCELL14:OUT.5.TMIN</td></tr>
<tr><td>DRPDO_SF14</td><td>output</td><td>TCELL15:OUT.5.TMIN</td></tr>
<tr><td>DRPDO_SF15</td><td>output</td><td>TCELL16:OUT.5.TMIN</td></tr>
<tr><td>DRPDO_SF2</td><td>output</td><td>TCELL15:OUT.29.TMIN</td></tr>
<tr><td>DRPDO_SF3</td><td>output</td><td>TCELL16:OUT.29.TMIN</td></tr>
<tr><td>DRPDO_SF4</td><td>output</td><td>TCELL13:OUT.21.TMIN</td></tr>
<tr><td>DRPDO_SF5</td><td>output</td><td>TCELL14:OUT.21.TMIN</td></tr>
<tr><td>DRPDO_SF6</td><td>output</td><td>TCELL15:OUT.21.TMIN</td></tr>
<tr><td>DRPDO_SF7</td><td>output</td><td>TCELL16:OUT.21.TMIN</td></tr>
<tr><td>DRPDO_SF8</td><td>output</td><td>TCELL13:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF9</td><td>output</td><td>TCELL14:OUT.13.TMIN</td></tr>
<tr><td>DWE_FS</td><td>input</td><td>TCELL13:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>HROW_TEST_CKB_FS_0</td><td>input</td><td>TCELL13:IMUX.CTRL.5</td></tr>
<tr><td>HROW_TEST_CKB_FS_1</td><td>input</td><td>TCELL43:IMUX.CTRL.5</td></tr>
<tr><td>MGTREFCLKFA_SF_0</td><td>output</td><td>TCELL15:OUT.22.TMIN</td></tr>
<tr><td>MGTREFCLKFA_SF_1</td><td>output</td><td>TCELL45:OUT.22.TMIN</td></tr>
<tr><td>PWRDNBGB_FS_1</td><td>input</td><td>TCELL44:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>QDCLKPINSPRDB0_FS_0</td><td>input</td><td>TCELL16:IMUX.CTRL.5</td></tr>
<tr><td>QDCLKPINSPRDB0_FS_1</td><td>input</td><td>TCELL16:IMUX.CTRL.4</td></tr>
<tr><td>QDCLKPINSPRDB1_FS_0</td><td>input</td><td>TCELL46:IMUX.CTRL.5</td></tr>
<tr><td>QDCLKPINSPRDB1_FS_1</td><td>input</td><td>TCELL46:IMUX.CTRL.4</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_0</td><td>output</td><td>TCELL13:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_1</td><td>output</td><td>TCELL14:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_2</td><td>output</td><td>TCELL15:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_3</td><td>output</td><td>TCELL16:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_4</td><td>output</td><td>TCELL13:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_5</td><td>output</td><td>TCELL14:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_6</td><td>output</td><td>TCELL15:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_0_7</td><td>output</td><td>TCELL16:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_0</td><td>output</td><td>TCELL43:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_1</td><td>output</td><td>TCELL44:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_2</td><td>output</td><td>TCELL45:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_3</td><td>output</td><td>TCELL46:OUT.25.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_4</td><td>output</td><td>TCELL43:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_5</td><td>output</td><td>TCELL44:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_6</td><td>output</td><td>TCELL45:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDOUT_SF_1_7</td><td>output</td><td>TCELL46:OUT.17.TMIN</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_0</td><td>input</td><td>TCELL15:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_1</td><td>input</td><td>TCELL15:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_2</td><td>input</td><td>TCELL15:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_3</td><td>input</td><td>TCELL15:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_4</td><td>input</td><td>TCELL15:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_5</td><td>input</td><td>TCELL15:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_6</td><td>input</td><td>TCELL15:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_0_7</td><td>input</td><td>TCELL15:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_0</td><td>input</td><td>TCELL45:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_1</td><td>input</td><td>TCELL45:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_2</td><td>input</td><td>TCELL45:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_3</td><td>input</td><td>TCELL45:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_4</td><td>input</td><td>TCELL45:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_5</td><td>input</td><td>TCELL45:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_6</td><td>input</td><td>TCELL45:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>QDCMRSVDPIN_FS_1_7</td><td>input</td><td>TCELL45:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_0_0</td><td>input</td><td>TCELL16:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_0_1</td><td>input</td><td>TCELL16:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_0_2</td><td>input</td><td>TCELL16:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_0_3</td><td>input</td><td>TCELL16:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_0_4</td><td>input</td><td>TCELL16:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_1_0</td><td>input</td><td>TCELL46:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_1_1</td><td>input</td><td>TCELL46:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_1_2</td><td>input</td><td>TCELL46:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_1_3</td><td>input</td><td>TCELL46:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>QDPINSPRD_FS_1_4</td><td>input</td><td>TCELL46:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_0</td><td>input</td><td>TCELL15:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_1</td><td>input</td><td>TCELL15:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_2</td><td>input</td><td>TCELL15:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_3</td><td>input</td><td>TCELL15:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_4</td><td>input</td><td>TCELL15:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_5</td><td>input</td><td>TCELL15:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_6</td><td>input</td><td>TCELL15:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_0_7</td><td>input</td><td>TCELL15:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_0</td><td>input</td><td>TCELL45:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_1</td><td>input</td><td>TCELL45:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_2</td><td>input</td><td>TCELL45:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_3</td><td>input</td><td>TCELL45:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_4</td><td>input</td><td>TCELL45:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_5</td><td>input</td><td>TCELL45:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_6</td><td>input</td><td>TCELL45:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>QDPMAPINRSVD_FS_1_7</td><td>input</td><td>TCELL45:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>QDPMASCANCLKB_FS0</td><td>input</td><td>TCELL13:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS1</td><td>input</td><td>TCELL14:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS2</td><td>input</td><td>TCELL15:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS3</td><td>input</td><td>TCELL16:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS4</td><td>input</td><td>TCELL43:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS5</td><td>input</td><td>TCELL44:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS6</td><td>input</td><td>TCELL45:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANCLKB_FS7</td><td>input</td><td>TCELL46:IMUX.CTRL.3</td></tr>
<tr><td>QDPMASCANENB_FS</td><td>input</td><td>TCELL44:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS0</td><td>input</td><td>TCELL16:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS1</td><td>input</td><td>TCELL16:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS2</td><td>input</td><td>TCELL16:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS3</td><td>input</td><td>TCELL16:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS4</td><td>input</td><td>TCELL46:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS5</td><td>input</td><td>TCELL46:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS6</td><td>input</td><td>TCELL46:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>QDPMASCANIN_FS7</td><td>input</td><td>TCELL46:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>QDPMASCANMODEB_FS</td><td>input</td><td>TCELL44:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>QDPMASCANOUT_SF0</td><td>output</td><td>TCELL13:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF1</td><td>output</td><td>TCELL14:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF2</td><td>output</td><td>TCELL15:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF3</td><td>output</td><td>TCELL16:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF4</td><td>output</td><td>TCELL43:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF5</td><td>output</td><td>TCELL44:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF6</td><td>output</td><td>TCELL45:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANOUT_SF7</td><td>output</td><td>TCELL46:OUT.12.TMIN</td></tr>
<tr><td>QDPMASCANRSTEN_FS</td><td>input</td><td>TCELL44:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>QPLFBLOSS_SF_0</td><td>output</td><td>TCELL16:OUT.22.TMIN</td></tr>
<tr><td>QPLFBLOSS_SF_1</td><td>output</td><td>TCELL46:OUT.22.TMIN</td></tr>
<tr><td>QPLFREQLOCK_SF_0</td><td>output</td><td>TCELL16:OUT.3.TMIN</td></tr>
<tr><td>QPLFREQLOCK_SF_1</td><td>output</td><td>TCELL46:OUT.3.TMIN</td></tr>
<tr><td>QPLLDMONCLKB_FS_0</td><td>input</td><td>TCELL15:IMUX.CTRL.4</td></tr>
<tr><td>QPLLDMONCLKB_FS_1</td><td>input</td><td>TCELL45:IMUX.CTRL.4</td></tr>
<tr><td>QPLLKDETEN_FS_0</td><td>input</td><td>TCELL15:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>QPLLKDETEN_FS_1</td><td>input</td><td>TCELL45:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>QPLPWRDN_FS_0</td><td>input</td><td>TCELL14:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>QPLPWRDN_FS_1</td><td>input</td><td>TCELL44:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>QPLREFDYN_FS_0_0</td><td>input</td><td>TCELL14:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>QPLREFDYN_FS_0_1</td><td>input</td><td>TCELL14:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>QPLREFDYN_FS_0_2</td><td>input</td><td>TCELL14:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>QPLREFDYN_FS_1_0</td><td>input</td><td>TCELL44:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>QPLREFDYN_FS_1_1</td><td>input</td><td>TCELL44:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>QPLREFDYN_FS_1_2</td><td>input</td><td>TCELL44:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>QPLREFLOSS_SF_0</td><td>output</td><td>TCELL14:OUT.22.TMIN</td></tr>
<tr><td>QPLREFLOSS_SF_1</td><td>output</td><td>TCELL44:OUT.22.TMIN</td></tr>
<tr><td>QPLRESETB_FS_0</td><td>input</td><td>TCELL14:IMUX.CTRL.0</td></tr>
<tr><td>QPLRESETB_FS_1</td><td>input</td><td>TCELL44:IMUX.CTRL.0</td></tr>
<tr><td>RCALENB_FS_1</td><td>input</td><td>TCELL43:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>REFCLKPD_FS_0</td><td>input</td><td>TCELL16:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>REFCLKPD_FS_1</td><td>input</td><td>TCELL46:IMUX.IMUX.2.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-gth_channel0"><a class="header" href="#bel-gth_channel0">Bel GTH_CHANNEL0</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel GTH_CHANNEL0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>AGCCTRL_FS0</td><td>input</td><td>TCELL12:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>AGCCTRL_FS1</td><td>input</td><td>TCELL12:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>ALT_SIGVALID_CLKB_FS</td><td>input</td><td>TCELL11:IMUX.CTRL.5</td></tr>
<tr><td>BUFGTCEMASK_SF0</td><td>output</td><td>TCELL0:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF1</td><td>output</td><td>TCELL1:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF2</td><td>output</td><td>TCELL0:OUT.12.TMIN</td></tr>
<tr><td>BUFGTCE_SF0</td><td>output</td><td>TCELL0:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF1</td><td>output</td><td>TCELL1:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF2</td><td>output</td><td>TCELL1:OUT.12.TMIN</td></tr>
<tr><td>BUFGTDIV_SF0</td><td>output</td><td>TCELL0:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF1</td><td>output</td><td>TCELL1:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF2</td><td>output</td><td>TCELL2:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF3</td><td>output</td><td>TCELL0:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF4</td><td>output</td><td>TCELL1:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF5</td><td>output</td><td>TCELL2:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF6</td><td>output</td><td>TCELL0:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF7</td><td>output</td><td>TCELL1:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF8</td><td>output</td><td>TCELL2:OUT.7.TMIN</td></tr>
<tr><td>BUFGTRESET_SF0</td><td>output</td><td>TCELL0:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF1</td><td>output</td><td>TCELL1:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF2</td><td>output</td><td>TCELL0:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF0</td><td>output</td><td>TCELL1:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF1</td><td>output</td><td>TCELL4:OUT.11.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF2</td><td>output</td><td>TCELL4:OUT.14.TMIN</td></tr>
<tr><td>CDRFRRESETB_FS</td><td>input</td><td>TCELL8:IMUX.CTRL.0</td></tr>
<tr><td>CDRHOLD_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRLOCK_SF</td><td>output</td><td>TCELL6:OUT.6.TMIN</td></tr>
<tr><td>CDROVREN_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRPHRESETB_FS</td><td>input</td><td>TCELL11:IMUX.CTRL.0</td></tr>
<tr><td>CDRRESETB_FS</td><td>input</td><td>TCELL12:IMUX.CTRL.0</td></tr>
<tr><td>CFGRESETB_FS</td><td>input</td><td>TCELL2:IMUX.CTRL.0</td></tr>
<tr><td>CFOKDONE_SF</td><td>output</td><td>TCELL3:OUT.6.TMIN</td></tr>
<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>TCELL3:OUT.0.TMIN</td></tr>
<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>TCELL4:OUT.0.TMIN</td></tr>
<tr><td>CFOKRESET_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CFOKSTART_SF</td><td>output</td><td>TCELL4:OUT.6.TMIN</td></tr>
<tr><td>CKPINRSRVD0B_FS</td><td>input</td><td>TCELL12:IMUX.CTRL.5</td></tr>
<tr><td>CKPINRSRVD1B_FS</td><td>input</td><td>TCELL12:IMUX.CTRL.4</td></tr>
<tr><td>COMFINISH_SF</td><td>output</td><td>TCELL6:OUT.0.TMIN</td></tr>
<tr><td>COMINITDET_SF</td><td>output</td><td>TCELL8:OUT.0.TMIN</td></tr>
<tr><td>COMSASDET_SF</td><td>output</td><td>TCELL10:OUT.0.TMIN</td></tr>
<tr><td>COMWAKEDET_SF</td><td>output</td><td>TCELL11:OUT.0.TMIN</td></tr>
<tr><td>COREREFCLKB_FS</td><td>input</td><td>TCELL1:IMUX.CTRL.5</td></tr>
<tr><td>CPLFBLOSS_SF</td><td>output</td><td>TCELL2:OUT.18.TMIN</td></tr>
<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>TCELL2:OUT.1.TMIN</td></tr>
<tr><td>CPLLDMONCLKB_FS</td><td>input</td><td>TCELL3:IMUX.CTRL.5</td></tr>
<tr><td>CPLLKDETEN_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLPWRDN_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLREFLOSS_SF</td><td>output</td><td>TCELL2:OUT.8.TMIN</td></tr>
<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>TCELL3:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>TCELL3:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>CPLRESETB_FS</td><td>input</td><td>TCELL3:IMUX.CTRL.0</td></tr>
<tr><td>DADDR_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DADDR_FS1</td><td>input</td><td>TCELL0:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>DADDR_FS2</td><td>input</td><td>TCELL0:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DADDR_FS3</td><td>input</td><td>TCELL0:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DADDR_FS4</td><td>input</td><td>TCELL0:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>DADDR_FS5</td><td>input</td><td>TCELL0:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>DADDR_FS6</td><td>input</td><td>TCELL0:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DADDR_FS7</td><td>input</td><td>TCELL0:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DADDR_FS8</td><td>input</td><td>TCELL1:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DCLKB_FS</td><td>input</td><td>TCELL0:IMUX.CTRL.4</td></tr>
<tr><td>DEN_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>TCELL12:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>TCELL12:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>TCELL12:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>TCELL12:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DFECFOKFEN_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>TCELL11:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>TCELL11:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEDOUT_SF0</td><td>output</td><td>TCELL0:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF1</td><td>output</td><td>TCELL1:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF2</td><td>output</td><td>TCELL2:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF3</td><td>output</td><td>TCELL3:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF4</td><td>output</td><td>TCELL4:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF5</td><td>output</td><td>TCELL0:OUT.6.TMIN</td></tr>
<tr><td>DFEDOUT_SF6</td><td>output</td><td>TCELL1:OUT.6.TMIN</td></tr>
<tr><td>DFEGCHOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DFEGCOVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEH10HOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH10OVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH11HOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH11OVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH12HOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH12OVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH13HOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH13OVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH14HOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH14OVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH15HOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH15OVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH2HOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH2OVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH3HOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH3OVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH4HOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH4OVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH5HOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH5OVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH6HOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH6OVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH7HOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH7OVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH8HOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH8OVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH9HOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH9OVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEKLHOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DFEKLOVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFERESETB_FS</td><td>input</td><td>TCELL7:IMUX.CTRL.0</td></tr>
<tr><td>DFEUTHOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEUTOVREN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVPHOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEVPOVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVSEN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DFEYEN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DI_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS1</td><td>input</td><td>TCELL0:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DI_FS10</td><td>input</td><td>TCELL1:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS11</td><td>input</td><td>TCELL1:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS12</td><td>input</td><td>TCELL1:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS13</td><td>input</td><td>TCELL1:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS14</td><td>input</td><td>TCELL1:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS15</td><td>input</td><td>TCELL1:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS2</td><td>input</td><td>TCELL0:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS3</td><td>input</td><td>TCELL0:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS4</td><td>input</td><td>TCELL0:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS5</td><td>input</td><td>TCELL0:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS6</td><td>input</td><td>TCELL0:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS7</td><td>input</td><td>TCELL0:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS8</td><td>input</td><td>TCELL1:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS9</td><td>input</td><td>TCELL1:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DMONCLKB_FS</td><td>input</td><td>TCELL0:IMUX.CTRL.5</td></tr>
<tr><td>DMONFIFORESET_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DMONOUT_SF0</td><td>output</td><td>TCELL0:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF1</td><td>output</td><td>TCELL1:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF10</td><td>output</td><td>TCELL0:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF11</td><td>output</td><td>TCELL1:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF12</td><td>output</td><td>TCELL2:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF13</td><td>output</td><td>TCELL3:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF14</td><td>output</td><td>TCELL4:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF15</td><td>output</td><td>TCELL0:OUT.9.TMIN</td></tr>
<tr><td>DMONOUT_SF16</td><td>output</td><td>TCELL1:OUT.13.TMIN</td></tr>
<tr><td>DMONOUT_SF2</td><td>output</td><td>TCELL2:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF3</td><td>output</td><td>TCELL3:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF4</td><td>output</td><td>TCELL4:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF5</td><td>output</td><td>TCELL0:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF6</td><td>output</td><td>TCELL1:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF7</td><td>output</td><td>TCELL2:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF8</td><td>output</td><td>TCELL3:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF9</td><td>output</td><td>TCELL4:OUT.21.TMIN</td></tr>
<tr><td>DRDY_SF</td><td>output</td><td>TCELL1:OUT.11.TMIN</td></tr>
<tr><td>DRPDO_SF0</td><td>output</td><td>TCELL0:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF1</td><td>output</td><td>TCELL1:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF10</td><td>output</td><td>TCELL0:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF11</td><td>output</td><td>TCELL1:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF12</td><td>output</td><td>TCELL2:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF13</td><td>output</td><td>TCELL3:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF14</td><td>output</td><td>TCELL4:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF15</td><td>output</td><td>TCELL0:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF2</td><td>output</td><td>TCELL2:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF3</td><td>output</td><td>TCELL3:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF4</td><td>output</td><td>TCELL4:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF5</td><td>output</td><td>TCELL0:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF6</td><td>output</td><td>TCELL1:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF7</td><td>output</td><td>TCELL2:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF8</td><td>output</td><td>TCELL3:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF9</td><td>output</td><td>TCELL4:OUT.25.TMIN</td></tr>
<tr><td>DWE_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>ENPPM_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>EVODDPHICALDONE_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>EVODDPHICALSTART_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>EVODDPHIDRDEN_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>EVODDPHIDWREN_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>EVODDPHIXRDEN_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>EVODDPHIXWREN_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>TCELL1:OUT.28.TMIN</td></tr>
<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>TCELL8:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>TCELL8:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>TCELL4:OUT.22.TMIN</td></tr>
<tr><td>GTRSTSEL_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>GTRXRSTB_FS</td><td>input</td><td>TCELL9:IMUX.CTRL.0</td></tr>
<tr><td>GTTXRSTB_FS</td><td>input</td><td>TCELL4:IMUX.CTRL.0</td></tr>
<tr><td>ISCANRESET_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>ISERRDETEN_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>LOOPBACK_FS1</td><td>input</td><td>TCELL2:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS2</td><td>input</td><td>TCELL2:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>LPBKRXTXSEREN_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPBKTXRXSEREN_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>LPMGCHOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMGCOVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>LPMKHHOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>LPMKHOVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMKLHOLD_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPMKLOVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>LPMOSHOLD_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>LPMOSOVREN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>TCELL0:OUT.28.TMIN</td></tr>
<tr><td>OSHOLD_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OSOVREN_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>PCIEEQRXEQADAPTDONE_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PCIERATEGEN3_SF</td><td>output</td><td>TCELL1:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEIDLE_SF</td><td>output</td><td>TCELL0:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF0</td><td>output</td><td>TCELL5:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF1</td><td>output</td><td>TCELL6:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF0</td><td>output</td><td>TCELL0:OUT.20.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF1</td><td>output</td><td>TCELL1:OUT.20.TMIN</td></tr>
<tr><td>PCIERSTIDLE_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>PCIERSTTXSYNCSTART_FS</td><td>input</td><td>TCELL5:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>PCIESYNCTXSYNCDONE_SF</td><td>output</td><td>TCELL2:OUT.17.TMIN</td></tr>
<tr><td>PCIEUSERGEN3RDY_SF</td><td>output</td><td>TCELL3:OUT.5.TMIN</td></tr>
<tr><td>PCIEUSERPHYSTATUSRST_SF</td><td>output</td><td>TCELL3:OUT.3.TMIN</td></tr>
<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>TCELL5:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>TCELL10:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>TCELL10:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>TCELL11:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>TCELL11:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>TCELL12:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>TCELL12:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>TCELL6:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>TCELL7:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>TCELL8:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>TCELL9:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>TCELL9:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>TCELL5:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>TCELL6:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>TCELL7:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>TCELL8:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>TCELL9:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>TCELL10:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>TCELL11:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>TCELL12:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>TCELL7:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>TCELL8:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>TCELL9:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>TCELL10:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>TCELL11:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>TCELL12:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>TCELL5:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>TCELL6:OUT.20.TMIN</td></tr>
<tr><td>PHYSTATUS_SF</td><td>output</td><td>TCELL7:OUT.0.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>TCELL1:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>TCELL2:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>TCELL3:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>TCELL4:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>TCELL1:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>TCELL2:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>TCELL3:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>TCELL4:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVD_FS0</td><td>input</td><td>TCELL5:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS10</td><td>input</td><td>TCELL10:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS11</td><td>input</td><td>TCELL10:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS12</td><td>input</td><td>TCELL11:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS13</td><td>input</td><td>TCELL11:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS14</td><td>input</td><td>TCELL12:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS15</td><td>input</td><td>TCELL12:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS3</td><td>input</td><td>TCELL6:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS4</td><td>input</td><td>TCELL7:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS7</td><td>input</td><td>TCELL8:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS8</td><td>input</td><td>TCELL9:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS9</td><td>input</td><td>TCELL9:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PMASCANCLK0B_FS</td><td>input</td><td>TCELL10:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK1B_FS</td><td>input</td><td>TCELL10:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK2B_FS</td><td>input</td><td>TCELL4:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK3B_FS</td><td>input</td><td>TCELL4:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK4B_FS</td><td>input</td><td>TCELL2:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK5B_FS</td><td>input</td><td>TCELL2:IMUX.CTRL.6</td></tr>
<tr><td>PMASCANENB_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS0</td><td>input</td><td>TCELL1:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS1</td><td>input</td><td>TCELL2:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS10</td><td>input</td><td>TCELL0:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>PMASCANIN_FS11</td><td>input</td><td>TCELL0:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>PMASCANIN_FS2</td><td>input</td><td>TCELL2:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS3</td><td>input</td><td>TCELL3:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS4</td><td>input</td><td>TCELL3:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS5</td><td>input</td><td>TCELL4:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS6</td><td>input</td><td>TCELL4:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS7</td><td>input</td><td>TCELL0:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>PMASCANIN_FS8</td><td>input</td><td>TCELL0:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>PMASCANIN_FS9</td><td>input</td><td>TCELL0:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PMASCANMODEB_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANOUT_SF0</td><td>output</td><td>TCELL0:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF1</td><td>output</td><td>TCELL1:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF10</td><td>output</td><td>TCELL2:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF11</td><td>output</td><td>TCELL3:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF2</td><td>output</td><td>TCELL2:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF3</td><td>output</td><td>TCELL3:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF4</td><td>output</td><td>TCELL4:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF5</td><td>output</td><td>TCELL0:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF6</td><td>output</td><td>TCELL1:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF7</td><td>output</td><td>TCELL2:OUT.16.TMIN</td></tr>
<tr><td>PMASCANOUT_SF8</td><td>output</td><td>TCELL0:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF9</td><td>output</td><td>TCELL1:OUT.14.TMIN</td></tr>
<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>TCELL0:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PRBSCNTRST_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RATE_DRP_DONE_EXT_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RATE_DRP_START_SF</td><td>output</td><td>TCELL3:OUT.24.TMIN</td></tr>
<tr><td>RCODAPWDN_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RCODARESETB_FS</td><td>input</td><td>TCELL9:IMUX.CTRL.7</td></tr>
<tr><td>RCOOVREN_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>TCELL5:OUT.6.TMIN</td></tr>
<tr><td>RESETOVRD_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTCLKENTX_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RXBUFRSTB_FS</td><td>input</td><td>TCELL10:IMUX.CTRL.0</td></tr>
<tr><td>RXBUFSTATUS_SF0</td><td>output</td><td>TCELL7:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF1</td><td>output</td><td>TCELL8:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF2</td><td>output</td><td>TCELL9:OUT.6.TMIN</td></tr>
<tr><td>RXBYTEISALIGNED_SF</td><td>output</td><td>TCELL7:OUT.2.TMIN</td></tr>
<tr><td>RXBYTEREALIGN_SF</td><td>output</td><td>TCELL6:OUT.2.TMIN</td></tr>
<tr><td>RXCHANBONDSEQ_SF</td><td>output</td><td>TCELL10:OUT.2.TMIN</td></tr>
<tr><td>RXCHANREALIGN_SF</td><td>output</td><td>TCELL12:OUT.2.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF0</td><td>output</td><td>TCELL5:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF1</td><td>output</td><td>TCELL6:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF2</td><td>output</td><td>TCELL7:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF3</td><td>output</td><td>TCELL8:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF4</td><td>output</td><td>TCELL9:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF5</td><td>output</td><td>TCELL10:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF6</td><td>output</td><td>TCELL11:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF7</td><td>output</td><td>TCELL12:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISK_SF0</td><td>output</td><td>TCELL5:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF1</td><td>output</td><td>TCELL6:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF10</td><td>output</td><td>TCELL7:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF11</td><td>output</td><td>TCELL8:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF12</td><td>output</td><td>TCELL9:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF13</td><td>output</td><td>TCELL10:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF14</td><td>output</td><td>TCELL11:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF15</td><td>output</td><td>TCELL12:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF2</td><td>output</td><td>TCELL7:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF3</td><td>output</td><td>TCELL8:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF4</td><td>output</td><td>TCELL9:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF5</td><td>output</td><td>TCELL10:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF6</td><td>output</td><td>TCELL11:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF7</td><td>output</td><td>TCELL12:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF8</td><td>output</td><td>TCELL5:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF9</td><td>output</td><td>TCELL6:OUT.24.TMIN</td></tr>
<tr><td>RXCHBONDI_FS0</td><td>input</td><td>TCELL10:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RXCHBONDI_FS1</td><td>input</td><td>TCELL10:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXCHBONDI_FS2</td><td>input</td><td>TCELL10:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXCHBONDI_FS3</td><td>input</td><td>TCELL10:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXCHBONDI_FS4</td><td>input</td><td>TCELL10:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS0</td><td>input</td><td>TCELL11:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS1</td><td>input</td><td>TCELL11:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS2</td><td>input</td><td>TCELL11:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXCHBONDMASTER_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHBONDO_SF0</td><td>output</td><td>TCELL5:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF1</td><td>output</td><td>TCELL6:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF2</td><td>output</td><td>TCELL7:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF3</td><td>output</td><td>TCELL8:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF4</td><td>output</td><td>TCELL9:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDSLAVE_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHISALIGNED_SF</td><td>output</td><td>TCELL11:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF0</td><td>output</td><td>TCELL8:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF1</td><td>output</td><td>TCELL9:OUT.2.TMIN</td></tr>
<tr><td>RXCOALGNEN_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RXCOMMADETUSE_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RXCOMMADET_SF</td><td>output</td><td>TCELL9:OUT.0.TMIN</td></tr>
<tr><td>RXCOPHDONE_SF</td><td>output</td><td>TCELL4:OUT.8.TMIN</td></tr>
<tr><td>RXCOSETPHS_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXDAALGNEN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXDABYPASS_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDAOVREN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXDASOFTRESETB_FS</td><td>input</td><td>TCELL11:IMUX.CTRL.7</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF0</td><td>output</td><td>TCELL5:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF1</td><td>output</td><td>TCELL6:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF2</td><td>output</td><td>TCELL7:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF3</td><td>output</td><td>TCELL8:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF4</td><td>output</td><td>TCELL9:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF5</td><td>output</td><td>TCELL10:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF6</td><td>output</td><td>TCELL11:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF7</td><td>output</td><td>TCELL12:OUT.4.TMIN</td></tr>
<tr><td>RXDATAVALID_SF0</td><td>output</td><td>TCELL8:OUT.8.TMIN</td></tr>
<tr><td>RXDATAVALID_SF1</td><td>output</td><td>TCELL9:OUT.8.TMIN</td></tr>
<tr><td>RXDATA_SF0</td><td>output</td><td>TCELL5:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF1</td><td>output</td><td>TCELL5:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF10</td><td>output</td><td>TCELL6:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF100</td><td>output</td><td>TCELL9:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF101</td><td>output</td><td>TCELL9:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF102</td><td>output</td><td>TCELL9:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF103</td><td>output</td><td>TCELL9:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF104</td><td>output</td><td>TCELL10:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF105</td><td>output</td><td>TCELL10:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF106</td><td>output</td><td>TCELL10:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF107</td><td>output</td><td>TCELL10:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF108</td><td>output</td><td>TCELL10:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF109</td><td>output</td><td>TCELL10:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF11</td><td>output</td><td>TCELL6:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF110</td><td>output</td><td>TCELL10:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF111</td><td>output</td><td>TCELL10:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF112</td><td>output</td><td>TCELL11:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF113</td><td>output</td><td>TCELL11:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF114</td><td>output</td><td>TCELL11:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF115</td><td>output</td><td>TCELL11:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF116</td><td>output</td><td>TCELL11:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF117</td><td>output</td><td>TCELL11:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF118</td><td>output</td><td>TCELL11:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF119</td><td>output</td><td>TCELL11:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF12</td><td>output</td><td>TCELL6:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF120</td><td>output</td><td>TCELL12:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF121</td><td>output</td><td>TCELL12:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF122</td><td>output</td><td>TCELL12:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF123</td><td>output</td><td>TCELL12:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF124</td><td>output</td><td>TCELL12:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF125</td><td>output</td><td>TCELL12:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF126</td><td>output</td><td>TCELL12:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF127</td><td>output</td><td>TCELL12:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF13</td><td>output</td><td>TCELL6:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF14</td><td>output</td><td>TCELL6:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF15</td><td>output</td><td>TCELL6:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF16</td><td>output</td><td>TCELL7:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF17</td><td>output</td><td>TCELL7:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF18</td><td>output</td><td>TCELL7:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF19</td><td>output</td><td>TCELL7:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF2</td><td>output</td><td>TCELL5:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF20</td><td>output</td><td>TCELL7:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF21</td><td>output</td><td>TCELL7:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF22</td><td>output</td><td>TCELL7:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF23</td><td>output</td><td>TCELL7:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF24</td><td>output</td><td>TCELL8:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF25</td><td>output</td><td>TCELL8:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF26</td><td>output</td><td>TCELL8:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF27</td><td>output</td><td>TCELL8:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF28</td><td>output</td><td>TCELL8:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF29</td><td>output</td><td>TCELL8:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF3</td><td>output</td><td>TCELL5:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF30</td><td>output</td><td>TCELL8:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF31</td><td>output</td><td>TCELL8:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF32</td><td>output</td><td>TCELL9:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF33</td><td>output</td><td>TCELL9:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF34</td><td>output</td><td>TCELL9:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF35</td><td>output</td><td>TCELL9:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF36</td><td>output</td><td>TCELL9:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF37</td><td>output</td><td>TCELL9:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF38</td><td>output</td><td>TCELL9:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF39</td><td>output</td><td>TCELL9:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF4</td><td>output</td><td>TCELL5:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF40</td><td>output</td><td>TCELL10:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF41</td><td>output</td><td>TCELL10:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF42</td><td>output</td><td>TCELL10:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF43</td><td>output</td><td>TCELL10:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF44</td><td>output</td><td>TCELL10:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF45</td><td>output</td><td>TCELL10:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF46</td><td>output</td><td>TCELL10:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF47</td><td>output</td><td>TCELL10:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF48</td><td>output</td><td>TCELL11:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF49</td><td>output</td><td>TCELL11:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF5</td><td>output</td><td>TCELL5:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF50</td><td>output</td><td>TCELL11:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF51</td><td>output</td><td>TCELL11:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF52</td><td>output</td><td>TCELL11:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF53</td><td>output</td><td>TCELL11:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF54</td><td>output</td><td>TCELL11:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF55</td><td>output</td><td>TCELL11:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF56</td><td>output</td><td>TCELL12:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF57</td><td>output</td><td>TCELL12:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF58</td><td>output</td><td>TCELL12:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF59</td><td>output</td><td>TCELL12:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF6</td><td>output</td><td>TCELL5:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF60</td><td>output</td><td>TCELL12:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF61</td><td>output</td><td>TCELL12:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF62</td><td>output</td><td>TCELL12:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF63</td><td>output</td><td>TCELL12:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF64</td><td>output</td><td>TCELL5:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF65</td><td>output</td><td>TCELL5:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF66</td><td>output</td><td>TCELL5:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF67</td><td>output</td><td>TCELL5:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF68</td><td>output</td><td>TCELL5:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF69</td><td>output</td><td>TCELL5:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF7</td><td>output</td><td>TCELL5:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF70</td><td>output</td><td>TCELL5:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF71</td><td>output</td><td>TCELL5:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF72</td><td>output</td><td>TCELL6:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF73</td><td>output</td><td>TCELL6:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF74</td><td>output</td><td>TCELL6:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF75</td><td>output</td><td>TCELL6:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF76</td><td>output</td><td>TCELL6:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF77</td><td>output</td><td>TCELL6:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF78</td><td>output</td><td>TCELL6:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF79</td><td>output</td><td>TCELL6:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF8</td><td>output</td><td>TCELL6:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF80</td><td>output</td><td>TCELL7:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF81</td><td>output</td><td>TCELL7:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF82</td><td>output</td><td>TCELL7:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF83</td><td>output</td><td>TCELL7:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF84</td><td>output</td><td>TCELL7:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF85</td><td>output</td><td>TCELL7:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF86</td><td>output</td><td>TCELL7:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF87</td><td>output</td><td>TCELL7:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF88</td><td>output</td><td>TCELL8:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF89</td><td>output</td><td>TCELL8:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF9</td><td>output</td><td>TCELL6:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF90</td><td>output</td><td>TCELL8:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF91</td><td>output</td><td>TCELL8:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF92</td><td>output</td><td>TCELL8:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF93</td><td>output</td><td>TCELL8:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF94</td><td>output</td><td>TCELL8:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF95</td><td>output</td><td>TCELL8:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF96</td><td>output</td><td>TCELL9:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF97</td><td>output</td><td>TCELL9:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF98</td><td>output</td><td>TCELL9:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF99</td><td>output</td><td>TCELL9:OUT.13.TMIN</td></tr>
<tr><td>RXDEC8B10BUSE_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDISPERR_SF0</td><td>output</td><td>TCELL5:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF1</td><td>output</td><td>TCELL6:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF10</td><td>output</td><td>TCELL7:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF11</td><td>output</td><td>TCELL8:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF12</td><td>output</td><td>TCELL9:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF13</td><td>output</td><td>TCELL10:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF14</td><td>output</td><td>TCELL11:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF15</td><td>output</td><td>TCELL12:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF2</td><td>output</td><td>TCELL7:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF3</td><td>output</td><td>TCELL8:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF4</td><td>output</td><td>TCELL9:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF5</td><td>output</td><td>TCELL10:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF6</td><td>output</td><td>TCELL11:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF7</td><td>output</td><td>TCELL12:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF8</td><td>output</td><td>TCELL5:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF9</td><td>output</td><td>TCELL6:OUT.28.TMIN</td></tr>
<tr><td>RXELECIDLE_SF</td><td>output</td><td>TCELL5:OUT.2.TMIN</td></tr>
<tr><td>RXENCHANSYNC_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXENMCOMMAALIGN_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RXENPCOMMAALIGN_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RXGEARBOXSLIP_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXHEADERVALID_SF0</td><td>output</td><td>TCELL10:OUT.8.TMIN</td></tr>
<tr><td>RXHEADERVALID_SF1</td><td>output</td><td>TCELL11:OUT.8.TMIN</td></tr>
<tr><td>RXHEADER_SF0</td><td>output</td><td>TCELL5:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF1</td><td>output</td><td>TCELL6:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF2</td><td>output</td><td>TCELL7:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF3</td><td>output</td><td>TCELL8:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF4</td><td>output</td><td>TCELL9:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF5</td><td>output</td><td>TCELL10:OUT.12.TMIN</td></tr>
<tr><td>RXLATCLKB_FS</td><td>input</td><td>TCELL11:IMUX.CTRL.4</td></tr>
<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>TCELL4:OUT.13.TMIN</td></tr>
<tr><td>RXLPMEN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXNOTINTABLE_SF0</td><td>output</td><td>TCELL5:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF1</td><td>output</td><td>TCELL6:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF2</td><td>output</td><td>TCELL7:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF3</td><td>output</td><td>TCELL8:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF4</td><td>output</td><td>TCELL9:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF5</td><td>output</td><td>TCELL10:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF6</td><td>output</td><td>TCELL11:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF7</td><td>output</td><td>TCELL12:OUT.16.TMIN</td></tr>
<tr><td>RXOOBRESETB_FS</td><td>input</td><td>TCELL7:IMUX.CTRL.7</td></tr>
<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>TCELL8:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>TCELL9:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>TCELL9:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>TCELL2:OUT.12.TMIN</td></tr>
<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>TCELL9:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>TCELL10:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPMARESETB_FS</td><td>input</td><td>TCELL8:IMUX.CTRL.7</td></tr>
<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>TCELL4:OUT.2.TMIN</td></tr>
<tr><td>RXPOLARITY_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXPRBSERR_SF</td><td>output</td><td>TCELL12:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>TCELL5:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>TCELL12:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>TCELL12:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>TCELL12:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>TCELL12:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RXPROGDIVRESETB_FS</td><td>input</td><td>TCELL10:IMUX.CTRL.7</td></tr>
<tr><td>RXPWRDN_FS0</td><td>input</td><td>TCELL11:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPWRDN_FS1</td><td>input</td><td>TCELL12:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXQPIEN_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RXQPISENN_SF</td><td>output</td><td>TCELL4:OUT.18.TMIN</td></tr>
<tr><td>RXQPISENP_SF</td><td>output</td><td>TCELL3:OUT.18.TMIN</td></tr>
<tr><td>RXRATEASYNCH_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXRATEDONE_SF</td><td>output</td><td>TCELL10:OUT.6.TMIN</td></tr>
<tr><td>RXRATE_FS0</td><td>input</td><td>TCELL9:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXRATE_FS1</td><td>input</td><td>TCELL9:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXRATE_FS2</td><td>input</td><td>TCELL9:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>TCELL7:OUT.8.TMIN</td></tr>
<tr><td>RXRECCLK_SF</td><td>output</td><td>TCELL6:OUT.8.TMIN</td></tr>
<tr><td>RXRESETDONE_SF</td><td>output</td><td>TCELL12:OUT.10.TMIN</td></tr>
<tr><td>RXRESET_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS2</td><td>input</td><td>TCELL3:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS3</td><td>input</td><td>TCELL4:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS4</td><td>input</td><td>TCELL4:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSLIDERDY_SF</td><td>output</td><td>TCELL4:OUT.12.TMIN</td></tr>
<tr><td>RXSLIDE_FS</td><td>input</td><td>TCELL10:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXSLIPDONE_SF</td><td>output</td><td>TCELL4:OUT.10.TMIN</td></tr>
<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>TCELL4:OUT.5.TMIN</td></tr>
<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>TCELL4:OUT.3.TMIN</td></tr>
<tr><td>RXSLIPPMA_FS</td><td>input</td><td>TCELL12:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RXSTARTOFSEQ_SF0</td><td>output</td><td>TCELL11:OUT.6.TMIN</td></tr>
<tr><td>RXSTARTOFSEQ_SF1</td><td>output</td><td>TCELL12:OUT.6.TMIN</td></tr>
<tr><td>RXSTATUS_SF0</td><td>output</td><td>TCELL10:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF1</td><td>output</td><td>TCELL11:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF2</td><td>output</td><td>TCELL12:OUT.14.TMIN</td></tr>
<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>TCELL4:OUT.4.TMIN</td></tr>
<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>TCELL9:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>TCELL8:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXTERMPROG_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS1</td><td>input</td><td>TCELL0:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS2</td><td>input</td><td>TCELL1:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS3</td><td>input</td><td>TCELL1:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS4</td><td>input</td><td>TCELL2:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXUSRCLK2B_FS</td><td>input</td><td>TCELL9:IMUX.CTRL.4</td></tr>
<tr><td>RXUSRCLKB_FS</td><td>input</td><td>TCELL9:IMUX.CTRL.5</td></tr>
<tr><td>RXUSRRDY_FS</td><td>input</td><td>TCELL11:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RXVALID_SF</td><td>output</td><td>TCELL12:OUT.0.TMIN</td></tr>
<tr><td>SCANCLKB_FS</td><td>input</td><td>TCELL7:IMUX.CTRL.5</td></tr>
<tr><td>SCANENB_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>SCANIN_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS1</td><td>input</td><td>TCELL1:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS10</td><td>input</td><td>TCELL1:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS11</td><td>input</td><td>TCELL0:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS12</td><td>input</td><td>TCELL0:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SCANIN_FS13</td><td>input</td><td>TCELL2:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS14</td><td>input</td><td>TCELL9:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>SCANIN_FS15</td><td>input</td><td>TCELL9:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>SCANIN_FS16</td><td>input</td><td>TCELL10:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS17</td><td>input</td><td>TCELL11:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS18</td><td>input</td><td>TCELL12:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS2</td><td>input</td><td>TCELL0:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS3</td><td>input</td><td>TCELL1:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS4</td><td>input</td><td>TCELL0:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS5</td><td>input</td><td>TCELL1:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS6</td><td>input</td><td>TCELL1:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS7</td><td>input</td><td>TCELL0:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS8</td><td>input</td><td>TCELL1:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANIN_FS9</td><td>input</td><td>TCELL0:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANMODEB_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SCANOUT_SF0</td><td>output</td><td>TCELL0:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF1</td><td>output</td><td>TCELL1:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF10</td><td>output</td><td>TCELL2:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF11</td><td>output</td><td>TCELL0:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF12</td><td>output</td><td>TCELL1:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF13</td><td>output</td><td>TCELL2:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF14</td><td>output</td><td>TCELL0:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF15</td><td>output</td><td>TCELL1:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF16</td><td>output</td><td>TCELL2:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF17</td><td>output</td><td>TCELL3:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF18</td><td>output</td><td>TCELL3:OUT.12.TMIN</td></tr>
<tr><td>SCANOUT_SF2</td><td>output</td><td>TCELL2:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF3</td><td>output</td><td>TCELL3:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF4</td><td>output</td><td>TCELL4:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF5</td><td>output</td><td>TCELL0:OUT.11.TMIN</td></tr>
<tr><td>SCANOUT_SF6</td><td>output</td><td>TCELL0:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF7</td><td>output</td><td>TCELL1:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF8</td><td>output</td><td>TCELL0:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF9</td><td>output</td><td>TCELL1:OUT.2.TMIN</td></tr>
<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TCOCLKFSMFROUTB_FS</td><td>input</td><td>TCELL6:IMUX.CTRL.5</td></tr>
<tr><td>TCODABYPASS_FS</td><td>input</td><td>TCELL5:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODAOVREN_FS</td><td>input</td><td>TCELL6:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TCODAPWDN_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODARESET_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>TCELL6:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TCOINITDONE_SF</td><td>output</td><td>TCELL2:OUT.20.TMIN</td></tr>
<tr><td>TCOINITSET_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TCOPIOVREN_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TDASOFTRESET_FS</td><td>input</td><td>TCELL6:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>TCELL3:OUT.8.TMIN</td></tr>
<tr><td>TSTCLK0B_FS</td><td>input</td><td>TCELL8:IMUX.CTRL.5</td></tr>
<tr><td>TSTCLK1B_FS</td><td>input</td><td>TCELL8:IMUX.CTRL.4</td></tr>
<tr><td>TSTIN_FS0</td><td>input</td><td>TCELL0:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS1</td><td>input</td><td>TCELL1:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS10</td><td>input</td><td>TCELL0:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS11</td><td>input</td><td>TCELL1:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS12</td><td>input</td><td>TCELL0:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS13</td><td>input</td><td>TCELL1:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS14</td><td>input</td><td>TCELL0:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS15</td><td>input</td><td>TCELL1:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS16</td><td>input</td><td>TCELL0:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS17</td><td>input</td><td>TCELL1:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS18</td><td>input</td><td>TCELL0:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS19</td><td>input</td><td>TCELL1:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS2</td><td>input</td><td>TCELL0:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS3</td><td>input</td><td>TCELL1:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS4</td><td>input</td><td>TCELL0:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS5</td><td>input</td><td>TCELL1:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS6</td><td>input</td><td>TCELL0:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS7</td><td>input</td><td>TCELL1:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS8</td><td>input</td><td>TCELL0:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTIN_FS9</td><td>input</td><td>TCELL1:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>TCELL1:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TSTPWRDN_FS0</td><td>input</td><td>TCELL1:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TSTPWRDN_FS1</td><td>input</td><td>TCELL1:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TSTPWRDN_FS2</td><td>input</td><td>TCELL1:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TSTPWRDN_FS3</td><td>input</td><td>TCELL1:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TSTPWRDN_FS4</td><td>input</td><td>TCELL1:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBUFSTATUS_SF0</td><td>output</td><td>TCELL2:OUT.0.TMIN</td></tr>
<tr><td>TXBUFSTATUS_SF1</td><td>output</td><td>TCELL2:OUT.13.TMIN</td></tr>
<tr><td>TXBYPASS8B10B_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS7</td><td>input</td><td>TCELL9:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS10</td><td>input</td><td>TCELL4:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS11</td><td>input</td><td>TCELL5:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS12</td><td>input</td><td>TCELL6:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS13</td><td>input</td><td>TCELL7:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS14</td><td>input</td><td>TCELL8:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS15</td><td>input</td><td>TCELL9:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS7</td><td>input</td><td>TCELL9:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS8</td><td>input</td><td>TCELL2:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS9</td><td>input</td><td>TCELL3:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS10</td><td>input</td><td>TCELL4:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS11</td><td>input</td><td>TCELL5:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS12</td><td>input</td><td>TCELL6:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS13</td><td>input</td><td>TCELL7:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS14</td><td>input</td><td>TCELL8:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS15</td><td>input</td><td>TCELL9:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS7</td><td>input</td><td>TCELL9:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS8</td><td>input</td><td>TCELL2:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS9</td><td>input</td><td>TCELL3:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARISK_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS7</td><td>input</td><td>TCELL9:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>TCELL5:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXCOMINIT_FS</td><td>input</td><td>TCELL4:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOMSAS_FS</td><td>input</td><td>TCELL4:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXCOMWAKE_FS</td><td>input</td><td>TCELL4:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>TCELL2:OUT.28.TMIN</td></tr>
<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS7</td><td>input</td><td>TCELL9:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATA_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS1</td><td>input</td><td>TCELL2:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS10</td><td>input</td><td>TCELL3:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS100</td><td>input</td><td>TCELL6:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS101</td><td>input</td><td>TCELL6:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS102</td><td>input</td><td>TCELL6:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS103</td><td>input</td><td>TCELL6:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS104</td><td>input</td><td>TCELL7:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS105</td><td>input</td><td>TCELL7:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS106</td><td>input</td><td>TCELL7:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS107</td><td>input</td><td>TCELL7:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS108</td><td>input</td><td>TCELL7:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS109</td><td>input</td><td>TCELL7:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS11</td><td>input</td><td>TCELL3:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS110</td><td>input</td><td>TCELL7:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS111</td><td>input</td><td>TCELL7:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS112</td><td>input</td><td>TCELL8:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS113</td><td>input</td><td>TCELL8:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS114</td><td>input</td><td>TCELL8:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS115</td><td>input</td><td>TCELL8:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS116</td><td>input</td><td>TCELL8:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS117</td><td>input</td><td>TCELL8:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS118</td><td>input</td><td>TCELL8:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS119</td><td>input</td><td>TCELL8:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS12</td><td>input</td><td>TCELL3:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS120</td><td>input</td><td>TCELL9:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS121</td><td>input</td><td>TCELL9:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS122</td><td>input</td><td>TCELL9:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS123</td><td>input</td><td>TCELL9:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS124</td><td>input</td><td>TCELL9:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS125</td><td>input</td><td>TCELL9:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS126</td><td>input</td><td>TCELL9:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS127</td><td>input</td><td>TCELL9:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS13</td><td>input</td><td>TCELL3:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS14</td><td>input</td><td>TCELL3:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS15</td><td>input</td><td>TCELL3:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS16</td><td>input</td><td>TCELL4:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS17</td><td>input</td><td>TCELL4:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS18</td><td>input</td><td>TCELL4:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS19</td><td>input</td><td>TCELL4:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS2</td><td>input</td><td>TCELL2:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS20</td><td>input</td><td>TCELL4:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS21</td><td>input</td><td>TCELL4:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS22</td><td>input</td><td>TCELL4:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS23</td><td>input</td><td>TCELL4:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS24</td><td>input</td><td>TCELL5:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS25</td><td>input</td><td>TCELL5:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS26</td><td>input</td><td>TCELL5:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS27</td><td>input</td><td>TCELL5:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS28</td><td>input</td><td>TCELL5:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS29</td><td>input</td><td>TCELL5:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS3</td><td>input</td><td>TCELL2:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS30</td><td>input</td><td>TCELL5:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS31</td><td>input</td><td>TCELL5:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS32</td><td>input</td><td>TCELL6:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS33</td><td>input</td><td>TCELL6:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS34</td><td>input</td><td>TCELL6:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS35</td><td>input</td><td>TCELL6:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS36</td><td>input</td><td>TCELL6:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS37</td><td>input</td><td>TCELL6:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS38</td><td>input</td><td>TCELL6:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS39</td><td>input</td><td>TCELL6:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS4</td><td>input</td><td>TCELL2:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS40</td><td>input</td><td>TCELL7:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS41</td><td>input</td><td>TCELL7:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS42</td><td>input</td><td>TCELL7:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS43</td><td>input</td><td>TCELL7:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS44</td><td>input</td><td>TCELL7:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS45</td><td>input</td><td>TCELL7:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS46</td><td>input</td><td>TCELL7:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS47</td><td>input</td><td>TCELL7:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS48</td><td>input</td><td>TCELL8:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS49</td><td>input</td><td>TCELL8:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS5</td><td>input</td><td>TCELL2:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS50</td><td>input</td><td>TCELL8:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS51</td><td>input</td><td>TCELL8:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS52</td><td>input</td><td>TCELL8:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS53</td><td>input</td><td>TCELL8:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS54</td><td>input</td><td>TCELL8:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS55</td><td>input</td><td>TCELL8:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS56</td><td>input</td><td>TCELL9:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS57</td><td>input</td><td>TCELL9:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS58</td><td>input</td><td>TCELL9:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS59</td><td>input</td><td>TCELL9:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS6</td><td>input</td><td>TCELL2:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS60</td><td>input</td><td>TCELL9:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS61</td><td>input</td><td>TCELL9:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS62</td><td>input</td><td>TCELL9:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS63</td><td>input</td><td>TCELL9:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS64</td><td>input</td><td>TCELL2:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS65</td><td>input</td><td>TCELL2:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS66</td><td>input</td><td>TCELL2:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS67</td><td>input</td><td>TCELL2:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS68</td><td>input</td><td>TCELL2:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS69</td><td>input</td><td>TCELL2:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS7</td><td>input</td><td>TCELL2:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS70</td><td>input</td><td>TCELL2:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS71</td><td>input</td><td>TCELL2:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS72</td><td>input</td><td>TCELL3:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS73</td><td>input</td><td>TCELL3:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS74</td><td>input</td><td>TCELL3:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS75</td><td>input</td><td>TCELL3:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS76</td><td>input</td><td>TCELL3:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS77</td><td>input</td><td>TCELL3:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS78</td><td>input</td><td>TCELL3:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS79</td><td>input</td><td>TCELL3:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS8</td><td>input</td><td>TCELL3:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS80</td><td>input</td><td>TCELL4:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS81</td><td>input</td><td>TCELL4:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS82</td><td>input</td><td>TCELL4:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS83</td><td>input</td><td>TCELL4:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS84</td><td>input</td><td>TCELL4:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS85</td><td>input</td><td>TCELL4:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS86</td><td>input</td><td>TCELL4:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS87</td><td>input</td><td>TCELL4:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS88</td><td>input</td><td>TCELL5:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS89</td><td>input</td><td>TCELL5:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS9</td><td>input</td><td>TCELL3:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS90</td><td>input</td><td>TCELL5:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS91</td><td>input</td><td>TCELL5:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS92</td><td>input</td><td>TCELL5:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS93</td><td>input</td><td>TCELL5:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS94</td><td>input</td><td>TCELL5:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS95</td><td>input</td><td>TCELL5:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS96</td><td>input</td><td>TCELL6:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS97</td><td>input</td><td>TCELL6:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS98</td><td>input</td><td>TCELL6:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS99</td><td>input</td><td>TCELL6:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDEEMPH_FS</td><td>input</td><td>TCELL4:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXDETECTRX_FS</td><td>input</td><td>TCELL5:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDRVAMP_FS0</td><td>input</td><td>TCELL4:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS3</td><td>input</td><td>TCELL7:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVPWRDN_FS</td><td>input</td><td>TCELL5:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXELECIDLE_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXEMPINVPO_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXEMPINVPR_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPPOS_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPRE_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXENC8B10BUSE_FS</td><td>input</td><td>TCELL4:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXHEADER_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS1</td><td>input</td><td>TCELL2:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS2</td><td>input</td><td>TCELL3:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS3</td><td>input</td><td>TCELL3:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS4</td><td>input</td><td>TCELL4:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS5</td><td>input</td><td>TCELL4:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXINHIBIT_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXLATCLKB_FS</td><td>input</td><td>TCELL6:IMUX.CTRL.4</td></tr>
<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>TCELL3:OUT.11.TMIN</td></tr>
<tr><td>TXMARGIN_FS0</td><td>input</td><td>TCELL4:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL4:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>TCELL4:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>TCELL2:OUT.11.TMIN</td></tr>
<tr><td>TXOUTCLK_SF</td><td>output</td><td>TCELL2:OUT.6.TMIN</td></tr>
<tr><td>TXPDOWNASYNCH_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>TCELL5:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>TCELL6:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPMARESETB_FS</td><td>input</td><td>TCELL6:IMUX.CTRL.0</td></tr>
<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>TCELL2:OUT.24.TMIN</td></tr>
<tr><td>TXPOLARITY_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPPMSEL_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXPRBSINERR_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>TCELL4:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>TCELL6:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXPREAMP_FS0</td><td>input</td><td>TCELL4:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPROGDIVRESETB_FS</td><td>input</td><td>TCELL5:IMUX.CTRL.0</td></tr>
<tr><td>TXPWRDN_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXPWRDN_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXQPIBIASEN_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXQPISENN_SF</td><td>output</td><td>TCELL4:OUT.17.TMIN</td></tr>
<tr><td>TXQPISENP_SF</td><td>output</td><td>TCELL3:OUT.17.TMIN</td></tr>
<tr><td>TXQPISTRGPD_FS</td><td>input</td><td>TCELL7:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXQPIWEAKPU_FS</td><td>input</td><td>TCELL6:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXRATEASYNCH_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXRATEDONE_SF</td><td>output</td><td>TCELL3:OUT.4.TMIN</td></tr>
<tr><td>TXRATE_FS0</td><td>input</td><td>TCELL4:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS1</td><td>input</td><td>TCELL5:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS2</td><td>input</td><td>TCELL6:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRESETDONE_SF</td><td>output</td><td>TCELL3:OUT.13.TMIN</td></tr>
<tr><td>TXRESET_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS0</td><td>input</td><td>TCELL2:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS1</td><td>input</td><td>TCELL3:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS2</td><td>input</td><td>TCELL4:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS3</td><td>input</td><td>TCELL5:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS4</td><td>input</td><td>TCELL6:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS5</td><td>input</td><td>TCELL7:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS6</td><td>input</td><td>TCELL8:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSERPWRDN_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>TCELL3:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXSWING_FS</td><td>input</td><td>TCELL9:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>TCELL3:OUT.2.TMIN</td></tr>
<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL8:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>TCELL3:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>TCELL4:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXUSRCLK2B_FS</td><td>input</td><td>TCELL5:IMUX.CTRL.4</td></tr>
<tr><td>TXUSRCLKB_FS</td><td>input</td><td>TCELL5:IMUX.CTRL.5</td></tr>
<tr><td>TXUSRRDY_FS</td><td>input</td><td>TCELL2:IMUX.IMUX.4.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-gth_channel1"><a class="header" href="#bel-gth_channel1">Bel GTH_CHANNEL1</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel GTH_CHANNEL1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>AGCCTRL_FS0</td><td>input</td><td>TCELL29:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>AGCCTRL_FS1</td><td>input</td><td>TCELL29:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>ALT_SIGVALID_CLKB_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.5</td></tr>
<tr><td>BUFGTCEMASK_SF0</td><td>output</td><td>TCELL17:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF1</td><td>output</td><td>TCELL18:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF2</td><td>output</td><td>TCELL17:OUT.12.TMIN</td></tr>
<tr><td>BUFGTCE_SF0</td><td>output</td><td>TCELL17:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF1</td><td>output</td><td>TCELL18:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF2</td><td>output</td><td>TCELL18:OUT.12.TMIN</td></tr>
<tr><td>BUFGTDIV_SF0</td><td>output</td><td>TCELL17:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF1</td><td>output</td><td>TCELL18:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF2</td><td>output</td><td>TCELL19:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF3</td><td>output</td><td>TCELL17:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF4</td><td>output</td><td>TCELL18:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF5</td><td>output</td><td>TCELL19:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF6</td><td>output</td><td>TCELL17:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF7</td><td>output</td><td>TCELL18:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF8</td><td>output</td><td>TCELL19:OUT.7.TMIN</td></tr>
<tr><td>BUFGTRESET_SF0</td><td>output</td><td>TCELL17:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF1</td><td>output</td><td>TCELL18:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF2</td><td>output</td><td>TCELL17:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF0</td><td>output</td><td>TCELL18:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF1</td><td>output</td><td>TCELL21:OUT.11.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF2</td><td>output</td><td>TCELL21:OUT.14.TMIN</td></tr>
<tr><td>CDRFRRESETB_FS</td><td>input</td><td>TCELL25:IMUX.CTRL.0</td></tr>
<tr><td>CDRHOLD_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRLOCK_SF</td><td>output</td><td>TCELL23:OUT.6.TMIN</td></tr>
<tr><td>CDROVREN_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRPHRESETB_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.0</td></tr>
<tr><td>CDRRESETB_FS</td><td>input</td><td>TCELL29:IMUX.CTRL.0</td></tr>
<tr><td>CFGRESETB_FS</td><td>input</td><td>TCELL19:IMUX.CTRL.0</td></tr>
<tr><td>CFOKDONE_SF</td><td>output</td><td>TCELL20:OUT.6.TMIN</td></tr>
<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>TCELL20:OUT.0.TMIN</td></tr>
<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>TCELL21:OUT.0.TMIN</td></tr>
<tr><td>CFOKRESET_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CFOKSTART_SF</td><td>output</td><td>TCELL21:OUT.6.TMIN</td></tr>
<tr><td>CKPINRSRVD0B_FS</td><td>input</td><td>TCELL29:IMUX.CTRL.5</td></tr>
<tr><td>CKPINRSRVD1B_FS</td><td>input</td><td>TCELL29:IMUX.CTRL.4</td></tr>
<tr><td>COMFINISH_SF</td><td>output</td><td>TCELL23:OUT.0.TMIN</td></tr>
<tr><td>COMINITDET_SF</td><td>output</td><td>TCELL25:OUT.0.TMIN</td></tr>
<tr><td>COMSASDET_SF</td><td>output</td><td>TCELL27:OUT.0.TMIN</td></tr>
<tr><td>COMWAKEDET_SF</td><td>output</td><td>TCELL28:OUT.0.TMIN</td></tr>
<tr><td>COREREFCLKB_FS</td><td>input</td><td>TCELL18:IMUX.CTRL.5</td></tr>
<tr><td>CPLFBLOSS_SF</td><td>output</td><td>TCELL19:OUT.18.TMIN</td></tr>
<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>TCELL19:OUT.1.TMIN</td></tr>
<tr><td>CPLLDMONCLKB_FS</td><td>input</td><td>TCELL20:IMUX.CTRL.5</td></tr>
<tr><td>CPLLKDETEN_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLPWRDN_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLREFLOSS_SF</td><td>output</td><td>TCELL19:OUT.8.TMIN</td></tr>
<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>TCELL20:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>TCELL20:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>CPLRESETB_FS</td><td>input</td><td>TCELL20:IMUX.CTRL.0</td></tr>
<tr><td>DADDR_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DADDR_FS1</td><td>input</td><td>TCELL17:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>DADDR_FS2</td><td>input</td><td>TCELL17:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DADDR_FS3</td><td>input</td><td>TCELL17:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DADDR_FS4</td><td>input</td><td>TCELL17:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>DADDR_FS5</td><td>input</td><td>TCELL17:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>DADDR_FS6</td><td>input</td><td>TCELL17:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DADDR_FS7</td><td>input</td><td>TCELL17:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DADDR_FS8</td><td>input</td><td>TCELL18:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DCLKB_FS</td><td>input</td><td>TCELL17:IMUX.CTRL.4</td></tr>
<tr><td>DEN_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>TCELL29:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>TCELL29:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>TCELL29:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>TCELL29:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DFECFOKFEN_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>TCELL28:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>TCELL28:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEDOUT_SF0</td><td>output</td><td>TCELL17:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF1</td><td>output</td><td>TCELL18:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF2</td><td>output</td><td>TCELL19:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF3</td><td>output</td><td>TCELL20:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF4</td><td>output</td><td>TCELL21:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF5</td><td>output</td><td>TCELL17:OUT.6.TMIN</td></tr>
<tr><td>DFEDOUT_SF6</td><td>output</td><td>TCELL18:OUT.6.TMIN</td></tr>
<tr><td>DFEGCHOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DFEGCOVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEH10HOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH10OVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH11HOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH11OVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH12HOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH12OVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH13HOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH13OVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH14HOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH14OVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH15HOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH15OVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH2HOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH2OVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH3HOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH3OVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH4HOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH4OVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH5HOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH5OVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH6HOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH6OVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH7HOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH7OVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH8HOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH8OVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH9HOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH9OVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEKLHOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DFEKLOVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFERESETB_FS</td><td>input</td><td>TCELL24:IMUX.CTRL.0</td></tr>
<tr><td>DFEUTHOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEUTOVREN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVPHOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEVPOVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVSEN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DFEYEN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DI_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS1</td><td>input</td><td>TCELL17:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DI_FS10</td><td>input</td><td>TCELL18:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS11</td><td>input</td><td>TCELL18:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS12</td><td>input</td><td>TCELL18:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS13</td><td>input</td><td>TCELL18:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS14</td><td>input</td><td>TCELL18:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS15</td><td>input</td><td>TCELL18:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS2</td><td>input</td><td>TCELL17:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS3</td><td>input</td><td>TCELL17:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS4</td><td>input</td><td>TCELL17:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS5</td><td>input</td><td>TCELL17:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS6</td><td>input</td><td>TCELL17:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS7</td><td>input</td><td>TCELL17:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS8</td><td>input</td><td>TCELL18:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS9</td><td>input</td><td>TCELL18:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DMONCLKB_FS</td><td>input</td><td>TCELL17:IMUX.CTRL.5</td></tr>
<tr><td>DMONFIFORESET_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DMONOUT_SF0</td><td>output</td><td>TCELL17:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF1</td><td>output</td><td>TCELL18:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF10</td><td>output</td><td>TCELL17:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF11</td><td>output</td><td>TCELL18:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF12</td><td>output</td><td>TCELL19:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF13</td><td>output</td><td>TCELL20:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF14</td><td>output</td><td>TCELL21:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF15</td><td>output</td><td>TCELL17:OUT.9.TMIN</td></tr>
<tr><td>DMONOUT_SF16</td><td>output</td><td>TCELL18:OUT.13.TMIN</td></tr>
<tr><td>DMONOUT_SF2</td><td>output</td><td>TCELL19:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF3</td><td>output</td><td>TCELL20:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF4</td><td>output</td><td>TCELL21:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF5</td><td>output</td><td>TCELL17:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF6</td><td>output</td><td>TCELL18:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF7</td><td>output</td><td>TCELL19:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF8</td><td>output</td><td>TCELL20:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF9</td><td>output</td><td>TCELL21:OUT.21.TMIN</td></tr>
<tr><td>DRDY_SF</td><td>output</td><td>TCELL18:OUT.11.TMIN</td></tr>
<tr><td>DRPDO_SF0</td><td>output</td><td>TCELL17:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF1</td><td>output</td><td>TCELL18:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF10</td><td>output</td><td>TCELL17:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF11</td><td>output</td><td>TCELL18:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF12</td><td>output</td><td>TCELL19:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF13</td><td>output</td><td>TCELL20:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF14</td><td>output</td><td>TCELL21:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF15</td><td>output</td><td>TCELL17:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF2</td><td>output</td><td>TCELL19:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF3</td><td>output</td><td>TCELL20:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF4</td><td>output</td><td>TCELL21:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF5</td><td>output</td><td>TCELL17:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF6</td><td>output</td><td>TCELL18:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF7</td><td>output</td><td>TCELL19:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF8</td><td>output</td><td>TCELL20:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF9</td><td>output</td><td>TCELL21:OUT.25.TMIN</td></tr>
<tr><td>DWE_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>ENPPM_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>EVODDPHICALDONE_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>EVODDPHICALSTART_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>EVODDPHIDRDEN_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>EVODDPHIDWREN_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>EVODDPHIXRDEN_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>EVODDPHIXWREN_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>TCELL18:OUT.28.TMIN</td></tr>
<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>TCELL25:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>TCELL25:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>TCELL21:OUT.22.TMIN</td></tr>
<tr><td>GTRSTSEL_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>GTRXRSTB_FS</td><td>input</td><td>TCELL26:IMUX.CTRL.0</td></tr>
<tr><td>GTTXRSTB_FS</td><td>input</td><td>TCELL21:IMUX.CTRL.0</td></tr>
<tr><td>ISCANRESET_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>ISERRDETEN_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>LOOPBACK_FS1</td><td>input</td><td>TCELL19:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS2</td><td>input</td><td>TCELL19:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>LPBKRXTXSEREN_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPBKTXRXSEREN_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>LPMGCHOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMGCOVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>LPMKHHOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>LPMKHOVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMKLHOLD_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPMKLOVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>LPMOSHOLD_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>LPMOSOVREN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>TCELL17:OUT.28.TMIN</td></tr>
<tr><td>OSHOLD_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OSOVREN_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>PCIEEQRXEQADAPTDONE_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PCIERATEGEN3_SF</td><td>output</td><td>TCELL18:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEIDLE_SF</td><td>output</td><td>TCELL17:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF0</td><td>output</td><td>TCELL22:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF1</td><td>output</td><td>TCELL23:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF0</td><td>output</td><td>TCELL17:OUT.20.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF1</td><td>output</td><td>TCELL18:OUT.20.TMIN</td></tr>
<tr><td>PCIERSTIDLE_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>PCIERSTTXSYNCSTART_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>PCIESYNCTXSYNCDONE_SF</td><td>output</td><td>TCELL19:OUT.17.TMIN</td></tr>
<tr><td>PCIEUSERGEN3RDY_SF</td><td>output</td><td>TCELL20:OUT.5.TMIN</td></tr>
<tr><td>PCIEUSERPHYSTATUSRST_SF</td><td>output</td><td>TCELL20:OUT.3.TMIN</td></tr>
<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>TCELL22:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>TCELL27:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>TCELL27:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>TCELL28:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>TCELL28:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>TCELL29:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>TCELL29:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>TCELL23:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>TCELL24:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>TCELL25:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>TCELL26:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>TCELL26:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>TCELL22:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>TCELL23:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>TCELL24:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>TCELL25:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>TCELL26:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>TCELL27:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>TCELL28:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>TCELL29:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>TCELL24:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>TCELL25:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>TCELL26:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>TCELL27:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>TCELL28:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>TCELL29:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>TCELL22:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>TCELL23:OUT.20.TMIN</td></tr>
<tr><td>PHYSTATUS_SF</td><td>output</td><td>TCELL24:OUT.0.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>TCELL18:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>TCELL19:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>TCELL20:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>TCELL21:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>TCELL18:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>TCELL19:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>TCELL20:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>TCELL21:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVD_FS0</td><td>input</td><td>TCELL22:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS10</td><td>input</td><td>TCELL27:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS11</td><td>input</td><td>TCELL27:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS12</td><td>input</td><td>TCELL28:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS13</td><td>input</td><td>TCELL28:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS14</td><td>input</td><td>TCELL29:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS15</td><td>input</td><td>TCELL29:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS3</td><td>input</td><td>TCELL23:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS4</td><td>input</td><td>TCELL24:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS7</td><td>input</td><td>TCELL25:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS8</td><td>input</td><td>TCELL26:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS9</td><td>input</td><td>TCELL26:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PMASCANCLK0B_FS</td><td>input</td><td>TCELL27:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK1B_FS</td><td>input</td><td>TCELL27:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK2B_FS</td><td>input</td><td>TCELL21:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK3B_FS</td><td>input</td><td>TCELL21:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK4B_FS</td><td>input</td><td>TCELL19:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK5B_FS</td><td>input</td><td>TCELL19:IMUX.CTRL.6</td></tr>
<tr><td>PMASCANENB_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS0</td><td>input</td><td>TCELL18:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS1</td><td>input</td><td>TCELL19:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS10</td><td>input</td><td>TCELL17:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>PMASCANIN_FS11</td><td>input</td><td>TCELL17:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>PMASCANIN_FS2</td><td>input</td><td>TCELL19:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS3</td><td>input</td><td>TCELL20:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS4</td><td>input</td><td>TCELL20:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS5</td><td>input</td><td>TCELL21:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS6</td><td>input</td><td>TCELL21:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS7</td><td>input</td><td>TCELL17:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>PMASCANIN_FS8</td><td>input</td><td>TCELL17:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>PMASCANIN_FS9</td><td>input</td><td>TCELL17:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PMASCANMODEB_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANOUT_SF0</td><td>output</td><td>TCELL17:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF1</td><td>output</td><td>TCELL18:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF10</td><td>output</td><td>TCELL19:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF11</td><td>output</td><td>TCELL20:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF2</td><td>output</td><td>TCELL19:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF3</td><td>output</td><td>TCELL20:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF4</td><td>output</td><td>TCELL21:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF5</td><td>output</td><td>TCELL17:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF6</td><td>output</td><td>TCELL18:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF7</td><td>output</td><td>TCELL19:OUT.16.TMIN</td></tr>
<tr><td>PMASCANOUT_SF8</td><td>output</td><td>TCELL17:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF9</td><td>output</td><td>TCELL18:OUT.14.TMIN</td></tr>
<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>TCELL17:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PRBSCNTRST_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RATE_DRP_DONE_EXT_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RATE_DRP_START_SF</td><td>output</td><td>TCELL20:OUT.24.TMIN</td></tr>
<tr><td>RCODAPWDN_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RCODARESETB_FS</td><td>input</td><td>TCELL26:IMUX.CTRL.7</td></tr>
<tr><td>RCOOVREN_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>TCELL22:OUT.6.TMIN</td></tr>
<tr><td>RESETOVRD_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTCLKENTX_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RXBUFRSTB_FS</td><td>input</td><td>TCELL27:IMUX.CTRL.0</td></tr>
<tr><td>RXBUFSTATUS_SF0</td><td>output</td><td>TCELL24:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF1</td><td>output</td><td>TCELL25:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF2</td><td>output</td><td>TCELL26:OUT.6.TMIN</td></tr>
<tr><td>RXBYTEISALIGNED_SF</td><td>output</td><td>TCELL24:OUT.2.TMIN</td></tr>
<tr><td>RXBYTEREALIGN_SF</td><td>output</td><td>TCELL23:OUT.2.TMIN</td></tr>
<tr><td>RXCHANBONDSEQ_SF</td><td>output</td><td>TCELL27:OUT.2.TMIN</td></tr>
<tr><td>RXCHANREALIGN_SF</td><td>output</td><td>TCELL29:OUT.2.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF0</td><td>output</td><td>TCELL22:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF1</td><td>output</td><td>TCELL23:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF2</td><td>output</td><td>TCELL24:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF3</td><td>output</td><td>TCELL25:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF4</td><td>output</td><td>TCELL26:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF5</td><td>output</td><td>TCELL27:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF6</td><td>output</td><td>TCELL28:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF7</td><td>output</td><td>TCELL29:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISK_SF0</td><td>output</td><td>TCELL22:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF1</td><td>output</td><td>TCELL23:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF10</td><td>output</td><td>TCELL24:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF11</td><td>output</td><td>TCELL25:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF12</td><td>output</td><td>TCELL26:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF13</td><td>output</td><td>TCELL27:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF14</td><td>output</td><td>TCELL28:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF15</td><td>output</td><td>TCELL29:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF2</td><td>output</td><td>TCELL24:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF3</td><td>output</td><td>TCELL25:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF4</td><td>output</td><td>TCELL26:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF5</td><td>output</td><td>TCELL27:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF6</td><td>output</td><td>TCELL28:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF7</td><td>output</td><td>TCELL29:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF8</td><td>output</td><td>TCELL22:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF9</td><td>output</td><td>TCELL23:OUT.24.TMIN</td></tr>
<tr><td>RXCHBONDI_FS0</td><td>input</td><td>TCELL27:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RXCHBONDI_FS1</td><td>input</td><td>TCELL27:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXCHBONDI_FS2</td><td>input</td><td>TCELL27:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXCHBONDI_FS3</td><td>input</td><td>TCELL27:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXCHBONDI_FS4</td><td>input</td><td>TCELL27:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS0</td><td>input</td><td>TCELL28:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS1</td><td>input</td><td>TCELL28:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS2</td><td>input</td><td>TCELL28:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXCHBONDMASTER_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHBONDO_SF0</td><td>output</td><td>TCELL22:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF1</td><td>output</td><td>TCELL23:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF2</td><td>output</td><td>TCELL24:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF3</td><td>output</td><td>TCELL25:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF4</td><td>output</td><td>TCELL26:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDSLAVE_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHISALIGNED_SF</td><td>output</td><td>TCELL28:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF0</td><td>output</td><td>TCELL25:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF1</td><td>output</td><td>TCELL26:OUT.2.TMIN</td></tr>
<tr><td>RXCOALGNEN_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RXCOMMADETUSE_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RXCOMMADET_SF</td><td>output</td><td>TCELL26:OUT.0.TMIN</td></tr>
<tr><td>RXCOPHDONE_SF</td><td>output</td><td>TCELL21:OUT.8.TMIN</td></tr>
<tr><td>RXCOSETPHS_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXDAALGNEN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXDABYPASS_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDAOVREN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXDASOFTRESETB_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.7</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF0</td><td>output</td><td>TCELL22:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF1</td><td>output</td><td>TCELL23:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF2</td><td>output</td><td>TCELL24:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF3</td><td>output</td><td>TCELL25:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF4</td><td>output</td><td>TCELL26:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF5</td><td>output</td><td>TCELL27:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF6</td><td>output</td><td>TCELL28:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF7</td><td>output</td><td>TCELL29:OUT.4.TMIN</td></tr>
<tr><td>RXDATAVALID_SF0</td><td>output</td><td>TCELL25:OUT.8.TMIN</td></tr>
<tr><td>RXDATAVALID_SF1</td><td>output</td><td>TCELL26:OUT.8.TMIN</td></tr>
<tr><td>RXDATA_SF0</td><td>output</td><td>TCELL22:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF1</td><td>output</td><td>TCELL22:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF10</td><td>output</td><td>TCELL23:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF100</td><td>output</td><td>TCELL26:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF101</td><td>output</td><td>TCELL26:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF102</td><td>output</td><td>TCELL26:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF103</td><td>output</td><td>TCELL26:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF104</td><td>output</td><td>TCELL27:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF105</td><td>output</td><td>TCELL27:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF106</td><td>output</td><td>TCELL27:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF107</td><td>output</td><td>TCELL27:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF108</td><td>output</td><td>TCELL27:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF109</td><td>output</td><td>TCELL27:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF11</td><td>output</td><td>TCELL23:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF110</td><td>output</td><td>TCELL27:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF111</td><td>output</td><td>TCELL27:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF112</td><td>output</td><td>TCELL28:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF113</td><td>output</td><td>TCELL28:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF114</td><td>output</td><td>TCELL28:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF115</td><td>output</td><td>TCELL28:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF116</td><td>output</td><td>TCELL28:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF117</td><td>output</td><td>TCELL28:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF118</td><td>output</td><td>TCELL28:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF119</td><td>output</td><td>TCELL28:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF12</td><td>output</td><td>TCELL23:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF120</td><td>output</td><td>TCELL29:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF121</td><td>output</td><td>TCELL29:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF122</td><td>output</td><td>TCELL29:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF123</td><td>output</td><td>TCELL29:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF124</td><td>output</td><td>TCELL29:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF125</td><td>output</td><td>TCELL29:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF126</td><td>output</td><td>TCELL29:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF127</td><td>output</td><td>TCELL29:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF13</td><td>output</td><td>TCELL23:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF14</td><td>output</td><td>TCELL23:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF15</td><td>output</td><td>TCELL23:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF16</td><td>output</td><td>TCELL24:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF17</td><td>output</td><td>TCELL24:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF18</td><td>output</td><td>TCELL24:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF19</td><td>output</td><td>TCELL24:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF2</td><td>output</td><td>TCELL22:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF20</td><td>output</td><td>TCELL24:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF21</td><td>output</td><td>TCELL24:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF22</td><td>output</td><td>TCELL24:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF23</td><td>output</td><td>TCELL24:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF24</td><td>output</td><td>TCELL25:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF25</td><td>output</td><td>TCELL25:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF26</td><td>output</td><td>TCELL25:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF27</td><td>output</td><td>TCELL25:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF28</td><td>output</td><td>TCELL25:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF29</td><td>output</td><td>TCELL25:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF3</td><td>output</td><td>TCELL22:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF30</td><td>output</td><td>TCELL25:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF31</td><td>output</td><td>TCELL25:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF32</td><td>output</td><td>TCELL26:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF33</td><td>output</td><td>TCELL26:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF34</td><td>output</td><td>TCELL26:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF35</td><td>output</td><td>TCELL26:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF36</td><td>output</td><td>TCELL26:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF37</td><td>output</td><td>TCELL26:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF38</td><td>output</td><td>TCELL26:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF39</td><td>output</td><td>TCELL26:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF4</td><td>output</td><td>TCELL22:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF40</td><td>output</td><td>TCELL27:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF41</td><td>output</td><td>TCELL27:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF42</td><td>output</td><td>TCELL27:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF43</td><td>output</td><td>TCELL27:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF44</td><td>output</td><td>TCELL27:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF45</td><td>output</td><td>TCELL27:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF46</td><td>output</td><td>TCELL27:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF47</td><td>output</td><td>TCELL27:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF48</td><td>output</td><td>TCELL28:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF49</td><td>output</td><td>TCELL28:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF5</td><td>output</td><td>TCELL22:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF50</td><td>output</td><td>TCELL28:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF51</td><td>output</td><td>TCELL28:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF52</td><td>output</td><td>TCELL28:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF53</td><td>output</td><td>TCELL28:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF54</td><td>output</td><td>TCELL28:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF55</td><td>output</td><td>TCELL28:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF56</td><td>output</td><td>TCELL29:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF57</td><td>output</td><td>TCELL29:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF58</td><td>output</td><td>TCELL29:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF59</td><td>output</td><td>TCELL29:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF6</td><td>output</td><td>TCELL22:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF60</td><td>output</td><td>TCELL29:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF61</td><td>output</td><td>TCELL29:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF62</td><td>output</td><td>TCELL29:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF63</td><td>output</td><td>TCELL29:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF64</td><td>output</td><td>TCELL22:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF65</td><td>output</td><td>TCELL22:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF66</td><td>output</td><td>TCELL22:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF67</td><td>output</td><td>TCELL22:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF68</td><td>output</td><td>TCELL22:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF69</td><td>output</td><td>TCELL22:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF7</td><td>output</td><td>TCELL22:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF70</td><td>output</td><td>TCELL22:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF71</td><td>output</td><td>TCELL22:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF72</td><td>output</td><td>TCELL23:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF73</td><td>output</td><td>TCELL23:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF74</td><td>output</td><td>TCELL23:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF75</td><td>output</td><td>TCELL23:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF76</td><td>output</td><td>TCELL23:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF77</td><td>output</td><td>TCELL23:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF78</td><td>output</td><td>TCELL23:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF79</td><td>output</td><td>TCELL23:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF8</td><td>output</td><td>TCELL23:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF80</td><td>output</td><td>TCELL24:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF81</td><td>output</td><td>TCELL24:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF82</td><td>output</td><td>TCELL24:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF83</td><td>output</td><td>TCELL24:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF84</td><td>output</td><td>TCELL24:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF85</td><td>output</td><td>TCELL24:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF86</td><td>output</td><td>TCELL24:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF87</td><td>output</td><td>TCELL24:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF88</td><td>output</td><td>TCELL25:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF89</td><td>output</td><td>TCELL25:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF9</td><td>output</td><td>TCELL23:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF90</td><td>output</td><td>TCELL25:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF91</td><td>output</td><td>TCELL25:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF92</td><td>output</td><td>TCELL25:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF93</td><td>output</td><td>TCELL25:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF94</td><td>output</td><td>TCELL25:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF95</td><td>output</td><td>TCELL25:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF96</td><td>output</td><td>TCELL26:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF97</td><td>output</td><td>TCELL26:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF98</td><td>output</td><td>TCELL26:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF99</td><td>output</td><td>TCELL26:OUT.13.TMIN</td></tr>
<tr><td>RXDEC8B10BUSE_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDISPERR_SF0</td><td>output</td><td>TCELL22:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF1</td><td>output</td><td>TCELL23:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF10</td><td>output</td><td>TCELL24:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF11</td><td>output</td><td>TCELL25:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF12</td><td>output</td><td>TCELL26:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF13</td><td>output</td><td>TCELL27:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF14</td><td>output</td><td>TCELL28:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF15</td><td>output</td><td>TCELL29:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF2</td><td>output</td><td>TCELL24:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF3</td><td>output</td><td>TCELL25:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF4</td><td>output</td><td>TCELL26:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF5</td><td>output</td><td>TCELL27:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF6</td><td>output</td><td>TCELL28:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF7</td><td>output</td><td>TCELL29:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF8</td><td>output</td><td>TCELL22:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF9</td><td>output</td><td>TCELL23:OUT.28.TMIN</td></tr>
<tr><td>RXELECIDLE_SF</td><td>output</td><td>TCELL22:OUT.2.TMIN</td></tr>
<tr><td>RXENCHANSYNC_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXENMCOMMAALIGN_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RXENPCOMMAALIGN_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RXGEARBOXSLIP_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXHEADERVALID_SF0</td><td>output</td><td>TCELL27:OUT.8.TMIN</td></tr>
<tr><td>RXHEADERVALID_SF1</td><td>output</td><td>TCELL28:OUT.8.TMIN</td></tr>
<tr><td>RXHEADER_SF0</td><td>output</td><td>TCELL22:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF1</td><td>output</td><td>TCELL23:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF2</td><td>output</td><td>TCELL24:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF3</td><td>output</td><td>TCELL25:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF4</td><td>output</td><td>TCELL26:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF5</td><td>output</td><td>TCELL27:OUT.12.TMIN</td></tr>
<tr><td>RXLATCLKB_FS</td><td>input</td><td>TCELL28:IMUX.CTRL.4</td></tr>
<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>TCELL21:OUT.13.TMIN</td></tr>
<tr><td>RXLPMEN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXNOTINTABLE_SF0</td><td>output</td><td>TCELL22:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF1</td><td>output</td><td>TCELL23:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF2</td><td>output</td><td>TCELL24:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF3</td><td>output</td><td>TCELL25:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF4</td><td>output</td><td>TCELL26:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF5</td><td>output</td><td>TCELL27:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF6</td><td>output</td><td>TCELL28:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF7</td><td>output</td><td>TCELL29:OUT.16.TMIN</td></tr>
<tr><td>RXOOBRESETB_FS</td><td>input</td><td>TCELL24:IMUX.CTRL.7</td></tr>
<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>TCELL25:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>TCELL26:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>TCELL26:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>TCELL19:OUT.12.TMIN</td></tr>
<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>TCELL26:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>TCELL27:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPMARESETB_FS</td><td>input</td><td>TCELL25:IMUX.CTRL.7</td></tr>
<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>TCELL21:OUT.2.TMIN</td></tr>
<tr><td>RXPOLARITY_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXPRBSERR_SF</td><td>output</td><td>TCELL29:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>TCELL22:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>TCELL29:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>TCELL29:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>TCELL29:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>TCELL29:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RXPROGDIVRESETB_FS</td><td>input</td><td>TCELL27:IMUX.CTRL.7</td></tr>
<tr><td>RXPWRDN_FS0</td><td>input</td><td>TCELL28:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPWRDN_FS1</td><td>input</td><td>TCELL29:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXQPIEN_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RXQPISENN_SF</td><td>output</td><td>TCELL21:OUT.18.TMIN</td></tr>
<tr><td>RXQPISENP_SF</td><td>output</td><td>TCELL20:OUT.18.TMIN</td></tr>
<tr><td>RXRATEASYNCH_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXRATEDONE_SF</td><td>output</td><td>TCELL27:OUT.6.TMIN</td></tr>
<tr><td>RXRATE_FS0</td><td>input</td><td>TCELL26:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXRATE_FS1</td><td>input</td><td>TCELL26:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXRATE_FS2</td><td>input</td><td>TCELL26:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>TCELL24:OUT.8.TMIN</td></tr>
<tr><td>RXRECCLK_SF</td><td>output</td><td>TCELL23:OUT.8.TMIN</td></tr>
<tr><td>RXRESETDONE_SF</td><td>output</td><td>TCELL29:OUT.10.TMIN</td></tr>
<tr><td>RXRESET_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS2</td><td>input</td><td>TCELL20:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS3</td><td>input</td><td>TCELL21:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS4</td><td>input</td><td>TCELL21:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSLIDERDY_SF</td><td>output</td><td>TCELL21:OUT.12.TMIN</td></tr>
<tr><td>RXSLIDE_FS</td><td>input</td><td>TCELL27:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXSLIPDONE_SF</td><td>output</td><td>TCELL21:OUT.10.TMIN</td></tr>
<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>TCELL21:OUT.5.TMIN</td></tr>
<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>TCELL21:OUT.3.TMIN</td></tr>
<tr><td>RXSLIPPMA_FS</td><td>input</td><td>TCELL29:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RXSTARTOFSEQ_SF0</td><td>output</td><td>TCELL28:OUT.6.TMIN</td></tr>
<tr><td>RXSTARTOFSEQ_SF1</td><td>output</td><td>TCELL29:OUT.6.TMIN</td></tr>
<tr><td>RXSTATUS_SF0</td><td>output</td><td>TCELL27:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF1</td><td>output</td><td>TCELL28:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF2</td><td>output</td><td>TCELL29:OUT.14.TMIN</td></tr>
<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>TCELL21:OUT.4.TMIN</td></tr>
<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>TCELL26:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>TCELL25:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXTERMPROG_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS1</td><td>input</td><td>TCELL17:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS2</td><td>input</td><td>TCELL18:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS3</td><td>input</td><td>TCELL18:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS4</td><td>input</td><td>TCELL19:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXUSRCLK2B_FS</td><td>input</td><td>TCELL26:IMUX.CTRL.4</td></tr>
<tr><td>RXUSRCLKB_FS</td><td>input</td><td>TCELL26:IMUX.CTRL.5</td></tr>
<tr><td>RXUSRRDY_FS</td><td>input</td><td>TCELL28:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RXVALID_SF</td><td>output</td><td>TCELL29:OUT.0.TMIN</td></tr>
<tr><td>SCANCLKB_FS</td><td>input</td><td>TCELL24:IMUX.CTRL.5</td></tr>
<tr><td>SCANENB_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>SCANIN_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS1</td><td>input</td><td>TCELL18:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS10</td><td>input</td><td>TCELL18:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS11</td><td>input</td><td>TCELL17:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS12</td><td>input</td><td>TCELL17:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SCANIN_FS13</td><td>input</td><td>TCELL19:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS14</td><td>input</td><td>TCELL26:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>SCANIN_FS15</td><td>input</td><td>TCELL26:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>SCANIN_FS16</td><td>input</td><td>TCELL27:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS17</td><td>input</td><td>TCELL28:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS18</td><td>input</td><td>TCELL29:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS2</td><td>input</td><td>TCELL17:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS3</td><td>input</td><td>TCELL18:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS4</td><td>input</td><td>TCELL17:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS5</td><td>input</td><td>TCELL18:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS6</td><td>input</td><td>TCELL18:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS7</td><td>input</td><td>TCELL17:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS8</td><td>input</td><td>TCELL18:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANIN_FS9</td><td>input</td><td>TCELL17:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANMODEB_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SCANOUT_SF0</td><td>output</td><td>TCELL17:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF1</td><td>output</td><td>TCELL18:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF10</td><td>output</td><td>TCELL19:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF11</td><td>output</td><td>TCELL17:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF12</td><td>output</td><td>TCELL18:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF13</td><td>output</td><td>TCELL19:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF14</td><td>output</td><td>TCELL17:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF15</td><td>output</td><td>TCELL18:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF16</td><td>output</td><td>TCELL19:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF17</td><td>output</td><td>TCELL20:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF18</td><td>output</td><td>TCELL20:OUT.12.TMIN</td></tr>
<tr><td>SCANOUT_SF2</td><td>output</td><td>TCELL19:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF3</td><td>output</td><td>TCELL20:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF4</td><td>output</td><td>TCELL21:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF5</td><td>output</td><td>TCELL17:OUT.11.TMIN</td></tr>
<tr><td>SCANOUT_SF6</td><td>output</td><td>TCELL17:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF7</td><td>output</td><td>TCELL18:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF8</td><td>output</td><td>TCELL17:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF9</td><td>output</td><td>TCELL18:OUT.2.TMIN</td></tr>
<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TCOCLKFSMFROUTB_FS</td><td>input</td><td>TCELL23:IMUX.CTRL.5</td></tr>
<tr><td>TCODABYPASS_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODAOVREN_FS</td><td>input</td><td>TCELL23:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TCODAPWDN_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODARESET_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>TCELL23:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TCOINITDONE_SF</td><td>output</td><td>TCELL19:OUT.20.TMIN</td></tr>
<tr><td>TCOINITSET_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TCOPIOVREN_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TDASOFTRESET_FS</td><td>input</td><td>TCELL23:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>TCELL20:OUT.8.TMIN</td></tr>
<tr><td>TSTCLK0B_FS</td><td>input</td><td>TCELL25:IMUX.CTRL.5</td></tr>
<tr><td>TSTCLK1B_FS</td><td>input</td><td>TCELL25:IMUX.CTRL.4</td></tr>
<tr><td>TSTIN_FS0</td><td>input</td><td>TCELL17:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS1</td><td>input</td><td>TCELL18:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS10</td><td>input</td><td>TCELL17:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS11</td><td>input</td><td>TCELL18:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS12</td><td>input</td><td>TCELL17:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS13</td><td>input</td><td>TCELL18:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS14</td><td>input</td><td>TCELL17:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS15</td><td>input</td><td>TCELL18:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS16</td><td>input</td><td>TCELL17:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS17</td><td>input</td><td>TCELL18:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS18</td><td>input</td><td>TCELL17:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS19</td><td>input</td><td>TCELL18:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS2</td><td>input</td><td>TCELL17:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS3</td><td>input</td><td>TCELL18:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS4</td><td>input</td><td>TCELL17:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS5</td><td>input</td><td>TCELL18:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS6</td><td>input</td><td>TCELL17:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS7</td><td>input</td><td>TCELL18:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS8</td><td>input</td><td>TCELL17:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTIN_FS9</td><td>input</td><td>TCELL18:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>TCELL18:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TSTPWRDN_FS0</td><td>input</td><td>TCELL18:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TSTPWRDN_FS1</td><td>input</td><td>TCELL18:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TSTPWRDN_FS2</td><td>input</td><td>TCELL18:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TSTPWRDN_FS3</td><td>input</td><td>TCELL18:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TSTPWRDN_FS4</td><td>input</td><td>TCELL18:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBUFSTATUS_SF0</td><td>output</td><td>TCELL19:OUT.0.TMIN</td></tr>
<tr><td>TXBUFSTATUS_SF1</td><td>output</td><td>TCELL19:OUT.13.TMIN</td></tr>
<tr><td>TXBYPASS8B10B_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS7</td><td>input</td><td>TCELL26:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS10</td><td>input</td><td>TCELL21:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS11</td><td>input</td><td>TCELL22:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS12</td><td>input</td><td>TCELL23:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS13</td><td>input</td><td>TCELL24:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS14</td><td>input</td><td>TCELL25:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS15</td><td>input</td><td>TCELL26:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS7</td><td>input</td><td>TCELL26:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS8</td><td>input</td><td>TCELL19:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS9</td><td>input</td><td>TCELL20:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS10</td><td>input</td><td>TCELL21:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS11</td><td>input</td><td>TCELL22:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS12</td><td>input</td><td>TCELL23:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS13</td><td>input</td><td>TCELL24:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS14</td><td>input</td><td>TCELL25:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS15</td><td>input</td><td>TCELL26:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS7</td><td>input</td><td>TCELL26:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS8</td><td>input</td><td>TCELL19:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS9</td><td>input</td><td>TCELL20:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARISK_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS7</td><td>input</td><td>TCELL26:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXCOMINIT_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOMSAS_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXCOMWAKE_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>TCELL19:OUT.28.TMIN</td></tr>
<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS7</td><td>input</td><td>TCELL26:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATA_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS1</td><td>input</td><td>TCELL19:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS10</td><td>input</td><td>TCELL20:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS100</td><td>input</td><td>TCELL23:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS101</td><td>input</td><td>TCELL23:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS102</td><td>input</td><td>TCELL23:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS103</td><td>input</td><td>TCELL23:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS104</td><td>input</td><td>TCELL24:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS105</td><td>input</td><td>TCELL24:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS106</td><td>input</td><td>TCELL24:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS107</td><td>input</td><td>TCELL24:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS108</td><td>input</td><td>TCELL24:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS109</td><td>input</td><td>TCELL24:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS11</td><td>input</td><td>TCELL20:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS110</td><td>input</td><td>TCELL24:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS111</td><td>input</td><td>TCELL24:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS112</td><td>input</td><td>TCELL25:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS113</td><td>input</td><td>TCELL25:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS114</td><td>input</td><td>TCELL25:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS115</td><td>input</td><td>TCELL25:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS116</td><td>input</td><td>TCELL25:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS117</td><td>input</td><td>TCELL25:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS118</td><td>input</td><td>TCELL25:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS119</td><td>input</td><td>TCELL25:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS12</td><td>input</td><td>TCELL20:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS120</td><td>input</td><td>TCELL26:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS121</td><td>input</td><td>TCELL26:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS122</td><td>input</td><td>TCELL26:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS123</td><td>input</td><td>TCELL26:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS124</td><td>input</td><td>TCELL26:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS125</td><td>input</td><td>TCELL26:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS126</td><td>input</td><td>TCELL26:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS127</td><td>input</td><td>TCELL26:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS13</td><td>input</td><td>TCELL20:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS14</td><td>input</td><td>TCELL20:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS15</td><td>input</td><td>TCELL20:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS16</td><td>input</td><td>TCELL21:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS17</td><td>input</td><td>TCELL21:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS18</td><td>input</td><td>TCELL21:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS19</td><td>input</td><td>TCELL21:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS2</td><td>input</td><td>TCELL19:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS20</td><td>input</td><td>TCELL21:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS21</td><td>input</td><td>TCELL21:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS22</td><td>input</td><td>TCELL21:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS23</td><td>input</td><td>TCELL21:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS24</td><td>input</td><td>TCELL22:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS25</td><td>input</td><td>TCELL22:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS26</td><td>input</td><td>TCELL22:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS27</td><td>input</td><td>TCELL22:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS28</td><td>input</td><td>TCELL22:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS29</td><td>input</td><td>TCELL22:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS3</td><td>input</td><td>TCELL19:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS30</td><td>input</td><td>TCELL22:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS31</td><td>input</td><td>TCELL22:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS32</td><td>input</td><td>TCELL23:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS33</td><td>input</td><td>TCELL23:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS34</td><td>input</td><td>TCELL23:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS35</td><td>input</td><td>TCELL23:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS36</td><td>input</td><td>TCELL23:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS37</td><td>input</td><td>TCELL23:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS38</td><td>input</td><td>TCELL23:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS39</td><td>input</td><td>TCELL23:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS4</td><td>input</td><td>TCELL19:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS40</td><td>input</td><td>TCELL24:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS41</td><td>input</td><td>TCELL24:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS42</td><td>input</td><td>TCELL24:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS43</td><td>input</td><td>TCELL24:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS44</td><td>input</td><td>TCELL24:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS45</td><td>input</td><td>TCELL24:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS46</td><td>input</td><td>TCELL24:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS47</td><td>input</td><td>TCELL24:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS48</td><td>input</td><td>TCELL25:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS49</td><td>input</td><td>TCELL25:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS5</td><td>input</td><td>TCELL19:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS50</td><td>input</td><td>TCELL25:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS51</td><td>input</td><td>TCELL25:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS52</td><td>input</td><td>TCELL25:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS53</td><td>input</td><td>TCELL25:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS54</td><td>input</td><td>TCELL25:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS55</td><td>input</td><td>TCELL25:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS56</td><td>input</td><td>TCELL26:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS57</td><td>input</td><td>TCELL26:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS58</td><td>input</td><td>TCELL26:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS59</td><td>input</td><td>TCELL26:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS6</td><td>input</td><td>TCELL19:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS60</td><td>input</td><td>TCELL26:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS61</td><td>input</td><td>TCELL26:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS62</td><td>input</td><td>TCELL26:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS63</td><td>input</td><td>TCELL26:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS64</td><td>input</td><td>TCELL19:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS65</td><td>input</td><td>TCELL19:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS66</td><td>input</td><td>TCELL19:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS67</td><td>input</td><td>TCELL19:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS68</td><td>input</td><td>TCELL19:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS69</td><td>input</td><td>TCELL19:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS7</td><td>input</td><td>TCELL19:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS70</td><td>input</td><td>TCELL19:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS71</td><td>input</td><td>TCELL19:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS72</td><td>input</td><td>TCELL20:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS73</td><td>input</td><td>TCELL20:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS74</td><td>input</td><td>TCELL20:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS75</td><td>input</td><td>TCELL20:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS76</td><td>input</td><td>TCELL20:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS77</td><td>input</td><td>TCELL20:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS78</td><td>input</td><td>TCELL20:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS79</td><td>input</td><td>TCELL20:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS8</td><td>input</td><td>TCELL20:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS80</td><td>input</td><td>TCELL21:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS81</td><td>input</td><td>TCELL21:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS82</td><td>input</td><td>TCELL21:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS83</td><td>input</td><td>TCELL21:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS84</td><td>input</td><td>TCELL21:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS85</td><td>input</td><td>TCELL21:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS86</td><td>input</td><td>TCELL21:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS87</td><td>input</td><td>TCELL21:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS88</td><td>input</td><td>TCELL22:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS89</td><td>input</td><td>TCELL22:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS9</td><td>input</td><td>TCELL20:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS90</td><td>input</td><td>TCELL22:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS91</td><td>input</td><td>TCELL22:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS92</td><td>input</td><td>TCELL22:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS93</td><td>input</td><td>TCELL22:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS94</td><td>input</td><td>TCELL22:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS95</td><td>input</td><td>TCELL22:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS96</td><td>input</td><td>TCELL23:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS97</td><td>input</td><td>TCELL23:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS98</td><td>input</td><td>TCELL23:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS99</td><td>input</td><td>TCELL23:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDEEMPH_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXDETECTRX_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDRVAMP_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS3</td><td>input</td><td>TCELL24:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVPWRDN_FS</td><td>input</td><td>TCELL22:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXELECIDLE_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXEMPINVPO_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXEMPINVPR_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPPOS_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPRE_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXENC8B10BUSE_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXHEADER_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS1</td><td>input</td><td>TCELL19:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS2</td><td>input</td><td>TCELL20:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS3</td><td>input</td><td>TCELL20:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS4</td><td>input</td><td>TCELL21:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS5</td><td>input</td><td>TCELL21:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXINHIBIT_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXLATCLKB_FS</td><td>input</td><td>TCELL23:IMUX.CTRL.4</td></tr>
<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>TCELL20:OUT.11.TMIN</td></tr>
<tr><td>TXMARGIN_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL21:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>TCELL19:OUT.11.TMIN</td></tr>
<tr><td>TXOUTCLK_SF</td><td>output</td><td>TCELL19:OUT.6.TMIN</td></tr>
<tr><td>TXPDOWNASYNCH_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>TCELL22:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>TCELL23:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPMARESETB_FS</td><td>input</td><td>TCELL23:IMUX.CTRL.0</td></tr>
<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>TCELL19:OUT.24.TMIN</td></tr>
<tr><td>TXPOLARITY_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPPMSEL_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXPRBSINERR_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>TCELL23:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXPREAMP_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPROGDIVRESETB_FS</td><td>input</td><td>TCELL22:IMUX.CTRL.0</td></tr>
<tr><td>TXPWRDN_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXPWRDN_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXQPIBIASEN_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXQPISENN_SF</td><td>output</td><td>TCELL21:OUT.17.TMIN</td></tr>
<tr><td>TXQPISENP_SF</td><td>output</td><td>TCELL20:OUT.17.TMIN</td></tr>
<tr><td>TXQPISTRGPD_FS</td><td>input</td><td>TCELL24:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXQPIWEAKPU_FS</td><td>input</td><td>TCELL23:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXRATEASYNCH_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXRATEDONE_SF</td><td>output</td><td>TCELL20:OUT.4.TMIN</td></tr>
<tr><td>TXRATE_FS0</td><td>input</td><td>TCELL21:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS1</td><td>input</td><td>TCELL22:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS2</td><td>input</td><td>TCELL23:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRESETDONE_SF</td><td>output</td><td>TCELL20:OUT.13.TMIN</td></tr>
<tr><td>TXRESET_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS0</td><td>input</td><td>TCELL19:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS1</td><td>input</td><td>TCELL20:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS2</td><td>input</td><td>TCELL21:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS3</td><td>input</td><td>TCELL22:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS4</td><td>input</td><td>TCELL23:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS5</td><td>input</td><td>TCELL24:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS6</td><td>input</td><td>TCELL25:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSERPWRDN_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>TCELL20:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXSWING_FS</td><td>input</td><td>TCELL26:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>TCELL20:OUT.2.TMIN</td></tr>
<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL25:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>TCELL20:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>TCELL21:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXUSRCLK2B_FS</td><td>input</td><td>TCELL22:IMUX.CTRL.4</td></tr>
<tr><td>TXUSRCLKB_FS</td><td>input</td><td>TCELL22:IMUX.CTRL.5</td></tr>
<tr><td>TXUSRRDY_FS</td><td>input</td><td>TCELL19:IMUX.IMUX.4.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-gth_channel2"><a class="header" href="#bel-gth_channel2">Bel GTH_CHANNEL2</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel GTH_CHANNEL2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>AGCCTRL_FS0</td><td>input</td><td>TCELL42:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>AGCCTRL_FS1</td><td>input</td><td>TCELL42:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>ALT_SIGVALID_CLKB_FS</td><td>input</td><td>TCELL41:IMUX.CTRL.5</td></tr>
<tr><td>BUFGTCEMASK_SF0</td><td>output</td><td>TCELL30:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF1</td><td>output</td><td>TCELL31:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF2</td><td>output</td><td>TCELL30:OUT.12.TMIN</td></tr>
<tr><td>BUFGTCE_SF0</td><td>output</td><td>TCELL30:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF1</td><td>output</td><td>TCELL31:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF2</td><td>output</td><td>TCELL31:OUT.12.TMIN</td></tr>
<tr><td>BUFGTDIV_SF0</td><td>output</td><td>TCELL30:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF1</td><td>output</td><td>TCELL31:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF2</td><td>output</td><td>TCELL32:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF3</td><td>output</td><td>TCELL30:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF4</td><td>output</td><td>TCELL31:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF5</td><td>output</td><td>TCELL32:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF6</td><td>output</td><td>TCELL30:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF7</td><td>output</td><td>TCELL31:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF8</td><td>output</td><td>TCELL32:OUT.7.TMIN</td></tr>
<tr><td>BUFGTRESET_SF0</td><td>output</td><td>TCELL30:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF1</td><td>output</td><td>TCELL31:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF2</td><td>output</td><td>TCELL30:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF0</td><td>output</td><td>TCELL31:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF1</td><td>output</td><td>TCELL34:OUT.11.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF2</td><td>output</td><td>TCELL34:OUT.14.TMIN</td></tr>
<tr><td>CDRFRRESETB_FS</td><td>input</td><td>TCELL38:IMUX.CTRL.0</td></tr>
<tr><td>CDRHOLD_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRLOCK_SF</td><td>output</td><td>TCELL36:OUT.6.TMIN</td></tr>
<tr><td>CDROVREN_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRPHRESETB_FS</td><td>input</td><td>TCELL41:IMUX.CTRL.0</td></tr>
<tr><td>CDRRESETB_FS</td><td>input</td><td>TCELL42:IMUX.CTRL.0</td></tr>
<tr><td>CFGRESETB_FS</td><td>input</td><td>TCELL32:IMUX.CTRL.0</td></tr>
<tr><td>CFOKDONE_SF</td><td>output</td><td>TCELL33:OUT.6.TMIN</td></tr>
<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>TCELL33:OUT.0.TMIN</td></tr>
<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>TCELL34:OUT.0.TMIN</td></tr>
<tr><td>CFOKRESET_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CFOKSTART_SF</td><td>output</td><td>TCELL34:OUT.6.TMIN</td></tr>
<tr><td>CKPINRSRVD0B_FS</td><td>input</td><td>TCELL42:IMUX.CTRL.5</td></tr>
<tr><td>CKPINRSRVD1B_FS</td><td>input</td><td>TCELL42:IMUX.CTRL.4</td></tr>
<tr><td>COMFINISH_SF</td><td>output</td><td>TCELL36:OUT.0.TMIN</td></tr>
<tr><td>COMINITDET_SF</td><td>output</td><td>TCELL38:OUT.0.TMIN</td></tr>
<tr><td>COMSASDET_SF</td><td>output</td><td>TCELL40:OUT.0.TMIN</td></tr>
<tr><td>COMWAKEDET_SF</td><td>output</td><td>TCELL41:OUT.0.TMIN</td></tr>
<tr><td>COREREFCLKB_FS</td><td>input</td><td>TCELL31:IMUX.CTRL.5</td></tr>
<tr><td>CPLFBLOSS_SF</td><td>output</td><td>TCELL32:OUT.18.TMIN</td></tr>
<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>TCELL32:OUT.1.TMIN</td></tr>
<tr><td>CPLLDMONCLKB_FS</td><td>input</td><td>TCELL33:IMUX.CTRL.5</td></tr>
<tr><td>CPLLKDETEN_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLPWRDN_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLREFLOSS_SF</td><td>output</td><td>TCELL32:OUT.8.TMIN</td></tr>
<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>TCELL33:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>TCELL33:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>CPLRESETB_FS</td><td>input</td><td>TCELL33:IMUX.CTRL.0</td></tr>
<tr><td>DADDR_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DADDR_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>DADDR_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DADDR_FS3</td><td>input</td><td>TCELL30:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DADDR_FS4</td><td>input</td><td>TCELL30:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>DADDR_FS5</td><td>input</td><td>TCELL30:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>DADDR_FS6</td><td>input</td><td>TCELL30:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DADDR_FS7</td><td>input</td><td>TCELL30:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DADDR_FS8</td><td>input</td><td>TCELL31:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DCLKB_FS</td><td>input</td><td>TCELL30:IMUX.CTRL.4</td></tr>
<tr><td>DEN_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>TCELL42:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>TCELL42:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>TCELL42:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>TCELL42:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DFECFOKFEN_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>TCELL41:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>TCELL41:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEDOUT_SF0</td><td>output</td><td>TCELL30:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF1</td><td>output</td><td>TCELL31:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF2</td><td>output</td><td>TCELL32:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF3</td><td>output</td><td>TCELL33:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF4</td><td>output</td><td>TCELL34:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF5</td><td>output</td><td>TCELL30:OUT.6.TMIN</td></tr>
<tr><td>DFEDOUT_SF6</td><td>output</td><td>TCELL31:OUT.6.TMIN</td></tr>
<tr><td>DFEGCHOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DFEGCOVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEH10HOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH10OVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH11HOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH11OVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH12HOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH12OVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH13HOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH13OVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH14HOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH14OVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH15HOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH15OVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH2HOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH2OVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH3HOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH3OVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH4HOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH4OVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH5HOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH5OVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH6HOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH6OVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH7HOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH7OVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH8HOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH8OVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH9HOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH9OVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEKLHOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DFEKLOVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFERESETB_FS</td><td>input</td><td>TCELL37:IMUX.CTRL.0</td></tr>
<tr><td>DFEUTHOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEUTOVREN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVPHOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEVPOVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVSEN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DFEYEN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DI_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DI_FS10</td><td>input</td><td>TCELL31:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS11</td><td>input</td><td>TCELL31:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS12</td><td>input</td><td>TCELL31:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS13</td><td>input</td><td>TCELL31:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS14</td><td>input</td><td>TCELL31:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS15</td><td>input</td><td>TCELL31:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS3</td><td>input</td><td>TCELL30:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS4</td><td>input</td><td>TCELL30:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS5</td><td>input</td><td>TCELL30:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS6</td><td>input</td><td>TCELL30:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS7</td><td>input</td><td>TCELL30:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS8</td><td>input</td><td>TCELL31:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS9</td><td>input</td><td>TCELL31:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DMONCLKB_FS</td><td>input</td><td>TCELL30:IMUX.CTRL.5</td></tr>
<tr><td>DMONFIFORESET_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DMONOUT_SF0</td><td>output</td><td>TCELL30:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF1</td><td>output</td><td>TCELL31:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF10</td><td>output</td><td>TCELL30:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF11</td><td>output</td><td>TCELL31:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF12</td><td>output</td><td>TCELL32:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF13</td><td>output</td><td>TCELL33:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF14</td><td>output</td><td>TCELL34:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF15</td><td>output</td><td>TCELL30:OUT.9.TMIN</td></tr>
<tr><td>DMONOUT_SF16</td><td>output</td><td>TCELL31:OUT.13.TMIN</td></tr>
<tr><td>DMONOUT_SF2</td><td>output</td><td>TCELL32:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF3</td><td>output</td><td>TCELL33:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF4</td><td>output</td><td>TCELL34:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF5</td><td>output</td><td>TCELL30:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF6</td><td>output</td><td>TCELL31:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF7</td><td>output</td><td>TCELL32:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF8</td><td>output</td><td>TCELL33:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF9</td><td>output</td><td>TCELL34:OUT.21.TMIN</td></tr>
<tr><td>DRDY_SF</td><td>output</td><td>TCELL31:OUT.11.TMIN</td></tr>
<tr><td>DRPDO_SF0</td><td>output</td><td>TCELL30:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF1</td><td>output</td><td>TCELL31:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF10</td><td>output</td><td>TCELL30:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF11</td><td>output</td><td>TCELL31:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF12</td><td>output</td><td>TCELL32:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF13</td><td>output</td><td>TCELL33:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF14</td><td>output</td><td>TCELL34:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF15</td><td>output</td><td>TCELL30:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF2</td><td>output</td><td>TCELL32:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF3</td><td>output</td><td>TCELL33:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF4</td><td>output</td><td>TCELL34:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF5</td><td>output</td><td>TCELL30:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF6</td><td>output</td><td>TCELL31:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF7</td><td>output</td><td>TCELL32:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF8</td><td>output</td><td>TCELL33:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF9</td><td>output</td><td>TCELL34:OUT.25.TMIN</td></tr>
<tr><td>DWE_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>ENPPM_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>EVODDPHICALDONE_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>EVODDPHICALSTART_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>EVODDPHIDRDEN_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>EVODDPHIDWREN_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>EVODDPHIXRDEN_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>EVODDPHIXWREN_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>TCELL31:OUT.28.TMIN</td></tr>
<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>TCELL38:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>TCELL38:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>TCELL34:OUT.22.TMIN</td></tr>
<tr><td>GTRSTSEL_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>GTRXRSTB_FS</td><td>input</td><td>TCELL39:IMUX.CTRL.0</td></tr>
<tr><td>GTTXRSTB_FS</td><td>input</td><td>TCELL34:IMUX.CTRL.0</td></tr>
<tr><td>ISCANRESET_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>ISERRDETEN_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>LOOPBACK_FS1</td><td>input</td><td>TCELL32:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS2</td><td>input</td><td>TCELL32:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>LPBKRXTXSEREN_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPBKTXRXSEREN_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>LPMGCHOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMGCOVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>LPMKHHOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>LPMKHOVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMKLHOLD_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPMKLOVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>LPMOSHOLD_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>LPMOSOVREN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>TCELL30:OUT.28.TMIN</td></tr>
<tr><td>OSHOLD_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OSOVREN_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>PCIEEQRXEQADAPTDONE_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PCIERATEGEN3_SF</td><td>output</td><td>TCELL31:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEIDLE_SF</td><td>output</td><td>TCELL30:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF0</td><td>output</td><td>TCELL35:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF1</td><td>output</td><td>TCELL36:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF0</td><td>output</td><td>TCELL30:OUT.20.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF1</td><td>output</td><td>TCELL31:OUT.20.TMIN</td></tr>
<tr><td>PCIERSTIDLE_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>PCIERSTTXSYNCSTART_FS</td><td>input</td><td>TCELL35:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>PCIESYNCTXSYNCDONE_SF</td><td>output</td><td>TCELL32:OUT.17.TMIN</td></tr>
<tr><td>PCIEUSERGEN3RDY_SF</td><td>output</td><td>TCELL33:OUT.5.TMIN</td></tr>
<tr><td>PCIEUSERPHYSTATUSRST_SF</td><td>output</td><td>TCELL33:OUT.3.TMIN</td></tr>
<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>TCELL40:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>TCELL40:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>TCELL41:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>TCELL41:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>TCELL42:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>TCELL42:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>TCELL36:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>TCELL37:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>TCELL38:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>TCELL39:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>TCELL39:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>TCELL35:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>TCELL36:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>TCELL37:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>TCELL38:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>TCELL39:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>TCELL40:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>TCELL41:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>TCELL42:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>TCELL37:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>TCELL38:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>TCELL39:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>TCELL40:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>TCELL41:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>TCELL42:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>TCELL35:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>TCELL36:OUT.20.TMIN</td></tr>
<tr><td>PHYSTATUS_SF</td><td>output</td><td>TCELL37:OUT.0.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>TCELL31:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>TCELL32:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>TCELL33:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>TCELL34:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>TCELL31:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>TCELL32:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>TCELL33:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>TCELL34:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVD_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS10</td><td>input</td><td>TCELL40:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS11</td><td>input</td><td>TCELL40:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS12</td><td>input</td><td>TCELL41:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS13</td><td>input</td><td>TCELL41:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS14</td><td>input</td><td>TCELL42:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS15</td><td>input</td><td>TCELL42:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS3</td><td>input</td><td>TCELL36:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS4</td><td>input</td><td>TCELL37:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS7</td><td>input</td><td>TCELL38:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS8</td><td>input</td><td>TCELL39:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS9</td><td>input</td><td>TCELL39:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PMASCANCLK0B_FS</td><td>input</td><td>TCELL40:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK1B_FS</td><td>input</td><td>TCELL40:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK2B_FS</td><td>input</td><td>TCELL34:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK3B_FS</td><td>input</td><td>TCELL34:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK4B_FS</td><td>input</td><td>TCELL32:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK5B_FS</td><td>input</td><td>TCELL32:IMUX.CTRL.6</td></tr>
<tr><td>PMASCANENB_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS0</td><td>input</td><td>TCELL31:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS1</td><td>input</td><td>TCELL32:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS10</td><td>input</td><td>TCELL30:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>PMASCANIN_FS11</td><td>input</td><td>TCELL30:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>PMASCANIN_FS2</td><td>input</td><td>TCELL32:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS3</td><td>input</td><td>TCELL33:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS4</td><td>input</td><td>TCELL33:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS5</td><td>input</td><td>TCELL34:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS6</td><td>input</td><td>TCELL34:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS7</td><td>input</td><td>TCELL30:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>PMASCANIN_FS8</td><td>input</td><td>TCELL30:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>PMASCANIN_FS9</td><td>input</td><td>TCELL30:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PMASCANMODEB_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANOUT_SF0</td><td>output</td><td>TCELL30:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF1</td><td>output</td><td>TCELL31:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF10</td><td>output</td><td>TCELL32:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF11</td><td>output</td><td>TCELL33:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF2</td><td>output</td><td>TCELL32:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF3</td><td>output</td><td>TCELL33:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF4</td><td>output</td><td>TCELL34:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF5</td><td>output</td><td>TCELL30:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF6</td><td>output</td><td>TCELL31:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF7</td><td>output</td><td>TCELL32:OUT.16.TMIN</td></tr>
<tr><td>PMASCANOUT_SF8</td><td>output</td><td>TCELL30:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF9</td><td>output</td><td>TCELL31:OUT.14.TMIN</td></tr>
<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>TCELL30:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PRBSCNTRST_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RATE_DRP_DONE_EXT_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RATE_DRP_START_SF</td><td>output</td><td>TCELL33:OUT.24.TMIN</td></tr>
<tr><td>RCODAPWDN_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RCODARESETB_FS</td><td>input</td><td>TCELL39:IMUX.CTRL.7</td></tr>
<tr><td>RCOOVREN_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>TCELL35:OUT.6.TMIN</td></tr>
<tr><td>RESETOVRD_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTCLKENTX_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RXBUFRSTB_FS</td><td>input</td><td>TCELL40:IMUX.CTRL.0</td></tr>
<tr><td>RXBUFSTATUS_SF0</td><td>output</td><td>TCELL37:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF1</td><td>output</td><td>TCELL38:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF2</td><td>output</td><td>TCELL39:OUT.6.TMIN</td></tr>
<tr><td>RXBYTEISALIGNED_SF</td><td>output</td><td>TCELL37:OUT.2.TMIN</td></tr>
<tr><td>RXBYTEREALIGN_SF</td><td>output</td><td>TCELL36:OUT.2.TMIN</td></tr>
<tr><td>RXCHANBONDSEQ_SF</td><td>output</td><td>TCELL40:OUT.2.TMIN</td></tr>
<tr><td>RXCHANREALIGN_SF</td><td>output</td><td>TCELL42:OUT.2.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF0</td><td>output</td><td>TCELL35:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF1</td><td>output</td><td>TCELL36:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF2</td><td>output</td><td>TCELL37:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF3</td><td>output</td><td>TCELL38:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF4</td><td>output</td><td>TCELL39:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF5</td><td>output</td><td>TCELL40:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF6</td><td>output</td><td>TCELL41:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF7</td><td>output</td><td>TCELL42:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISK_SF0</td><td>output</td><td>TCELL35:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF1</td><td>output</td><td>TCELL36:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF10</td><td>output</td><td>TCELL37:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF11</td><td>output</td><td>TCELL38:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF12</td><td>output</td><td>TCELL39:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF13</td><td>output</td><td>TCELL40:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF14</td><td>output</td><td>TCELL41:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF15</td><td>output</td><td>TCELL42:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF2</td><td>output</td><td>TCELL37:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF3</td><td>output</td><td>TCELL38:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF4</td><td>output</td><td>TCELL39:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF5</td><td>output</td><td>TCELL40:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF6</td><td>output</td><td>TCELL41:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF7</td><td>output</td><td>TCELL42:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF8</td><td>output</td><td>TCELL35:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF9</td><td>output</td><td>TCELL36:OUT.24.TMIN</td></tr>
<tr><td>RXCHBONDI_FS0</td><td>input</td><td>TCELL40:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RXCHBONDI_FS1</td><td>input</td><td>TCELL40:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXCHBONDI_FS2</td><td>input</td><td>TCELL40:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXCHBONDI_FS3</td><td>input</td><td>TCELL40:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXCHBONDI_FS4</td><td>input</td><td>TCELL40:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS0</td><td>input</td><td>TCELL41:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS1</td><td>input</td><td>TCELL41:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS2</td><td>input</td><td>TCELL41:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXCHBONDMASTER_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHBONDO_SF0</td><td>output</td><td>TCELL35:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF1</td><td>output</td><td>TCELL36:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF2</td><td>output</td><td>TCELL37:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF3</td><td>output</td><td>TCELL38:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF4</td><td>output</td><td>TCELL39:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDSLAVE_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHISALIGNED_SF</td><td>output</td><td>TCELL41:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF0</td><td>output</td><td>TCELL38:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF1</td><td>output</td><td>TCELL39:OUT.2.TMIN</td></tr>
<tr><td>RXCOALGNEN_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RXCOMMADETUSE_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RXCOMMADET_SF</td><td>output</td><td>TCELL39:OUT.0.TMIN</td></tr>
<tr><td>RXCOPHDONE_SF</td><td>output</td><td>TCELL34:OUT.8.TMIN</td></tr>
<tr><td>RXCOSETPHS_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXDAALGNEN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXDABYPASS_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDAOVREN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXDASOFTRESETB_FS</td><td>input</td><td>TCELL41:IMUX.CTRL.7</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF0</td><td>output</td><td>TCELL35:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF1</td><td>output</td><td>TCELL36:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF2</td><td>output</td><td>TCELL37:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF3</td><td>output</td><td>TCELL38:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF4</td><td>output</td><td>TCELL39:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF5</td><td>output</td><td>TCELL40:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF6</td><td>output</td><td>TCELL41:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF7</td><td>output</td><td>TCELL42:OUT.4.TMIN</td></tr>
<tr><td>RXDATAVALID_SF0</td><td>output</td><td>TCELL38:OUT.8.TMIN</td></tr>
<tr><td>RXDATAVALID_SF1</td><td>output</td><td>TCELL39:OUT.8.TMIN</td></tr>
<tr><td>RXDATA_SF0</td><td>output</td><td>TCELL35:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF1</td><td>output</td><td>TCELL35:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF10</td><td>output</td><td>TCELL36:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF100</td><td>output</td><td>TCELL39:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF101</td><td>output</td><td>TCELL39:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF102</td><td>output</td><td>TCELL39:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF103</td><td>output</td><td>TCELL39:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF104</td><td>output</td><td>TCELL40:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF105</td><td>output</td><td>TCELL40:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF106</td><td>output</td><td>TCELL40:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF107</td><td>output</td><td>TCELL40:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF108</td><td>output</td><td>TCELL40:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF109</td><td>output</td><td>TCELL40:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF11</td><td>output</td><td>TCELL36:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF110</td><td>output</td><td>TCELL40:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF111</td><td>output</td><td>TCELL40:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF112</td><td>output</td><td>TCELL41:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF113</td><td>output</td><td>TCELL41:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF114</td><td>output</td><td>TCELL41:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF115</td><td>output</td><td>TCELL41:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF116</td><td>output</td><td>TCELL41:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF117</td><td>output</td><td>TCELL41:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF118</td><td>output</td><td>TCELL41:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF119</td><td>output</td><td>TCELL41:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF12</td><td>output</td><td>TCELL36:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF120</td><td>output</td><td>TCELL42:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF121</td><td>output</td><td>TCELL42:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF122</td><td>output</td><td>TCELL42:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF123</td><td>output</td><td>TCELL42:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF124</td><td>output</td><td>TCELL42:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF125</td><td>output</td><td>TCELL42:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF126</td><td>output</td><td>TCELL42:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF127</td><td>output</td><td>TCELL42:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF13</td><td>output</td><td>TCELL36:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF14</td><td>output</td><td>TCELL36:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF15</td><td>output</td><td>TCELL36:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF16</td><td>output</td><td>TCELL37:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF17</td><td>output</td><td>TCELL37:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF18</td><td>output</td><td>TCELL37:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF19</td><td>output</td><td>TCELL37:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF2</td><td>output</td><td>TCELL35:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF20</td><td>output</td><td>TCELL37:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF21</td><td>output</td><td>TCELL37:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF22</td><td>output</td><td>TCELL37:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF23</td><td>output</td><td>TCELL37:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF24</td><td>output</td><td>TCELL38:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF25</td><td>output</td><td>TCELL38:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF26</td><td>output</td><td>TCELL38:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF27</td><td>output</td><td>TCELL38:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF28</td><td>output</td><td>TCELL38:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF29</td><td>output</td><td>TCELL38:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF3</td><td>output</td><td>TCELL35:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF30</td><td>output</td><td>TCELL38:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF31</td><td>output</td><td>TCELL38:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF32</td><td>output</td><td>TCELL39:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF33</td><td>output</td><td>TCELL39:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF34</td><td>output</td><td>TCELL39:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF35</td><td>output</td><td>TCELL39:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF36</td><td>output</td><td>TCELL39:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF37</td><td>output</td><td>TCELL39:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF38</td><td>output</td><td>TCELL39:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF39</td><td>output</td><td>TCELL39:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF4</td><td>output</td><td>TCELL35:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF40</td><td>output</td><td>TCELL40:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF41</td><td>output</td><td>TCELL40:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF42</td><td>output</td><td>TCELL40:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF43</td><td>output</td><td>TCELL40:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF44</td><td>output</td><td>TCELL40:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF45</td><td>output</td><td>TCELL40:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF46</td><td>output</td><td>TCELL40:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF47</td><td>output</td><td>TCELL40:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF48</td><td>output</td><td>TCELL41:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF49</td><td>output</td><td>TCELL41:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF5</td><td>output</td><td>TCELL35:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF50</td><td>output</td><td>TCELL41:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF51</td><td>output</td><td>TCELL41:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF52</td><td>output</td><td>TCELL41:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF53</td><td>output</td><td>TCELL41:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF54</td><td>output</td><td>TCELL41:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF55</td><td>output</td><td>TCELL41:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF56</td><td>output</td><td>TCELL42:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF57</td><td>output</td><td>TCELL42:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF58</td><td>output</td><td>TCELL42:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF59</td><td>output</td><td>TCELL42:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF6</td><td>output</td><td>TCELL35:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF60</td><td>output</td><td>TCELL42:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF61</td><td>output</td><td>TCELL42:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF62</td><td>output</td><td>TCELL42:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF63</td><td>output</td><td>TCELL42:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF64</td><td>output</td><td>TCELL35:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF65</td><td>output</td><td>TCELL35:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF66</td><td>output</td><td>TCELL35:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF67</td><td>output</td><td>TCELL35:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF68</td><td>output</td><td>TCELL35:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF69</td><td>output</td><td>TCELL35:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF7</td><td>output</td><td>TCELL35:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF70</td><td>output</td><td>TCELL35:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF71</td><td>output</td><td>TCELL35:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF72</td><td>output</td><td>TCELL36:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF73</td><td>output</td><td>TCELL36:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF74</td><td>output</td><td>TCELL36:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF75</td><td>output</td><td>TCELL36:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF76</td><td>output</td><td>TCELL36:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF77</td><td>output</td><td>TCELL36:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF78</td><td>output</td><td>TCELL36:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF79</td><td>output</td><td>TCELL36:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF8</td><td>output</td><td>TCELL36:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF80</td><td>output</td><td>TCELL37:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF81</td><td>output</td><td>TCELL37:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF82</td><td>output</td><td>TCELL37:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF83</td><td>output</td><td>TCELL37:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF84</td><td>output</td><td>TCELL37:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF85</td><td>output</td><td>TCELL37:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF86</td><td>output</td><td>TCELL37:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF87</td><td>output</td><td>TCELL37:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF88</td><td>output</td><td>TCELL38:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF89</td><td>output</td><td>TCELL38:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF9</td><td>output</td><td>TCELL36:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF90</td><td>output</td><td>TCELL38:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF91</td><td>output</td><td>TCELL38:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF92</td><td>output</td><td>TCELL38:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF93</td><td>output</td><td>TCELL38:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF94</td><td>output</td><td>TCELL38:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF95</td><td>output</td><td>TCELL38:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF96</td><td>output</td><td>TCELL39:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF97</td><td>output</td><td>TCELL39:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF98</td><td>output</td><td>TCELL39:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF99</td><td>output</td><td>TCELL39:OUT.13.TMIN</td></tr>
<tr><td>RXDEC8B10BUSE_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDISPERR_SF0</td><td>output</td><td>TCELL35:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF1</td><td>output</td><td>TCELL36:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF10</td><td>output</td><td>TCELL37:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF11</td><td>output</td><td>TCELL38:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF12</td><td>output</td><td>TCELL39:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF13</td><td>output</td><td>TCELL40:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF14</td><td>output</td><td>TCELL41:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF15</td><td>output</td><td>TCELL42:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF2</td><td>output</td><td>TCELL37:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF3</td><td>output</td><td>TCELL38:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF4</td><td>output</td><td>TCELL39:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF5</td><td>output</td><td>TCELL40:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF6</td><td>output</td><td>TCELL41:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF7</td><td>output</td><td>TCELL42:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF8</td><td>output</td><td>TCELL35:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF9</td><td>output</td><td>TCELL36:OUT.28.TMIN</td></tr>
<tr><td>RXELECIDLE_SF</td><td>output</td><td>TCELL35:OUT.2.TMIN</td></tr>
<tr><td>RXENCHANSYNC_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXENMCOMMAALIGN_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RXENPCOMMAALIGN_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RXGEARBOXSLIP_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXHEADERVALID_SF0</td><td>output</td><td>TCELL40:OUT.8.TMIN</td></tr>
<tr><td>RXHEADERVALID_SF1</td><td>output</td><td>TCELL41:OUT.8.TMIN</td></tr>
<tr><td>RXHEADER_SF0</td><td>output</td><td>TCELL35:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF1</td><td>output</td><td>TCELL36:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF2</td><td>output</td><td>TCELL37:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF3</td><td>output</td><td>TCELL38:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF4</td><td>output</td><td>TCELL39:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF5</td><td>output</td><td>TCELL40:OUT.12.TMIN</td></tr>
<tr><td>RXLATCLKB_FS</td><td>input</td><td>TCELL41:IMUX.CTRL.4</td></tr>
<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>TCELL34:OUT.13.TMIN</td></tr>
<tr><td>RXLPMEN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXNOTINTABLE_SF0</td><td>output</td><td>TCELL35:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF1</td><td>output</td><td>TCELL36:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF2</td><td>output</td><td>TCELL37:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF3</td><td>output</td><td>TCELL38:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF4</td><td>output</td><td>TCELL39:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF5</td><td>output</td><td>TCELL40:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF6</td><td>output</td><td>TCELL41:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF7</td><td>output</td><td>TCELL42:OUT.16.TMIN</td></tr>
<tr><td>RXOOBRESETB_FS</td><td>input</td><td>TCELL37:IMUX.CTRL.7</td></tr>
<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>TCELL38:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>TCELL39:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>TCELL39:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>TCELL32:OUT.12.TMIN</td></tr>
<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>TCELL39:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>TCELL40:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPMARESETB_FS</td><td>input</td><td>TCELL38:IMUX.CTRL.7</td></tr>
<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>TCELL34:OUT.2.TMIN</td></tr>
<tr><td>RXPOLARITY_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXPRBSERR_SF</td><td>output</td><td>TCELL42:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>TCELL35:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>TCELL42:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>TCELL42:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>TCELL42:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>TCELL42:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RXPROGDIVRESETB_FS</td><td>input</td><td>TCELL40:IMUX.CTRL.7</td></tr>
<tr><td>RXPWRDN_FS0</td><td>input</td><td>TCELL41:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPWRDN_FS1</td><td>input</td><td>TCELL42:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXQPIEN_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RXQPISENN_SF</td><td>output</td><td>TCELL34:OUT.18.TMIN</td></tr>
<tr><td>RXQPISENP_SF</td><td>output</td><td>TCELL33:OUT.18.TMIN</td></tr>
<tr><td>RXRATEASYNCH_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXRATEDONE_SF</td><td>output</td><td>TCELL40:OUT.6.TMIN</td></tr>
<tr><td>RXRATE_FS0</td><td>input</td><td>TCELL39:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXRATE_FS1</td><td>input</td><td>TCELL39:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXRATE_FS2</td><td>input</td><td>TCELL39:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>TCELL37:OUT.8.TMIN</td></tr>
<tr><td>RXRECCLK_SF</td><td>output</td><td>TCELL36:OUT.8.TMIN</td></tr>
<tr><td>RXRESETDONE_SF</td><td>output</td><td>TCELL42:OUT.10.TMIN</td></tr>
<tr><td>RXRESET_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS2</td><td>input</td><td>TCELL33:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS3</td><td>input</td><td>TCELL34:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS4</td><td>input</td><td>TCELL34:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSLIDERDY_SF</td><td>output</td><td>TCELL34:OUT.12.TMIN</td></tr>
<tr><td>RXSLIDE_FS</td><td>input</td><td>TCELL40:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXSLIPDONE_SF</td><td>output</td><td>TCELL34:OUT.10.TMIN</td></tr>
<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>TCELL34:OUT.5.TMIN</td></tr>
<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>TCELL34:OUT.3.TMIN</td></tr>
<tr><td>RXSLIPPMA_FS</td><td>input</td><td>TCELL42:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RXSTARTOFSEQ_SF0</td><td>output</td><td>TCELL41:OUT.6.TMIN</td></tr>
<tr><td>RXSTARTOFSEQ_SF1</td><td>output</td><td>TCELL42:OUT.6.TMIN</td></tr>
<tr><td>RXSTATUS_SF0</td><td>output</td><td>TCELL40:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF1</td><td>output</td><td>TCELL41:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF2</td><td>output</td><td>TCELL42:OUT.14.TMIN</td></tr>
<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>TCELL34:OUT.4.TMIN</td></tr>
<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>TCELL39:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>TCELL38:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXTERMPROG_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS1</td><td>input</td><td>TCELL30:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS2</td><td>input</td><td>TCELL31:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS3</td><td>input</td><td>TCELL31:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS4</td><td>input</td><td>TCELL32:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXUSRCLK2B_FS</td><td>input</td><td>TCELL39:IMUX.CTRL.4</td></tr>
<tr><td>RXUSRCLKB_FS</td><td>input</td><td>TCELL39:IMUX.CTRL.5</td></tr>
<tr><td>RXUSRRDY_FS</td><td>input</td><td>TCELL41:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RXVALID_SF</td><td>output</td><td>TCELL42:OUT.0.TMIN</td></tr>
<tr><td>SCANCLKB_FS</td><td>input</td><td>TCELL37:IMUX.CTRL.5</td></tr>
<tr><td>SCANENB_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>SCANIN_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS1</td><td>input</td><td>TCELL31:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS10</td><td>input</td><td>TCELL31:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS11</td><td>input</td><td>TCELL30:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS12</td><td>input</td><td>TCELL30:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SCANIN_FS13</td><td>input</td><td>TCELL32:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS14</td><td>input</td><td>TCELL39:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>SCANIN_FS15</td><td>input</td><td>TCELL39:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>SCANIN_FS16</td><td>input</td><td>TCELL40:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS17</td><td>input</td><td>TCELL41:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS18</td><td>input</td><td>TCELL42:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS3</td><td>input</td><td>TCELL31:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS4</td><td>input</td><td>TCELL30:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS5</td><td>input</td><td>TCELL31:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS6</td><td>input</td><td>TCELL31:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS7</td><td>input</td><td>TCELL30:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS8</td><td>input</td><td>TCELL31:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANIN_FS9</td><td>input</td><td>TCELL30:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANMODEB_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SCANOUT_SF0</td><td>output</td><td>TCELL30:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF1</td><td>output</td><td>TCELL31:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF10</td><td>output</td><td>TCELL32:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF11</td><td>output</td><td>TCELL30:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF12</td><td>output</td><td>TCELL31:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF13</td><td>output</td><td>TCELL32:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF14</td><td>output</td><td>TCELL30:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF15</td><td>output</td><td>TCELL31:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF16</td><td>output</td><td>TCELL32:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF17</td><td>output</td><td>TCELL33:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF18</td><td>output</td><td>TCELL33:OUT.12.TMIN</td></tr>
<tr><td>SCANOUT_SF2</td><td>output</td><td>TCELL32:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF3</td><td>output</td><td>TCELL33:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF4</td><td>output</td><td>TCELL34:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF5</td><td>output</td><td>TCELL30:OUT.11.TMIN</td></tr>
<tr><td>SCANOUT_SF6</td><td>output</td><td>TCELL30:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF7</td><td>output</td><td>TCELL31:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF8</td><td>output</td><td>TCELL30:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF9</td><td>output</td><td>TCELL31:OUT.2.TMIN</td></tr>
<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TCOCLKFSMFROUTB_FS</td><td>input</td><td>TCELL36:IMUX.CTRL.5</td></tr>
<tr><td>TCODABYPASS_FS</td><td>input</td><td>TCELL35:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODAOVREN_FS</td><td>input</td><td>TCELL36:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TCODAPWDN_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODARESET_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>TCELL36:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TCOINITDONE_SF</td><td>output</td><td>TCELL32:OUT.20.TMIN</td></tr>
<tr><td>TCOINITSET_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TCOPIOVREN_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TDASOFTRESET_FS</td><td>input</td><td>TCELL36:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>TCELL33:OUT.8.TMIN</td></tr>
<tr><td>TSTCLK0B_FS</td><td>input</td><td>TCELL38:IMUX.CTRL.5</td></tr>
<tr><td>TSTCLK1B_FS</td><td>input</td><td>TCELL38:IMUX.CTRL.4</td></tr>
<tr><td>TSTIN_FS0</td><td>input</td><td>TCELL30:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS1</td><td>input</td><td>TCELL31:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS10</td><td>input</td><td>TCELL30:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS11</td><td>input</td><td>TCELL31:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS12</td><td>input</td><td>TCELL30:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS13</td><td>input</td><td>TCELL31:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS14</td><td>input</td><td>TCELL30:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS15</td><td>input</td><td>TCELL31:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS16</td><td>input</td><td>TCELL30:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS17</td><td>input</td><td>TCELL31:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS18</td><td>input</td><td>TCELL30:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS19</td><td>input</td><td>TCELL31:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS2</td><td>input</td><td>TCELL30:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS3</td><td>input</td><td>TCELL31:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS4</td><td>input</td><td>TCELL30:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS5</td><td>input</td><td>TCELL31:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS6</td><td>input</td><td>TCELL30:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS7</td><td>input</td><td>TCELL31:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS8</td><td>input</td><td>TCELL30:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTIN_FS9</td><td>input</td><td>TCELL31:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>TCELL31:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TSTPWRDN_FS0</td><td>input</td><td>TCELL31:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TSTPWRDN_FS1</td><td>input</td><td>TCELL31:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TSTPWRDN_FS2</td><td>input</td><td>TCELL31:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TSTPWRDN_FS3</td><td>input</td><td>TCELL31:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TSTPWRDN_FS4</td><td>input</td><td>TCELL31:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBUFSTATUS_SF0</td><td>output</td><td>TCELL32:OUT.0.TMIN</td></tr>
<tr><td>TXBUFSTATUS_SF1</td><td>output</td><td>TCELL32:OUT.13.TMIN</td></tr>
<tr><td>TXBYPASS8B10B_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS7</td><td>input</td><td>TCELL39:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS10</td><td>input</td><td>TCELL34:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS11</td><td>input</td><td>TCELL35:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS12</td><td>input</td><td>TCELL36:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS13</td><td>input</td><td>TCELL37:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS14</td><td>input</td><td>TCELL38:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS15</td><td>input</td><td>TCELL39:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS7</td><td>input</td><td>TCELL39:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS8</td><td>input</td><td>TCELL32:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS9</td><td>input</td><td>TCELL33:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS10</td><td>input</td><td>TCELL34:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS11</td><td>input</td><td>TCELL35:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS12</td><td>input</td><td>TCELL36:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS13</td><td>input</td><td>TCELL37:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS14</td><td>input</td><td>TCELL38:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS15</td><td>input</td><td>TCELL39:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS7</td><td>input</td><td>TCELL39:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS8</td><td>input</td><td>TCELL32:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS9</td><td>input</td><td>TCELL33:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARISK_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS7</td><td>input</td><td>TCELL39:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>TCELL35:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXCOMINIT_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOMSAS_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXCOMWAKE_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>TCELL32:OUT.28.TMIN</td></tr>
<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS7</td><td>input</td><td>TCELL39:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATA_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS1</td><td>input</td><td>TCELL32:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS10</td><td>input</td><td>TCELL33:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS100</td><td>input</td><td>TCELL36:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS101</td><td>input</td><td>TCELL36:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS102</td><td>input</td><td>TCELL36:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS103</td><td>input</td><td>TCELL36:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS104</td><td>input</td><td>TCELL37:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS105</td><td>input</td><td>TCELL37:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS106</td><td>input</td><td>TCELL37:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS107</td><td>input</td><td>TCELL37:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS108</td><td>input</td><td>TCELL37:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS109</td><td>input</td><td>TCELL37:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS11</td><td>input</td><td>TCELL33:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS110</td><td>input</td><td>TCELL37:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS111</td><td>input</td><td>TCELL37:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS112</td><td>input</td><td>TCELL38:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS113</td><td>input</td><td>TCELL38:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS114</td><td>input</td><td>TCELL38:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS115</td><td>input</td><td>TCELL38:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS116</td><td>input</td><td>TCELL38:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS117</td><td>input</td><td>TCELL38:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS118</td><td>input</td><td>TCELL38:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS119</td><td>input</td><td>TCELL38:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS12</td><td>input</td><td>TCELL33:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS120</td><td>input</td><td>TCELL39:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS121</td><td>input</td><td>TCELL39:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS122</td><td>input</td><td>TCELL39:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS123</td><td>input</td><td>TCELL39:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS124</td><td>input</td><td>TCELL39:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS125</td><td>input</td><td>TCELL39:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS126</td><td>input</td><td>TCELL39:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS127</td><td>input</td><td>TCELL39:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS13</td><td>input</td><td>TCELL33:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS14</td><td>input</td><td>TCELL33:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS15</td><td>input</td><td>TCELL33:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS16</td><td>input</td><td>TCELL34:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS17</td><td>input</td><td>TCELL34:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS18</td><td>input</td><td>TCELL34:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS19</td><td>input</td><td>TCELL34:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS2</td><td>input</td><td>TCELL32:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS20</td><td>input</td><td>TCELL34:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS21</td><td>input</td><td>TCELL34:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS22</td><td>input</td><td>TCELL34:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS23</td><td>input</td><td>TCELL34:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS24</td><td>input</td><td>TCELL35:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS25</td><td>input</td><td>TCELL35:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS26</td><td>input</td><td>TCELL35:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS27</td><td>input</td><td>TCELL35:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS28</td><td>input</td><td>TCELL35:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS29</td><td>input</td><td>TCELL35:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS3</td><td>input</td><td>TCELL32:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS30</td><td>input</td><td>TCELL35:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS31</td><td>input</td><td>TCELL35:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS32</td><td>input</td><td>TCELL36:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS33</td><td>input</td><td>TCELL36:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS34</td><td>input</td><td>TCELL36:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS35</td><td>input</td><td>TCELL36:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS36</td><td>input</td><td>TCELL36:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS37</td><td>input</td><td>TCELL36:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS38</td><td>input</td><td>TCELL36:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS39</td><td>input</td><td>TCELL36:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS4</td><td>input</td><td>TCELL32:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS40</td><td>input</td><td>TCELL37:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS41</td><td>input</td><td>TCELL37:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS42</td><td>input</td><td>TCELL37:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS43</td><td>input</td><td>TCELL37:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS44</td><td>input</td><td>TCELL37:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS45</td><td>input</td><td>TCELL37:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS46</td><td>input</td><td>TCELL37:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS47</td><td>input</td><td>TCELL37:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS48</td><td>input</td><td>TCELL38:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS49</td><td>input</td><td>TCELL38:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS5</td><td>input</td><td>TCELL32:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS50</td><td>input</td><td>TCELL38:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS51</td><td>input</td><td>TCELL38:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS52</td><td>input</td><td>TCELL38:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS53</td><td>input</td><td>TCELL38:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS54</td><td>input</td><td>TCELL38:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS55</td><td>input</td><td>TCELL38:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS56</td><td>input</td><td>TCELL39:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS57</td><td>input</td><td>TCELL39:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS58</td><td>input</td><td>TCELL39:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS59</td><td>input</td><td>TCELL39:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS6</td><td>input</td><td>TCELL32:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS60</td><td>input</td><td>TCELL39:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS61</td><td>input</td><td>TCELL39:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS62</td><td>input</td><td>TCELL39:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS63</td><td>input</td><td>TCELL39:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS64</td><td>input</td><td>TCELL32:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS65</td><td>input</td><td>TCELL32:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS66</td><td>input</td><td>TCELL32:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS67</td><td>input</td><td>TCELL32:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS68</td><td>input</td><td>TCELL32:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS69</td><td>input</td><td>TCELL32:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS7</td><td>input</td><td>TCELL32:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS70</td><td>input</td><td>TCELL32:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS71</td><td>input</td><td>TCELL32:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS72</td><td>input</td><td>TCELL33:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS73</td><td>input</td><td>TCELL33:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS74</td><td>input</td><td>TCELL33:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS75</td><td>input</td><td>TCELL33:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS76</td><td>input</td><td>TCELL33:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS77</td><td>input</td><td>TCELL33:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS78</td><td>input</td><td>TCELL33:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS79</td><td>input</td><td>TCELL33:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS8</td><td>input</td><td>TCELL33:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS80</td><td>input</td><td>TCELL34:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS81</td><td>input</td><td>TCELL34:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS82</td><td>input</td><td>TCELL34:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS83</td><td>input</td><td>TCELL34:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS84</td><td>input</td><td>TCELL34:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS85</td><td>input</td><td>TCELL34:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS86</td><td>input</td><td>TCELL34:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS87</td><td>input</td><td>TCELL34:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS88</td><td>input</td><td>TCELL35:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS89</td><td>input</td><td>TCELL35:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS9</td><td>input</td><td>TCELL33:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS90</td><td>input</td><td>TCELL35:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS91</td><td>input</td><td>TCELL35:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS92</td><td>input</td><td>TCELL35:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS93</td><td>input</td><td>TCELL35:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS94</td><td>input</td><td>TCELL35:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS95</td><td>input</td><td>TCELL35:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS96</td><td>input</td><td>TCELL36:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS97</td><td>input</td><td>TCELL36:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS98</td><td>input</td><td>TCELL36:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS99</td><td>input</td><td>TCELL36:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDEEMPH_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXDETECTRX_FS</td><td>input</td><td>TCELL35:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDRVAMP_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS3</td><td>input</td><td>TCELL37:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVPWRDN_FS</td><td>input</td><td>TCELL35:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXELECIDLE_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXEMPINVPO_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXEMPINVPR_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPPOS_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPRE_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXENC8B10BUSE_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXHEADER_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS1</td><td>input</td><td>TCELL32:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS2</td><td>input</td><td>TCELL33:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS3</td><td>input</td><td>TCELL33:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS4</td><td>input</td><td>TCELL34:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS5</td><td>input</td><td>TCELL34:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXINHIBIT_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXLATCLKB_FS</td><td>input</td><td>TCELL36:IMUX.CTRL.4</td></tr>
<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>TCELL33:OUT.11.TMIN</td></tr>
<tr><td>TXMARGIN_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL34:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>TCELL32:OUT.11.TMIN</td></tr>
<tr><td>TXOUTCLK_SF</td><td>output</td><td>TCELL32:OUT.6.TMIN</td></tr>
<tr><td>TXPDOWNASYNCH_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>TCELL35:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>TCELL36:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPMARESETB_FS</td><td>input</td><td>TCELL36:IMUX.CTRL.0</td></tr>
<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>TCELL32:OUT.24.TMIN</td></tr>
<tr><td>TXPOLARITY_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPPMSEL_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXPRBSINERR_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>TCELL36:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXPREAMP_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPROGDIVRESETB_FS</td><td>input</td><td>TCELL35:IMUX.CTRL.0</td></tr>
<tr><td>TXPWRDN_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXPWRDN_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXQPIBIASEN_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXQPISENN_SF</td><td>output</td><td>TCELL34:OUT.17.TMIN</td></tr>
<tr><td>TXQPISENP_SF</td><td>output</td><td>TCELL33:OUT.17.TMIN</td></tr>
<tr><td>TXQPISTRGPD_FS</td><td>input</td><td>TCELL37:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXQPIWEAKPU_FS</td><td>input</td><td>TCELL36:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXRATEASYNCH_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXRATEDONE_SF</td><td>output</td><td>TCELL33:OUT.4.TMIN</td></tr>
<tr><td>TXRATE_FS0</td><td>input</td><td>TCELL34:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS1</td><td>input</td><td>TCELL35:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS2</td><td>input</td><td>TCELL36:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRESETDONE_SF</td><td>output</td><td>TCELL33:OUT.13.TMIN</td></tr>
<tr><td>TXRESET_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS0</td><td>input</td><td>TCELL32:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS1</td><td>input</td><td>TCELL33:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS2</td><td>input</td><td>TCELL34:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS3</td><td>input</td><td>TCELL35:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS4</td><td>input</td><td>TCELL36:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS5</td><td>input</td><td>TCELL37:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS6</td><td>input</td><td>TCELL38:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSERPWRDN_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>TCELL33:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXSWING_FS</td><td>input</td><td>TCELL39:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>TCELL33:OUT.2.TMIN</td></tr>
<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL38:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>TCELL33:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>TCELL34:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXUSRCLK2B_FS</td><td>input</td><td>TCELL35:IMUX.CTRL.4</td></tr>
<tr><td>TXUSRCLKB_FS</td><td>input</td><td>TCELL35:IMUX.CTRL.5</td></tr>
<tr><td>TXUSRRDY_FS</td><td>input</td><td>TCELL32:IMUX.IMUX.4.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-gth_channel3"><a class="header" href="#bel-gth_channel3">Bel GTH_CHANNEL3</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel GTH_CHANNEL3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
<tr><td>AFECFOKEN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>AGCCTRL_FS0</td><td>input</td><td>TCELL59:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>AGCCTRL_FS1</td><td>input</td><td>TCELL59:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>ALT_SIGVALID_CLKB_FS</td><td>input</td><td>TCELL58:IMUX.CTRL.5</td></tr>
<tr><td>BUFGTCEMASK_SF0</td><td>output</td><td>TCELL47:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF1</td><td>output</td><td>TCELL48:OUT.18.TMIN</td></tr>
<tr><td>BUFGTCEMASK_SF2</td><td>output</td><td>TCELL47:OUT.12.TMIN</td></tr>
<tr><td>BUFGTCE_SF0</td><td>output</td><td>TCELL47:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF1</td><td>output</td><td>TCELL48:OUT.16.TMIN</td></tr>
<tr><td>BUFGTCE_SF2</td><td>output</td><td>TCELL48:OUT.12.TMIN</td></tr>
<tr><td>BUFGTDIV_SF0</td><td>output</td><td>TCELL47:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF1</td><td>output</td><td>TCELL48:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF2</td><td>output</td><td>TCELL49:OUT.3.TMIN</td></tr>
<tr><td>BUFGTDIV_SF3</td><td>output</td><td>TCELL47:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF4</td><td>output</td><td>TCELL48:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF5</td><td>output</td><td>TCELL49:OUT.5.TMIN</td></tr>
<tr><td>BUFGTDIV_SF6</td><td>output</td><td>TCELL47:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF7</td><td>output</td><td>TCELL48:OUT.7.TMIN</td></tr>
<tr><td>BUFGTDIV_SF8</td><td>output</td><td>TCELL49:OUT.7.TMIN</td></tr>
<tr><td>BUFGTRESET_SF0</td><td>output</td><td>TCELL47:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF1</td><td>output</td><td>TCELL48:OUT.1.TMIN</td></tr>
<tr><td>BUFGTRESET_SF2</td><td>output</td><td>TCELL47:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF0</td><td>output</td><td>TCELL48:OUT.10.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF1</td><td>output</td><td>TCELL51:OUT.11.TMIN</td></tr>
<tr><td>BUFGTRSTMASK_SF2</td><td>output</td><td>TCELL51:OUT.14.TMIN</td></tr>
<tr><td>CDRFRRESETB_FS</td><td>input</td><td>TCELL55:IMUX.CTRL.0</td></tr>
<tr><td>CDRHOLD_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRLOCK_SF</td><td>output</td><td>TCELL53:OUT.6.TMIN</td></tr>
<tr><td>CDROVREN_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>CDRPHRESETB_FS</td><td>input</td><td>TCELL58:IMUX.CTRL.0</td></tr>
<tr><td>CDRRESETB_FS</td><td>input</td><td>TCELL59:IMUX.CTRL.0</td></tr>
<tr><td>CFGRESETB_FS</td><td>input</td><td>TCELL49:IMUX.CTRL.0</td></tr>
<tr><td>CFOKDONE_SF</td><td>output</td><td>TCELL50:OUT.6.TMIN</td></tr>
<tr><td>CFOKFORCEDONE_SF</td><td>output</td><td>TCELL50:OUT.0.TMIN</td></tr>
<tr><td>CFOKFSTARTED_SF</td><td>output</td><td>TCELL51:OUT.0.TMIN</td></tr>
<tr><td>CFOKRESET_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>CFOKSTART_SF</td><td>output</td><td>TCELL51:OUT.6.TMIN</td></tr>
<tr><td>CKPINRSRVD0B_FS</td><td>input</td><td>TCELL59:IMUX.CTRL.5</td></tr>
<tr><td>CKPINRSRVD1B_FS</td><td>input</td><td>TCELL59:IMUX.CTRL.4</td></tr>
<tr><td>COMFINISH_SF</td><td>output</td><td>TCELL53:OUT.0.TMIN</td></tr>
<tr><td>COMINITDET_SF</td><td>output</td><td>TCELL55:OUT.0.TMIN</td></tr>
<tr><td>COMSASDET_SF</td><td>output</td><td>TCELL57:OUT.0.TMIN</td></tr>
<tr><td>COMWAKEDET_SF</td><td>output</td><td>TCELL58:OUT.0.TMIN</td></tr>
<tr><td>COREREFCLKB_FS</td><td>input</td><td>TCELL48:IMUX.CTRL.5</td></tr>
<tr><td>CPLFBLOSS_SF</td><td>output</td><td>TCELL49:OUT.18.TMIN</td></tr>
<tr><td>CPLFREQLOCK_SF</td><td>output</td><td>TCELL49:OUT.1.TMIN</td></tr>
<tr><td>CPLLDMONCLKB_FS</td><td>input</td><td>TCELL50:IMUX.CTRL.5</td></tr>
<tr><td>CPLLKDETEN_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLPWRDN_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>CPLREFLOSS_SF</td><td>output</td><td>TCELL49:OUT.8.TMIN</td></tr>
<tr><td>CPLREFSELDYN_FS0</td><td>input</td><td>TCELL50:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>CPLREFSELDYN_FS2</td><td>input</td><td>TCELL50:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>CPLRESETB_FS</td><td>input</td><td>TCELL50:IMUX.CTRL.0</td></tr>
<tr><td>DADDR_FS0</td><td>input</td><td>TCELL47:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DADDR_FS1</td><td>input</td><td>TCELL47:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>DADDR_FS2</td><td>input</td><td>TCELL47:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DADDR_FS3</td><td>input</td><td>TCELL47:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DADDR_FS4</td><td>input</td><td>TCELL47:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>DADDR_FS5</td><td>input</td><td>TCELL47:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>DADDR_FS6</td><td>input</td><td>TCELL47:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DADDR_FS7</td><td>input</td><td>TCELL47:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DADDR_FS8</td><td>input</td><td>TCELL48:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>DCLKB_FS</td><td>input</td><td>TCELL47:IMUX.CTRL.4</td></tr>
<tr><td>DEN_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS0</td><td>input</td><td>TCELL59:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS1</td><td>input</td><td>TCELL59:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS2</td><td>input</td><td>TCELL59:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DFECFOKCFNUM_FS3</td><td>input</td><td>TCELL59:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>DFECFOKFEN_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFECFOKFPULSE_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFECFOKHOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DFECFOKOVREN_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS0</td><td>input</td><td>TCELL58:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFEDOUTMODE_FS1</td><td>input</td><td>TCELL58:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEDOUT_SF0</td><td>output</td><td>TCELL47:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF1</td><td>output</td><td>TCELL48:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF2</td><td>output</td><td>TCELL49:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF3</td><td>output</td><td>TCELL50:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF4</td><td>output</td><td>TCELL51:OUT.26.TMIN</td></tr>
<tr><td>DFEDOUT_SF5</td><td>output</td><td>TCELL47:OUT.6.TMIN</td></tr>
<tr><td>DFEDOUT_SF6</td><td>output</td><td>TCELL48:OUT.6.TMIN</td></tr>
<tr><td>DFEGCHOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DFEGCOVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>DFEH10HOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH10OVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH11HOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH11OVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH12HOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH12OVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH13HOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>DFEH13OVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>DFEH14HOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH14OVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH15HOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>DFEH15OVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>DFEH2HOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH2OVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH3HOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH3OVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH4HOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>DFEH4OVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>DFEH5HOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH5OVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH6HOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH6OVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH7HOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>DFEH7OVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>DFEH8HOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH8OVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEH9HOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>DFEH9OVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>DFEKLHOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DFEKLOVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>DFERESETB_FS</td><td>input</td><td>TCELL54:IMUX.CTRL.0</td></tr>
<tr><td>DFEUTHOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEUTOVREN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVPHOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>DFEVPOVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>DFEVSEN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DFEYEN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>DI_FS0</td><td>input</td><td>TCELL47:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS1</td><td>input</td><td>TCELL47:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DI_FS10</td><td>input</td><td>TCELL48:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS11</td><td>input</td><td>TCELL48:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS12</td><td>input</td><td>TCELL48:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS13</td><td>input</td><td>TCELL48:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS14</td><td>input</td><td>TCELL48:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS15</td><td>input</td><td>TCELL48:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS2</td><td>input</td><td>TCELL47:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>DI_FS3</td><td>input</td><td>TCELL47:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>DI_FS4</td><td>input</td><td>TCELL47:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>DI_FS5</td><td>input</td><td>TCELL47:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>DI_FS6</td><td>input</td><td>TCELL47:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>DI_FS7</td><td>input</td><td>TCELL47:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>DI_FS8</td><td>input</td><td>TCELL48:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>DI_FS9</td><td>input</td><td>TCELL48:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>DMONCLKB_FS</td><td>input</td><td>TCELL47:IMUX.CTRL.5</td></tr>
<tr><td>DMONFIFORESET_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>DMONOUT_SF0</td><td>output</td><td>TCELL47:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF1</td><td>output</td><td>TCELL48:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF10</td><td>output</td><td>TCELL47:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF11</td><td>output</td><td>TCELL48:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF12</td><td>output</td><td>TCELL49:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF13</td><td>output</td><td>TCELL50:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF14</td><td>output</td><td>TCELL51:OUT.15.TMIN</td></tr>
<tr><td>DMONOUT_SF15</td><td>output</td><td>TCELL47:OUT.9.TMIN</td></tr>
<tr><td>DMONOUT_SF16</td><td>output</td><td>TCELL48:OUT.13.TMIN</td></tr>
<tr><td>DMONOUT_SF2</td><td>output</td><td>TCELL49:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF3</td><td>output</td><td>TCELL50:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF4</td><td>output</td><td>TCELL51:OUT.27.TMIN</td></tr>
<tr><td>DMONOUT_SF5</td><td>output</td><td>TCELL47:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF6</td><td>output</td><td>TCELL48:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF7</td><td>output</td><td>TCELL49:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF8</td><td>output</td><td>TCELL50:OUT.21.TMIN</td></tr>
<tr><td>DMONOUT_SF9</td><td>output</td><td>TCELL51:OUT.21.TMIN</td></tr>
<tr><td>DRDY_SF</td><td>output</td><td>TCELL48:OUT.11.TMIN</td></tr>
<tr><td>DRPDO_SF0</td><td>output</td><td>TCELL47:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF1</td><td>output</td><td>TCELL48:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF10</td><td>output</td><td>TCELL47:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF11</td><td>output</td><td>TCELL48:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF12</td><td>output</td><td>TCELL49:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF13</td><td>output</td><td>TCELL50:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF14</td><td>output</td><td>TCELL51:OUT.19.TMIN</td></tr>
<tr><td>DRPDO_SF15</td><td>output</td><td>TCELL47:OUT.13.TMIN</td></tr>
<tr><td>DRPDO_SF2</td><td>output</td><td>TCELL49:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF3</td><td>output</td><td>TCELL50:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF4</td><td>output</td><td>TCELL51:OUT.31.TMIN</td></tr>
<tr><td>DRPDO_SF5</td><td>output</td><td>TCELL47:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF6</td><td>output</td><td>TCELL48:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF7</td><td>output</td><td>TCELL49:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF8</td><td>output</td><td>TCELL50:OUT.25.TMIN</td></tr>
<tr><td>DRPDO_SF9</td><td>output</td><td>TCELL51:OUT.25.TMIN</td></tr>
<tr><td>DWE_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>ENPPM_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>EVODDPHICALDONE_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>EVODDPHICALSTART_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>EVODDPHIDRDEN_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>EVODDPHIDWREN_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>EVODDPHIXRDEN_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>EVODDPHIXWREN_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>EYESCANDATAERROR_SF</td><td>output</td><td>TCELL48:OUT.28.TMIN</td></tr>
<tr><td>EYESCANTRIGGER_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS0</td><td>input</td><td>TCELL55:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>GATERXELECIDLE_FS1</td><td>input</td><td>TCELL55:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>GTPOWERGOOD_SF</td><td>output</td><td>TCELL51:OUT.22.TMIN</td></tr>
<tr><td>GTRSTSEL_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>GTRXRSTB_FS</td><td>input</td><td>TCELL56:IMUX.CTRL.0</td></tr>
<tr><td>GTTXRSTB_FS</td><td>input</td><td>TCELL51:IMUX.CTRL.0</td></tr>
<tr><td>ISCANRESET_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>ISERRDETEN_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>LOOPBACK_FS1</td><td>input</td><td>TCELL49:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>LOOPBACK_FS2</td><td>input</td><td>TCELL49:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>LPBKRXTXSEREN_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPBKTXRXSEREN_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>LPMGCHOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMGCOVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>LPMKHHOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>LPMKHOVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>LPMKLHOLD_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>LPMKLOVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>LPMOSHOLD_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>LPMOSOVREN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>MGTREFCLKFA_SF</td><td>output</td><td>TCELL47:OUT.28.TMIN</td></tr>
<tr><td>OSHOLD_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>OSOVREN_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>PCIEEQRXEQADAPTDONE_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PCIERATEGEN3_SF</td><td>output</td><td>TCELL48:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEIDLE_SF</td><td>output</td><td>TCELL47:OUT.24.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF0</td><td>output</td><td>TCELL52:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLPD_SF1</td><td>output</td><td>TCELL53:OUT.10.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF0</td><td>output</td><td>TCELL47:OUT.20.TMIN</td></tr>
<tr><td>PCIERATEQPLLRESET_SF1</td><td>output</td><td>TCELL48:OUT.20.TMIN</td></tr>
<tr><td>PCIERSTIDLE_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>PCIERSTTXSYNCSTART_FS</td><td>input</td><td>TCELL52:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>PCIESYNCTXSYNCDONE_SF</td><td>output</td><td>TCELL49:OUT.17.TMIN</td></tr>
<tr><td>PCIEUSERGEN3RDY_SF</td><td>output</td><td>TCELL50:OUT.5.TMIN</td></tr>
<tr><td>PCIEUSERPHYSTATUSRST_SF</td><td>output</td><td>TCELL50:OUT.3.TMIN</td></tr>
<tr><td>PCS_RSVD_IN_FS0</td><td>input</td><td>TCELL52:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS10</td><td>input</td><td>TCELL57:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS11</td><td>input</td><td>TCELL57:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS12</td><td>input</td><td>TCELL58:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS13</td><td>input</td><td>TCELL58:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS14</td><td>input</td><td>TCELL59:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS15</td><td>input</td><td>TCELL59:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS3</td><td>input</td><td>TCELL53:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS4</td><td>input</td><td>TCELL54:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS7</td><td>input</td><td>TCELL55:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS8</td><td>input</td><td>TCELL56:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PCS_RSVD_IN_FS9</td><td>input</td><td>TCELL56:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PCS_RSVD_OUT_SF0</td><td>output</td><td>TCELL52:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF1</td><td>output</td><td>TCELL53:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF10</td><td>output</td><td>TCELL54:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF11</td><td>output</td><td>TCELL55:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF12</td><td>output</td><td>TCELL56:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF13</td><td>output</td><td>TCELL57:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF14</td><td>output</td><td>TCELL58:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF15</td><td>output</td><td>TCELL59:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF2</td><td>output</td><td>TCELL54:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF3</td><td>output</td><td>TCELL55:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF4</td><td>output</td><td>TCELL56:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF5</td><td>output</td><td>TCELL57:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF6</td><td>output</td><td>TCELL58:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF7</td><td>output</td><td>TCELL59:OUT.22.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF8</td><td>output</td><td>TCELL52:OUT.20.TMIN</td></tr>
<tr><td>PCS_RSVD_OUT_SF9</td><td>output</td><td>TCELL53:OUT.20.TMIN</td></tr>
<tr><td>PHYSTATUS_SF</td><td>output</td><td>TCELL54:OUT.0.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF0</td><td>output</td><td>TCELL48:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF1</td><td>output</td><td>TCELL49:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF2</td><td>output</td><td>TCELL50:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF3</td><td>output</td><td>TCELL51:OUT.9.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF4</td><td>output</td><td>TCELL48:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF5</td><td>output</td><td>TCELL49:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF6</td><td>output</td><td>TCELL50:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVDAS_SF7</td><td>output</td><td>TCELL51:OUT.30.TMIN</td></tr>
<tr><td>PINRSRVD_FS0</td><td>input</td><td>TCELL52:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS10</td><td>input</td><td>TCELL57:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS11</td><td>input</td><td>TCELL57:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS12</td><td>input</td><td>TCELL58:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS13</td><td>input</td><td>TCELL58:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS14</td><td>input</td><td>TCELL59:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS15</td><td>input</td><td>TCELL59:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS3</td><td>input</td><td>TCELL53:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS4</td><td>input</td><td>TCELL54:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS7</td><td>input</td><td>TCELL55:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PINRSRVD_FS8</td><td>input</td><td>TCELL56:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>PINRSRVD_FS9</td><td>input</td><td>TCELL56:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>PMASCANCLK0B_FS</td><td>input</td><td>TCELL57:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK1B_FS</td><td>input</td><td>TCELL57:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK2B_FS</td><td>input</td><td>TCELL51:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK3B_FS</td><td>input</td><td>TCELL51:IMUX.CTRL.4</td></tr>
<tr><td>PMASCANCLK4B_FS</td><td>input</td><td>TCELL49:IMUX.CTRL.5</td></tr>
<tr><td>PMASCANCLK5B_FS</td><td>input</td><td>TCELL49:IMUX.CTRL.6</td></tr>
<tr><td>PMASCANENB_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS0</td><td>input</td><td>TCELL48:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS1</td><td>input</td><td>TCELL49:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS10</td><td>input</td><td>TCELL47:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>PMASCANIN_FS11</td><td>input</td><td>TCELL47:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>PMASCANIN_FS2</td><td>input</td><td>TCELL49:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS3</td><td>input</td><td>TCELL50:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS4</td><td>input</td><td>TCELL50:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS5</td><td>input</td><td>TCELL51:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PMASCANIN_FS6</td><td>input</td><td>TCELL51:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANIN_FS7</td><td>input</td><td>TCELL47:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>PMASCANIN_FS8</td><td>input</td><td>TCELL47:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>PMASCANIN_FS9</td><td>input</td><td>TCELL47:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>PMASCANMODEB_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.40.DELAY</td></tr>
<tr><td>PMASCANOUT_SF0</td><td>output</td><td>TCELL47:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF1</td><td>output</td><td>TCELL48:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF10</td><td>output</td><td>TCELL49:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF11</td><td>output</td><td>TCELL50:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF2</td><td>output</td><td>TCELL49:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF3</td><td>output</td><td>TCELL50:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF4</td><td>output</td><td>TCELL51:OUT.29.TMIN</td></tr>
<tr><td>PMASCANOUT_SF5</td><td>output</td><td>TCELL47:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF6</td><td>output</td><td>TCELL48:OUT.17.TMIN</td></tr>
<tr><td>PMASCANOUT_SF7</td><td>output</td><td>TCELL49:OUT.16.TMIN</td></tr>
<tr><td>PMASCANOUT_SF8</td><td>output</td><td>TCELL47:OUT.14.TMIN</td></tr>
<tr><td>PMASCANOUT_SF9</td><td>output</td><td>TCELL48:OUT.14.TMIN</td></tr>
<tr><td>PMASCANRSTEN_FS</td><td>input</td><td>TCELL47:IMUX.IMUX.37.DELAY</td></tr>
<tr><td>PRBSCNTRST_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RATE_DRP_DONE_EXT_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RATE_DRP_START_SF</td><td>output</td><td>TCELL50:OUT.24.TMIN</td></tr>
<tr><td>RCODAPWDN_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>RCODARESETB_FS</td><td>input</td><td>TCELL56:IMUX.CTRL.7</td></tr>
<tr><td>RCOOVREN_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>RDASOFTRSTDONE_SF</td><td>output</td><td>TCELL52:OUT.6.TMIN</td></tr>
<tr><td>RESETOVRD_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>RSTCLKENTX_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>RXBUFRSTB_FS</td><td>input</td><td>TCELL57:IMUX.CTRL.0</td></tr>
<tr><td>RXBUFSTATUS_SF0</td><td>output</td><td>TCELL54:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF1</td><td>output</td><td>TCELL55:OUT.6.TMIN</td></tr>
<tr><td>RXBUFSTATUS_SF2</td><td>output</td><td>TCELL56:OUT.6.TMIN</td></tr>
<tr><td>RXBYTEISALIGNED_SF</td><td>output</td><td>TCELL54:OUT.2.TMIN</td></tr>
<tr><td>RXBYTEREALIGN_SF</td><td>output</td><td>TCELL53:OUT.2.TMIN</td></tr>
<tr><td>RXCHANBONDSEQ_SF</td><td>output</td><td>TCELL57:OUT.2.TMIN</td></tr>
<tr><td>RXCHANREALIGN_SF</td><td>output</td><td>TCELL59:OUT.2.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF0</td><td>output</td><td>TCELL52:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF1</td><td>output</td><td>TCELL53:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF2</td><td>output</td><td>TCELL54:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF3</td><td>output</td><td>TCELL55:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF4</td><td>output</td><td>TCELL56:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF5</td><td>output</td><td>TCELL57:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF6</td><td>output</td><td>TCELL58:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISCOMMA_SF7</td><td>output</td><td>TCELL59:OUT.18.TMIN</td></tr>
<tr><td>RXCHARISK_SF0</td><td>output</td><td>TCELL52:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF1</td><td>output</td><td>TCELL53:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF10</td><td>output</td><td>TCELL54:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF11</td><td>output</td><td>TCELL55:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF12</td><td>output</td><td>TCELL56:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF13</td><td>output</td><td>TCELL57:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF14</td><td>output</td><td>TCELL58:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF15</td><td>output</td><td>TCELL59:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF2</td><td>output</td><td>TCELL54:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF3</td><td>output</td><td>TCELL55:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF4</td><td>output</td><td>TCELL56:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF5</td><td>output</td><td>TCELL57:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF6</td><td>output</td><td>TCELL58:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF7</td><td>output</td><td>TCELL59:OUT.26.TMIN</td></tr>
<tr><td>RXCHARISK_SF8</td><td>output</td><td>TCELL52:OUT.24.TMIN</td></tr>
<tr><td>RXCHARISK_SF9</td><td>output</td><td>TCELL53:OUT.24.TMIN</td></tr>
<tr><td>RXCHBONDI_FS0</td><td>input</td><td>TCELL57:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>RXCHBONDI_FS1</td><td>input</td><td>TCELL57:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXCHBONDI_FS2</td><td>input</td><td>TCELL57:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXCHBONDI_FS3</td><td>input</td><td>TCELL57:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXCHBONDI_FS4</td><td>input</td><td>TCELL57:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS0</td><td>input</td><td>TCELL58:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS1</td><td>input</td><td>TCELL58:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXCHBONDLEVEL_FS2</td><td>input</td><td>TCELL58:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXCHBONDMASTER_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHBONDO_SF0</td><td>output</td><td>TCELL52:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF1</td><td>output</td><td>TCELL53:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF2</td><td>output</td><td>TCELL54:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF3</td><td>output</td><td>TCELL55:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDO_SF4</td><td>output</td><td>TCELL56:OUT.14.TMIN</td></tr>
<tr><td>RXCHBONDSLAVE_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXCHISALIGNED_SF</td><td>output</td><td>TCELL58:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF0</td><td>output</td><td>TCELL55:OUT.2.TMIN</td></tr>
<tr><td>RXCKCORCNT_SF1</td><td>output</td><td>TCELL56:OUT.2.TMIN</td></tr>
<tr><td>RXCOALGNEN_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>RXCOMMADETUSE_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>RXCOMMADET_SF</td><td>output</td><td>TCELL56:OUT.0.TMIN</td></tr>
<tr><td>RXCOPHDONE_SF</td><td>output</td><td>TCELL51:OUT.8.TMIN</td></tr>
<tr><td>RXCOSETPHS_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXDAALGNEN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXDABYPASS_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDAOVREN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXDASOFTRESETB_FS</td><td>input</td><td>TCELL58:IMUX.CTRL.7</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF0</td><td>output</td><td>TCELL52:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF1</td><td>output</td><td>TCELL53:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF2</td><td>output</td><td>TCELL54:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF3</td><td>output</td><td>TCELL55:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF4</td><td>output</td><td>TCELL56:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF5</td><td>output</td><td>TCELL57:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF6</td><td>output</td><td>TCELL58:OUT.4.TMIN</td></tr>
<tr><td>RXDATAEXTENDRSVD_SF7</td><td>output</td><td>TCELL59:OUT.4.TMIN</td></tr>
<tr><td>RXDATAVALID_SF0</td><td>output</td><td>TCELL55:OUT.8.TMIN</td></tr>
<tr><td>RXDATAVALID_SF1</td><td>output</td><td>TCELL56:OUT.8.TMIN</td></tr>
<tr><td>RXDATA_SF0</td><td>output</td><td>TCELL52:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF1</td><td>output</td><td>TCELL52:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF10</td><td>output</td><td>TCELL53:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF100</td><td>output</td><td>TCELL56:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF101</td><td>output</td><td>TCELL56:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF102</td><td>output</td><td>TCELL56:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF103</td><td>output</td><td>TCELL56:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF104</td><td>output</td><td>TCELL57:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF105</td><td>output</td><td>TCELL57:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF106</td><td>output</td><td>TCELL57:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF107</td><td>output</td><td>TCELL57:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF108</td><td>output</td><td>TCELL57:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF109</td><td>output</td><td>TCELL57:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF11</td><td>output</td><td>TCELL53:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF110</td><td>output</td><td>TCELL57:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF111</td><td>output</td><td>TCELL57:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF112</td><td>output</td><td>TCELL58:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF113</td><td>output</td><td>TCELL58:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF114</td><td>output</td><td>TCELL58:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF115</td><td>output</td><td>TCELL58:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF116</td><td>output</td><td>TCELL58:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF117</td><td>output</td><td>TCELL58:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF118</td><td>output</td><td>TCELL58:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF119</td><td>output</td><td>TCELL58:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF12</td><td>output</td><td>TCELL53:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF120</td><td>output</td><td>TCELL59:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF121</td><td>output</td><td>TCELL59:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF122</td><td>output</td><td>TCELL59:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF123</td><td>output</td><td>TCELL59:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF124</td><td>output</td><td>TCELL59:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF125</td><td>output</td><td>TCELL59:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF126</td><td>output</td><td>TCELL59:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF127</td><td>output</td><td>TCELL59:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF13</td><td>output</td><td>TCELL53:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF14</td><td>output</td><td>TCELL53:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF15</td><td>output</td><td>TCELL53:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF16</td><td>output</td><td>TCELL54:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF17</td><td>output</td><td>TCELL54:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF18</td><td>output</td><td>TCELL54:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF19</td><td>output</td><td>TCELL54:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF2</td><td>output</td><td>TCELL52:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF20</td><td>output</td><td>TCELL54:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF21</td><td>output</td><td>TCELL54:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF22</td><td>output</td><td>TCELL54:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF23</td><td>output</td><td>TCELL54:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF24</td><td>output</td><td>TCELL55:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF25</td><td>output</td><td>TCELL55:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF26</td><td>output</td><td>TCELL55:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF27</td><td>output</td><td>TCELL55:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF28</td><td>output</td><td>TCELL55:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF29</td><td>output</td><td>TCELL55:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF3</td><td>output</td><td>TCELL52:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF30</td><td>output</td><td>TCELL55:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF31</td><td>output</td><td>TCELL55:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF32</td><td>output</td><td>TCELL56:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF33</td><td>output</td><td>TCELL56:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF34</td><td>output</td><td>TCELL56:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF35</td><td>output</td><td>TCELL56:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF36</td><td>output</td><td>TCELL56:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF37</td><td>output</td><td>TCELL56:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF38</td><td>output</td><td>TCELL56:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF39</td><td>output</td><td>TCELL56:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF4</td><td>output</td><td>TCELL52:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF40</td><td>output</td><td>TCELL57:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF41</td><td>output</td><td>TCELL57:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF42</td><td>output</td><td>TCELL57:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF43</td><td>output</td><td>TCELL57:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF44</td><td>output</td><td>TCELL57:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF45</td><td>output</td><td>TCELL57:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF46</td><td>output</td><td>TCELL57:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF47</td><td>output</td><td>TCELL57:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF48</td><td>output</td><td>TCELL58:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF49</td><td>output</td><td>TCELL58:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF5</td><td>output</td><td>TCELL52:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF50</td><td>output</td><td>TCELL58:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF51</td><td>output</td><td>TCELL58:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF52</td><td>output</td><td>TCELL58:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF53</td><td>output</td><td>TCELL58:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF54</td><td>output</td><td>TCELL58:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF55</td><td>output</td><td>TCELL58:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF56</td><td>output</td><td>TCELL59:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF57</td><td>output</td><td>TCELL59:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF58</td><td>output</td><td>TCELL59:OUT.11.TMIN</td></tr>
<tr><td>RXDATA_SF59</td><td>output</td><td>TCELL59:OUT.15.TMIN</td></tr>
<tr><td>RXDATA_SF6</td><td>output</td><td>TCELL52:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF60</td><td>output</td><td>TCELL59:OUT.19.TMIN</td></tr>
<tr><td>RXDATA_SF61</td><td>output</td><td>TCELL59:OUT.23.TMIN</td></tr>
<tr><td>RXDATA_SF62</td><td>output</td><td>TCELL59:OUT.27.TMIN</td></tr>
<tr><td>RXDATA_SF63</td><td>output</td><td>TCELL59:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF64</td><td>output</td><td>TCELL52:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF65</td><td>output</td><td>TCELL52:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF66</td><td>output</td><td>TCELL52:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF67</td><td>output</td><td>TCELL52:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF68</td><td>output</td><td>TCELL52:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF69</td><td>output</td><td>TCELL52:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF7</td><td>output</td><td>TCELL52:OUT.31.TMIN</td></tr>
<tr><td>RXDATA_SF70</td><td>output</td><td>TCELL52:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF71</td><td>output</td><td>TCELL52:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF72</td><td>output</td><td>TCELL53:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF73</td><td>output</td><td>TCELL53:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF74</td><td>output</td><td>TCELL53:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF75</td><td>output</td><td>TCELL53:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF76</td><td>output</td><td>TCELL53:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF77</td><td>output</td><td>TCELL53:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF78</td><td>output</td><td>TCELL53:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF79</td><td>output</td><td>TCELL53:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF8</td><td>output</td><td>TCELL53:OUT.3.TMIN</td></tr>
<tr><td>RXDATA_SF80</td><td>output</td><td>TCELL54:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF81</td><td>output</td><td>TCELL54:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF82</td><td>output</td><td>TCELL54:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF83</td><td>output</td><td>TCELL54:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF84</td><td>output</td><td>TCELL54:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF85</td><td>output</td><td>TCELL54:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF86</td><td>output</td><td>TCELL54:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF87</td><td>output</td><td>TCELL54:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF88</td><td>output</td><td>TCELL55:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF89</td><td>output</td><td>TCELL55:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF9</td><td>output</td><td>TCELL53:OUT.7.TMIN</td></tr>
<tr><td>RXDATA_SF90</td><td>output</td><td>TCELL55:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF91</td><td>output</td><td>TCELL55:OUT.13.TMIN</td></tr>
<tr><td>RXDATA_SF92</td><td>output</td><td>TCELL55:OUT.17.TMIN</td></tr>
<tr><td>RXDATA_SF93</td><td>output</td><td>TCELL55:OUT.21.TMIN</td></tr>
<tr><td>RXDATA_SF94</td><td>output</td><td>TCELL55:OUT.25.TMIN</td></tr>
<tr><td>RXDATA_SF95</td><td>output</td><td>TCELL55:OUT.29.TMIN</td></tr>
<tr><td>RXDATA_SF96</td><td>output</td><td>TCELL56:OUT.1.TMIN</td></tr>
<tr><td>RXDATA_SF97</td><td>output</td><td>TCELL56:OUT.5.TMIN</td></tr>
<tr><td>RXDATA_SF98</td><td>output</td><td>TCELL56:OUT.9.TMIN</td></tr>
<tr><td>RXDATA_SF99</td><td>output</td><td>TCELL56:OUT.13.TMIN</td></tr>
<tr><td>RXDEC8B10BUSE_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXDISPERR_SF0</td><td>output</td><td>TCELL52:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF1</td><td>output</td><td>TCELL53:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF10</td><td>output</td><td>TCELL54:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF11</td><td>output</td><td>TCELL55:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF12</td><td>output</td><td>TCELL56:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF13</td><td>output</td><td>TCELL57:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF14</td><td>output</td><td>TCELL58:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF15</td><td>output</td><td>TCELL59:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF2</td><td>output</td><td>TCELL54:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF3</td><td>output</td><td>TCELL55:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF4</td><td>output</td><td>TCELL56:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF5</td><td>output</td><td>TCELL57:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF6</td><td>output</td><td>TCELL58:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF7</td><td>output</td><td>TCELL59:OUT.30.TMIN</td></tr>
<tr><td>RXDISPERR_SF8</td><td>output</td><td>TCELL52:OUT.28.TMIN</td></tr>
<tr><td>RXDISPERR_SF9</td><td>output</td><td>TCELL53:OUT.28.TMIN</td></tr>
<tr><td>RXELECIDLE_SF</td><td>output</td><td>TCELL52:OUT.2.TMIN</td></tr>
<tr><td>RXENCHANSYNC_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXENMCOMMAALIGN_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>RXENPCOMMAALIGN_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>RXGEARBOXSLIP_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXHEADERVALID_SF0</td><td>output</td><td>TCELL57:OUT.8.TMIN</td></tr>
<tr><td>RXHEADERVALID_SF1</td><td>output</td><td>TCELL58:OUT.8.TMIN</td></tr>
<tr><td>RXHEADER_SF0</td><td>output</td><td>TCELL52:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF1</td><td>output</td><td>TCELL53:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF2</td><td>output</td><td>TCELL54:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF3</td><td>output</td><td>TCELL55:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF4</td><td>output</td><td>TCELL56:OUT.12.TMIN</td></tr>
<tr><td>RXHEADER_SF5</td><td>output</td><td>TCELL57:OUT.12.TMIN</td></tr>
<tr><td>RXLATCLKB_FS</td><td>input</td><td>TCELL58:IMUX.CTRL.4</td></tr>
<tr><td>RXLINKSYNCDONE_SF</td><td>output</td><td>TCELL51:OUT.13.TMIN</td></tr>
<tr><td>RXLPMEN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>RXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXNOTINTABLE_SF0</td><td>output</td><td>TCELL52:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF1</td><td>output</td><td>TCELL53:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF2</td><td>output</td><td>TCELL54:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF3</td><td>output</td><td>TCELL55:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF4</td><td>output</td><td>TCELL56:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF5</td><td>output</td><td>TCELL57:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF6</td><td>output</td><td>TCELL58:OUT.16.TMIN</td></tr>
<tr><td>RXNOTINTABLE_SF7</td><td>output</td><td>TCELL59:OUT.16.TMIN</td></tr>
<tr><td>RXOOBRESETB_FS</td><td>input</td><td>TCELL54:IMUX.CTRL.7</td></tr>
<tr><td>RXOUTCKCTL_FS0</td><td>input</td><td>TCELL55:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS1</td><td>input</td><td>TCELL56:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>RXOUTCKCTL_FS2</td><td>input</td><td>TCELL56:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>RXPHALIGNERR_SF</td><td>output</td><td>TCELL49:OUT.12.TMIN</td></tr>
<tr><td>RXPLLCKSEL_FS0</td><td>input</td><td>TCELL56:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPLLCKSEL_FS1</td><td>input</td><td>TCELL57:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPMARESETB_FS</td><td>input</td><td>TCELL55:IMUX.CTRL.7</td></tr>
<tr><td>RXPMARESETDONE_SF</td><td>output</td><td>TCELL51:OUT.2.TMIN</td></tr>
<tr><td>RXPOLARITY_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXPRBSERR_SF</td><td>output</td><td>TCELL59:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSLOCKED_SF</td><td>output</td><td>TCELL52:OUT.8.TMIN</td></tr>
<tr><td>RXPRBSPTN_FS0</td><td>input</td><td>TCELL59:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS1</td><td>input</td><td>TCELL59:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS2</td><td>input</td><td>TCELL59:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>RXPRBSPTN_FS3</td><td>input</td><td>TCELL59:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>RXPROGDIVRESETB_FS</td><td>input</td><td>TCELL57:IMUX.CTRL.7</td></tr>
<tr><td>RXPWRDN_FS0</td><td>input</td><td>TCELL58:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXPWRDN_FS1</td><td>input</td><td>TCELL59:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXQPIEN_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>RXQPISENN_SF</td><td>output</td><td>TCELL51:OUT.18.TMIN</td></tr>
<tr><td>RXQPISENP_SF</td><td>output</td><td>TCELL50:OUT.18.TMIN</td></tr>
<tr><td>RXRATEASYNCH_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>RXRATEDONE_SF</td><td>output</td><td>TCELL57:OUT.6.TMIN</td></tr>
<tr><td>RXRATE_FS0</td><td>input</td><td>TCELL56:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>RXRATE_FS1</td><td>input</td><td>TCELL56:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>RXRATE_FS2</td><td>input</td><td>TCELL56:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>RXRECCLKPCS_SF</td><td>output</td><td>TCELL54:OUT.8.TMIN</td></tr>
<tr><td>RXRECCLK_SF</td><td>output</td><td>TCELL53:OUT.8.TMIN</td></tr>
<tr><td>RXRESETDONE_SF</td><td>output</td><td>TCELL59:OUT.10.TMIN</td></tr>
<tr><td>RXRESET_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS2</td><td>input</td><td>TCELL50:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS3</td><td>input</td><td>TCELL51:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXSIGVALDLY_FS4</td><td>input</td><td>TCELL51:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXSLIDERDY_SF</td><td>output</td><td>TCELL51:OUT.12.TMIN</td></tr>
<tr><td>RXSLIDE_FS</td><td>input</td><td>TCELL57:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>RXSLIPDONE_SF</td><td>output</td><td>TCELL51:OUT.10.TMIN</td></tr>
<tr><td>RXSLIPOUTCLKRDY_SF</td><td>output</td><td>TCELL51:OUT.5.TMIN</td></tr>
<tr><td>RXSLIPOUTCLK_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>RXSLIPPMARDY_SF</td><td>output</td><td>TCELL51:OUT.3.TMIN</td></tr>
<tr><td>RXSLIPPMA_FS</td><td>input</td><td>TCELL59:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>RXSLVSYNCEN_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>RXSTARTOFSEQ_SF0</td><td>output</td><td>TCELL58:OUT.6.TMIN</td></tr>
<tr><td>RXSTARTOFSEQ_SF1</td><td>output</td><td>TCELL59:OUT.6.TMIN</td></tr>
<tr><td>RXSTATUS_SF0</td><td>output</td><td>TCELL57:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF1</td><td>output</td><td>TCELL58:OUT.14.TMIN</td></tr>
<tr><td>RXSTATUS_SF2</td><td>output</td><td>TCELL59:OUT.14.TMIN</td></tr>
<tr><td>RXSYNCEN2SLV_SF</td><td>output</td><td>TCELL51:OUT.4.TMIN</td></tr>
<tr><td>RXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS0</td><td>input</td><td>TCELL56:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>RXSYSCKSEL_FS1</td><td>input</td><td>TCELL55:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>RXTERMPROG_FS0</td><td>input</td><td>TCELL47:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS1</td><td>input</td><td>TCELL47:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS2</td><td>input</td><td>TCELL48:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXTERMPROG_FS3</td><td>input</td><td>TCELL48:IMUX.IMUX.46.DELAY</td></tr>
<tr><td>RXTERMPROG_FS4</td><td>input</td><td>TCELL49:IMUX.IMUX.43.DELAY</td></tr>
<tr><td>RXUSRCLK2B_FS</td><td>input</td><td>TCELL56:IMUX.CTRL.4</td></tr>
<tr><td>RXUSRCLKB_FS</td><td>input</td><td>TCELL56:IMUX.CTRL.5</td></tr>
<tr><td>RXUSRRDY_FS</td><td>input</td><td>TCELL58:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>RXVALID_SF</td><td>output</td><td>TCELL59:OUT.0.TMIN</td></tr>
<tr><td>SCANCLKB_FS</td><td>input</td><td>TCELL54:IMUX.CTRL.5</td></tr>
<tr><td>SCANENB_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>SCANIN_FS0</td><td>input</td><td>TCELL47:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS1</td><td>input</td><td>TCELL48:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>SCANIN_FS10</td><td>input</td><td>TCELL48:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS11</td><td>input</td><td>TCELL47:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>SCANIN_FS12</td><td>input</td><td>TCELL47:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>SCANIN_FS13</td><td>input</td><td>TCELL49:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS14</td><td>input</td><td>TCELL56:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>SCANIN_FS15</td><td>input</td><td>TCELL56:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>SCANIN_FS16</td><td>input</td><td>TCELL57:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS17</td><td>input</td><td>TCELL58:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS18</td><td>input</td><td>TCELL59:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>SCANIN_FS2</td><td>input</td><td>TCELL47:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS3</td><td>input</td><td>TCELL48:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>SCANIN_FS4</td><td>input</td><td>TCELL47:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS5</td><td>input</td><td>TCELL48:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>SCANIN_FS6</td><td>input</td><td>TCELL48:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS7</td><td>input</td><td>TCELL47:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>SCANIN_FS8</td><td>input</td><td>TCELL48:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANIN_FS9</td><td>input</td><td>TCELL47:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>SCANMODEB_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>SCANOUT_SF0</td><td>output</td><td>TCELL47:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF1</td><td>output</td><td>TCELL48:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF10</td><td>output</td><td>TCELL49:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF11</td><td>output</td><td>TCELL47:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF12</td><td>output</td><td>TCELL48:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF13</td><td>output</td><td>TCELL49:OUT.4.TMIN</td></tr>
<tr><td>SCANOUT_SF14</td><td>output</td><td>TCELL47:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF15</td><td>output</td><td>TCELL48:OUT.8.TMIN</td></tr>
<tr><td>SCANOUT_SF16</td><td>output</td><td>TCELL49:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF17</td><td>output</td><td>TCELL50:OUT.10.TMIN</td></tr>
<tr><td>SCANOUT_SF18</td><td>output</td><td>TCELL50:OUT.12.TMIN</td></tr>
<tr><td>SCANOUT_SF2</td><td>output</td><td>TCELL49:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF3</td><td>output</td><td>TCELL50:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF4</td><td>output</td><td>TCELL51:OUT.23.TMIN</td></tr>
<tr><td>SCANOUT_SF5</td><td>output</td><td>TCELL47:OUT.11.TMIN</td></tr>
<tr><td>SCANOUT_SF6</td><td>output</td><td>TCELL47:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF7</td><td>output</td><td>TCELL48:OUT.0.TMIN</td></tr>
<tr><td>SCANOUT_SF8</td><td>output</td><td>TCELL47:OUT.2.TMIN</td></tr>
<tr><td>SCANOUT_SF9</td><td>output</td><td>TCELL48:OUT.2.TMIN</td></tr>
<tr><td>STEPSIZEPPM_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>STEPSIZEPPM_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.33.DELAY</td></tr>
<tr><td>TCOCLKFSMFROUTB_FS</td><td>input</td><td>TCELL53:IMUX.CTRL.5</td></tr>
<tr><td>TCODABYPASS_FS</td><td>input</td><td>TCELL52:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODAOVREN_FS</td><td>input</td><td>TCELL53:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TCODAPWDN_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TCODARESET_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TCOHOLDFROUT_FS</td><td>input</td><td>TCELL53:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TCOINITDONE_SF</td><td>output</td><td>TCELL49:OUT.20.TMIN</td></tr>
<tr><td>TCOINITSET_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TCOPIOVREN_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TCOUPDNFROUT_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TDASOFTRESET_FS</td><td>input</td><td>TCELL53:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TDASOFTRSTDONE_SF</td><td>output</td><td>TCELL50:OUT.8.TMIN</td></tr>
<tr><td>TSTCLK0B_FS</td><td>input</td><td>TCELL55:IMUX.CTRL.5</td></tr>
<tr><td>TSTCLK1B_FS</td><td>input</td><td>TCELL55:IMUX.CTRL.4</td></tr>
<tr><td>TSTIN_FS0</td><td>input</td><td>TCELL47:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS1</td><td>input</td><td>TCELL48:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TSTIN_FS10</td><td>input</td><td>TCELL47:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS11</td><td>input</td><td>TCELL48:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TSTIN_FS12</td><td>input</td><td>TCELL47:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS13</td><td>input</td><td>TCELL48:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TSTIN_FS14</td><td>input</td><td>TCELL47:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS15</td><td>input</td><td>TCELL48:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TSTIN_FS16</td><td>input</td><td>TCELL47:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS17</td><td>input</td><td>TCELL48:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TSTIN_FS18</td><td>input</td><td>TCELL47:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS19</td><td>input</td><td>TCELL48:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TSTIN_FS2</td><td>input</td><td>TCELL47:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS3</td><td>input</td><td>TCELL48:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TSTIN_FS4</td><td>input</td><td>TCELL47:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS5</td><td>input</td><td>TCELL48:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TSTIN_FS6</td><td>input</td><td>TCELL47:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS7</td><td>input</td><td>TCELL48:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TSTIN_FS8</td><td>input</td><td>TCELL47:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTIN_FS9</td><td>input</td><td>TCELL48:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TSTPWRDNOVRDB_FS</td><td>input</td><td>TCELL48:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TSTPWRDN_FS0</td><td>input</td><td>TCELL48:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TSTPWRDN_FS1</td><td>input</td><td>TCELL48:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TSTPWRDN_FS2</td><td>input</td><td>TCELL48:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TSTPWRDN_FS3</td><td>input</td><td>TCELL48:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TSTPWRDN_FS4</td><td>input</td><td>TCELL48:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBUFSTATUS_SF0</td><td>output</td><td>TCELL49:OUT.0.TMIN</td></tr>
<tr><td>TXBUFSTATUS_SF1</td><td>output</td><td>TCELL49:OUT.13.TMIN</td></tr>
<tr><td>TXBYPASS8B10B_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXBYPASS8B10B_FS7</td><td>input</td><td>TCELL56:IMUX.IMUX.15.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS10</td><td>input</td><td>TCELL51:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS11</td><td>input</td><td>TCELL52:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS12</td><td>input</td><td>TCELL53:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS13</td><td>input</td><td>TCELL54:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS14</td><td>input</td><td>TCELL55:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS15</td><td>input</td><td>TCELL56:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS7</td><td>input</td><td>TCELL56:IMUX.IMUX.45.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS8</td><td>input</td><td>TCELL49:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPMODE_FS9</td><td>input</td><td>TCELL50:IMUX.IMUX.39.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS10</td><td>input</td><td>TCELL51:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS11</td><td>input</td><td>TCELL52:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS12</td><td>input</td><td>TCELL53:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS13</td><td>input</td><td>TCELL54:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS14</td><td>input</td><td>TCELL55:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS15</td><td>input</td><td>TCELL56:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS7</td><td>input</td><td>TCELL56:IMUX.IMUX.42.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS8</td><td>input</td><td>TCELL49:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARDISPVAL_FS9</td><td>input</td><td>TCELL50:IMUX.IMUX.36.DELAY</td></tr>
<tr><td>TXCHARISK_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCHARISK_FS7</td><td>input</td><td>TCELL56:IMUX.IMUX.0.DELAY</td></tr>
<tr><td>TXCODAALGNEN_FS</td><td>input</td><td>TCELL52:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXCOMINIT_FS</td><td>input</td><td>TCELL51:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOMSAS_FS</td><td>input</td><td>TCELL51:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXCOMWAKE_FS</td><td>input</td><td>TCELL51:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXCOPIALGNEN_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXCOPIPHDONE_SF</td><td>output</td><td>TCELL49:OUT.28.TMIN</td></tr>
<tr><td>TXCOPISETPHS_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATAEXTENDRSVD_FS7</td><td>input</td><td>TCELL56:IMUX.IMUX.30.DELAY</td></tr>
<tr><td>TXDATA_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS1</td><td>input</td><td>TCELL49:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS10</td><td>input</td><td>TCELL50:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS100</td><td>input</td><td>TCELL53:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS101</td><td>input</td><td>TCELL53:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS102</td><td>input</td><td>TCELL53:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS103</td><td>input</td><td>TCELL53:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS104</td><td>input</td><td>TCELL54:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS105</td><td>input</td><td>TCELL54:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS106</td><td>input</td><td>TCELL54:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS107</td><td>input</td><td>TCELL54:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS108</td><td>input</td><td>TCELL54:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS109</td><td>input</td><td>TCELL54:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS11</td><td>input</td><td>TCELL50:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS110</td><td>input</td><td>TCELL54:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS111</td><td>input</td><td>TCELL54:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS112</td><td>input</td><td>TCELL55:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS113</td><td>input</td><td>TCELL55:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS114</td><td>input</td><td>TCELL55:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS115</td><td>input</td><td>TCELL55:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS116</td><td>input</td><td>TCELL55:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS117</td><td>input</td><td>TCELL55:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS118</td><td>input</td><td>TCELL55:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS119</td><td>input</td><td>TCELL55:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS12</td><td>input</td><td>TCELL50:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS120</td><td>input</td><td>TCELL56:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS121</td><td>input</td><td>TCELL56:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS122</td><td>input</td><td>TCELL56:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS123</td><td>input</td><td>TCELL56:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS124</td><td>input</td><td>TCELL56:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS125</td><td>input</td><td>TCELL56:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS126</td><td>input</td><td>TCELL56:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS127</td><td>input</td><td>TCELL56:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS13</td><td>input</td><td>TCELL50:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS14</td><td>input</td><td>TCELL50:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS15</td><td>input</td><td>TCELL50:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS16</td><td>input</td><td>TCELL51:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS17</td><td>input</td><td>TCELL51:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS18</td><td>input</td><td>TCELL51:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS19</td><td>input</td><td>TCELL51:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS2</td><td>input</td><td>TCELL49:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS20</td><td>input</td><td>TCELL51:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS21</td><td>input</td><td>TCELL51:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS22</td><td>input</td><td>TCELL51:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS23</td><td>input</td><td>TCELL51:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS24</td><td>input</td><td>TCELL52:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS25</td><td>input</td><td>TCELL52:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS26</td><td>input</td><td>TCELL52:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS27</td><td>input</td><td>TCELL52:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS28</td><td>input</td><td>TCELL52:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS29</td><td>input</td><td>TCELL52:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS3</td><td>input</td><td>TCELL49:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS30</td><td>input</td><td>TCELL52:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS31</td><td>input</td><td>TCELL52:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS32</td><td>input</td><td>TCELL53:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS33</td><td>input</td><td>TCELL53:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS34</td><td>input</td><td>TCELL53:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS35</td><td>input</td><td>TCELL53:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS36</td><td>input</td><td>TCELL53:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS37</td><td>input</td><td>TCELL53:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS38</td><td>input</td><td>TCELL53:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS39</td><td>input</td><td>TCELL53:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS4</td><td>input</td><td>TCELL49:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS40</td><td>input</td><td>TCELL54:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS41</td><td>input</td><td>TCELL54:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS42</td><td>input</td><td>TCELL54:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS43</td><td>input</td><td>TCELL54:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS44</td><td>input</td><td>TCELL54:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS45</td><td>input</td><td>TCELL54:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS46</td><td>input</td><td>TCELL54:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS47</td><td>input</td><td>TCELL54:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS48</td><td>input</td><td>TCELL55:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS49</td><td>input</td><td>TCELL55:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS5</td><td>input</td><td>TCELL49:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS50</td><td>input</td><td>TCELL55:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS51</td><td>input</td><td>TCELL55:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS52</td><td>input</td><td>TCELL55:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS53</td><td>input</td><td>TCELL55:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS54</td><td>input</td><td>TCELL55:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS55</td><td>input</td><td>TCELL55:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS56</td><td>input</td><td>TCELL56:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS57</td><td>input</td><td>TCELL56:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS58</td><td>input</td><td>TCELL56:IMUX.IMUX.17.DELAY</td></tr>
<tr><td>TXDATA_FS59</td><td>input</td><td>TCELL56:IMUX.IMUX.23.DELAY</td></tr>
<tr><td>TXDATA_FS6</td><td>input</td><td>TCELL49:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS60</td><td>input</td><td>TCELL56:IMUX.IMUX.29.DELAY</td></tr>
<tr><td>TXDATA_FS61</td><td>input</td><td>TCELL56:IMUX.IMUX.35.DELAY</td></tr>
<tr><td>TXDATA_FS62</td><td>input</td><td>TCELL56:IMUX.IMUX.41.DELAY</td></tr>
<tr><td>TXDATA_FS63</td><td>input</td><td>TCELL56:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS64</td><td>input</td><td>TCELL49:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS65</td><td>input</td><td>TCELL49:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS66</td><td>input</td><td>TCELL49:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS67</td><td>input</td><td>TCELL49:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS68</td><td>input</td><td>TCELL49:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS69</td><td>input</td><td>TCELL49:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS7</td><td>input</td><td>TCELL49:IMUX.IMUX.47.DELAY</td></tr>
<tr><td>TXDATA_FS70</td><td>input</td><td>TCELL49:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS71</td><td>input</td><td>TCELL49:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS72</td><td>input</td><td>TCELL50:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS73</td><td>input</td><td>TCELL50:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS74</td><td>input</td><td>TCELL50:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS75</td><td>input</td><td>TCELL50:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS76</td><td>input</td><td>TCELL50:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS77</td><td>input</td><td>TCELL50:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS78</td><td>input</td><td>TCELL50:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS79</td><td>input</td><td>TCELL50:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS8</td><td>input</td><td>TCELL50:IMUX.IMUX.5.DELAY</td></tr>
<tr><td>TXDATA_FS80</td><td>input</td><td>TCELL51:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS81</td><td>input</td><td>TCELL51:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS82</td><td>input</td><td>TCELL51:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS83</td><td>input</td><td>TCELL51:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS84</td><td>input</td><td>TCELL51:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS85</td><td>input</td><td>TCELL51:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS86</td><td>input</td><td>TCELL51:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS87</td><td>input</td><td>TCELL51:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS88</td><td>input</td><td>TCELL52:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS89</td><td>input</td><td>TCELL52:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS9</td><td>input</td><td>TCELL50:IMUX.IMUX.11.DELAY</td></tr>
<tr><td>TXDATA_FS90</td><td>input</td><td>TCELL52:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS91</td><td>input</td><td>TCELL52:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDATA_FS92</td><td>input</td><td>TCELL52:IMUX.IMUX.26.DELAY</td></tr>
<tr><td>TXDATA_FS93</td><td>input</td><td>TCELL52:IMUX.IMUX.32.DELAY</td></tr>
<tr><td>TXDATA_FS94</td><td>input</td><td>TCELL52:IMUX.IMUX.38.DELAY</td></tr>
<tr><td>TXDATA_FS95</td><td>input</td><td>TCELL52:IMUX.IMUX.44.DELAY</td></tr>
<tr><td>TXDATA_FS96</td><td>input</td><td>TCELL53:IMUX.IMUX.2.DELAY</td></tr>
<tr><td>TXDATA_FS97</td><td>input</td><td>TCELL53:IMUX.IMUX.8.DELAY</td></tr>
<tr><td>TXDATA_FS98</td><td>input</td><td>TCELL53:IMUX.IMUX.14.DELAY</td></tr>
<tr><td>TXDATA_FS99</td><td>input</td><td>TCELL53:IMUX.IMUX.20.DELAY</td></tr>
<tr><td>TXDEEMPH_FS</td><td>input</td><td>TCELL51:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXDETECTRX_FS</td><td>input</td><td>TCELL52:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXDRVAMP_FS0</td><td>input</td><td>TCELL51:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVAMP_FS3</td><td>input</td><td>TCELL54:IMUX.IMUX.12.DELAY</td></tr>
<tr><td>TXDRVPWRDN_FS</td><td>input</td><td>TCELL52:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXELECIDLE_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXEMPINVPO_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXEMPINVPR_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPMAIN_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.18.DELAY</td></tr>
<tr><td>TXEMPPOS_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPOS_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.24.DELAY</td></tr>
<tr><td>TXEMPPRE_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXEMPPRE_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.13.DELAY</td></tr>
<tr><td>TXENC8B10BUSE_FS</td><td>input</td><td>TCELL51:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXHEADER_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS1</td><td>input</td><td>TCELL49:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS2</td><td>input</td><td>TCELL50:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS3</td><td>input</td><td>TCELL50:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXHEADER_FS4</td><td>input</td><td>TCELL51:IMUX.IMUX.34.DELAY</td></tr>
<tr><td>TXHEADER_FS5</td><td>input</td><td>TCELL51:IMUX.IMUX.31.DELAY</td></tr>
<tr><td>TXINHIBIT_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXLATCLKB_FS</td><td>input</td><td>TCELL53:IMUX.CTRL.4</td></tr>
<tr><td>TXLINKSYNCDONE_SF</td><td>output</td><td>TCELL50:OUT.11.TMIN</td></tr>
<tr><td>TXMARGIN_FS0</td><td>input</td><td>TCELL51:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMARGIN_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXMSTRSETPHDONE_FS</td><td>input</td><td>TCELL51:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS0</td><td>input</td><td>TCELL51:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCKCTL_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.3.DELAY</td></tr>
<tr><td>TXOUTCLKPCS_SF</td><td>output</td><td>TCELL49:OUT.11.TMIN</td></tr>
<tr><td>TXOUTCLK_SF</td><td>output</td><td>TCELL49:OUT.6.TMIN</td></tr>
<tr><td>TXPDOWNASYNCH_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXPIPPMPWDN_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.16.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS0</td><td>input</td><td>TCELL52:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPLLCKSEL_FS1</td><td>input</td><td>TCELL53:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXPMARESETB_FS</td><td>input</td><td>TCELL53:IMUX.CTRL.0</td></tr>
<tr><td>TXPMARESETDONE_SF</td><td>output</td><td>TCELL49:OUT.24.TMIN</td></tr>
<tr><td>TXPOLARITY_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPPMOVRDEN_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPPMSEL_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXPRBSINERR_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.19.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS0</td><td>input</td><td>TCELL51:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.25.DELAY</td></tr>
<tr><td>TXPRBSPTN_FS3</td><td>input</td><td>TCELL53:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXPREAMP_FS0</td><td>input</td><td>TCELL51:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPREAMP_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXPROGDIVRESETB_FS</td><td>input</td><td>TCELL52:IMUX.CTRL.0</td></tr>
<tr><td>TXPWRDN_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXPWRDN_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.28.DELAY</td></tr>
<tr><td>TXQPIBIASEN_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.10.DELAY</td></tr>
<tr><td>TXQPISENN_SF</td><td>output</td><td>TCELL51:OUT.17.TMIN</td></tr>
<tr><td>TXQPISENP_SF</td><td>output</td><td>TCELL50:OUT.17.TMIN</td></tr>
<tr><td>TXQPISTRGPD_FS</td><td>input</td><td>TCELL54:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXQPIWEAKPU_FS</td><td>input</td><td>TCELL53:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXRATEASYNCH_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.7.DELAY</td></tr>
<tr><td>TXRATEDONE_SF</td><td>output</td><td>TCELL50:OUT.4.TMIN</td></tr>
<tr><td>TXRATE_FS0</td><td>input</td><td>TCELL51:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS1</td><td>input</td><td>TCELL52:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRATE_FS2</td><td>input</td><td>TCELL53:IMUX.IMUX.22.DELAY</td></tr>
<tr><td>TXRESETDONE_SF</td><td>output</td><td>TCELL50:OUT.13.TMIN</td></tr>
<tr><td>TXRESET_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.9.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS0</td><td>input</td><td>TCELL49:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS1</td><td>input</td><td>TCELL50:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS2</td><td>input</td><td>TCELL51:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS3</td><td>input</td><td>TCELL52:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS4</td><td>input</td><td>TCELL53:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS5</td><td>input</td><td>TCELL54:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSEQUENCE_FS6</td><td>input</td><td>TCELL55:IMUX.IMUX.21.DELAY</td></tr>
<tr><td>TXSERPWRDN_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSLVSYNCEN_FS</td><td>input</td><td>TCELL50:IMUX.IMUX.4.DELAY</td></tr>
<tr><td>TXSWING_FS</td><td>input</td><td>TCELL56:IMUX.IMUX.1.DELAY</td></tr>
<tr><td>TXSYNCEN2SLV_SF</td><td>output</td><td>TCELL50:OUT.2.TMIN</td></tr>
<tr><td>TXSYNCFSMMASTER_FS</td><td>input</td><td>TCELL55:IMUX.IMUX.6.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS0</td><td>input</td><td>TCELL50:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXSYSCKSEL_FS1</td><td>input</td><td>TCELL51:IMUX.IMUX.27.DELAY</td></tr>
<tr><td>TXUSRCLK2B_FS</td><td>input</td><td>TCELL52:IMUX.CTRL.4</td></tr>
<tr><td>TXUSRCLKB_FS</td><td>input</td><td>TCELL52:IMUX.CTRL.5</td></tr>
<tr><td>TXUSRRDY_FS</td><td>input</td><td>TCELL49:IMUX.IMUX.4.DELAY</td></tr>
</tbody>
</table></div>
<h3 id="bel-rclk_gt"><a class="header" href="#bel-rclk_gt">Bel RCLK_GT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel RCLK_GT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-vcc_gt"><a class="header" href="#bel-vcc_gt">Bel VCC_GT</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel VCC_GT</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>
</thead>
<tbody>
</tbody>
</table></div>
<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper"><table>
<caption>ultrascale GTH bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>
</thead>
<tbody>
<tr><td>TCELL0:OUT.0.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF6</td></tr>
<tr><td>TCELL0:OUT.1.TMIN</td><td>GTH_CHANNEL0.BUFGTRESET_SF0</td></tr>
<tr><td>TCELL0:OUT.2.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF8</td></tr>
<tr><td>TCELL0:OUT.3.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF0</td></tr>
<tr><td>TCELL0:OUT.4.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF11</td></tr>
<tr><td>TCELL0:OUT.5.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF3</td></tr>
<tr><td>TCELL0:OUT.6.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF5</td></tr>
<tr><td>TCELL0:OUT.7.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF6</td></tr>
<tr><td>TCELL0:OUT.8.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF14</td></tr>
<tr><td>TCELL0:OUT.9.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF15</td></tr>
<tr><td>TCELL0:OUT.10.TMIN</td><td>GTH_CHANNEL0.BUFGTRESET_SF2</td></tr>
<tr><td>TCELL0:OUT.11.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF5</td></tr>
<tr><td>TCELL0:OUT.12.TMIN</td><td>GTH_CHANNEL0.BUFGTCEMASK_SF2</td></tr>
<tr><td>TCELL0:OUT.13.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF15</td></tr>
<tr><td>TCELL0:OUT.14.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF8</td></tr>
<tr><td>TCELL0:OUT.15.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF10</td></tr>
<tr><td>TCELL0:OUT.16.TMIN</td><td>GTH_CHANNEL0.BUFGTCE_SF0</td></tr>
<tr><td>TCELL0:OUT.17.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF5</td></tr>
<tr><td>TCELL0:OUT.18.TMIN</td><td>GTH_CHANNEL0.BUFGTCEMASK_SF0</td></tr>
<tr><td>TCELL0:OUT.19.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF10</td></tr>
<tr><td>TCELL0:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCIERATEQPLLRESET_SF0</td></tr>
<tr><td>TCELL0:OUT.21.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF5</td></tr>
<tr><td>TCELL0:OUT.23.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF0</td></tr>
<tr><td>TCELL0:OUT.24.TMIN</td><td>GTH_CHANNEL0.PCIERATEIDLE_SF</td></tr>
<tr><td>TCELL0:OUT.25.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF5</td></tr>
<tr><td>TCELL0:OUT.26.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF0</td></tr>
<tr><td>TCELL0:OUT.27.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF0</td></tr>
<tr><td>TCELL0:OUT.28.TMIN</td><td>GTH_CHANNEL0.MGTREFCLKFA_SF</td></tr>
<tr><td>TCELL0:OUT.29.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF0</td></tr>
<tr><td>TCELL0:OUT.31.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF0</td></tr>
<tr><td>TCELL0:IMUX.CTRL.4</td><td>GTH_CHANNEL0.DCLKB_FS</td></tr>
<tr><td>TCELL0:IMUX.CTRL.5</td><td>GTH_CHANNEL0.DMONCLKB_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.DEN_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.DADDR_FS0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.DWE_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.DI_FS0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.ISERRDETEN_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.DADDR_FS1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.ISCANRESET_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.DI_FS1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.EYESCANTRIGGER_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS8</td></tr>
<tr><td>TCELL0:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.DADDR_FS2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.LPBKTXRXSEREN_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS10</td></tr>
<tr><td>TCELL0:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.DI_FS2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS11</td></tr>
<tr><td>TCELL0:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS12</td></tr>
<tr><td>TCELL0:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.DADDR_FS3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS9</td></tr>
<tr><td>TCELL0:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS14</td></tr>
<tr><td>TCELL0:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.DI_FS3</td></tr>
<tr><td>TCELL0:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS16</td></tr>
<tr><td>TCELL0:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.DADDR_FS4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS18</td></tr>
<tr><td>TCELL0:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.DI_FS4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS2</td></tr>
<tr><td>TCELL0:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS12</td></tr>
<tr><td>TCELL0:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.DADDR_FS5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS4</td></tr>
<tr><td>TCELL0:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.DI_FS5</td></tr>
<tr><td>TCELL0:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS8</td></tr>
<tr><td>TCELL0:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PMASCANRSTEN_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.DADDR_FS6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS9</td></tr>
<tr><td>TCELL0:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PMASCANMODEB_FS</td></tr>
<tr><td>TCELL0:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.DI_FS6</td></tr>
<tr><td>TCELL0:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS10</td></tr>
<tr><td>TCELL0:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.RXTERMPROG_FS0</td></tr>
<tr><td>TCELL0:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.DADDR_FS7</td></tr>
<tr><td>TCELL0:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS11</td></tr>
<tr><td>TCELL0:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.RXTERMPROG_FS1</td></tr>
<tr><td>TCELL0:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.DI_FS7</td></tr>
<tr><td>TCELL1:OUT.0.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF7</td></tr>
<tr><td>TCELL1:OUT.1.TMIN</td><td>GTH_CHANNEL0.BUFGTRESET_SF1</td></tr>
<tr><td>TCELL1:OUT.2.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF9</td></tr>
<tr><td>TCELL1:OUT.3.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF1</td></tr>
<tr><td>TCELL1:OUT.4.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF12</td></tr>
<tr><td>TCELL1:OUT.5.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF4</td></tr>
<tr><td>TCELL1:OUT.6.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF6</td></tr>
<tr><td>TCELL1:OUT.7.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF7</td></tr>
<tr><td>TCELL1:OUT.8.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF15</td></tr>
<tr><td>TCELL1:OUT.9.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF0</td></tr>
<tr><td>TCELL1:OUT.10.TMIN</td><td>GTH_CHANNEL0.BUFGTRSTMASK_SF0</td></tr>
<tr><td>TCELL1:OUT.11.TMIN</td><td>GTH_CHANNEL0.DRDY_SF</td></tr>
<tr><td>TCELL1:OUT.12.TMIN</td><td>GTH_CHANNEL0.BUFGTCE_SF2</td></tr>
<tr><td>TCELL1:OUT.13.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF16</td></tr>
<tr><td>TCELL1:OUT.14.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF9</td></tr>
<tr><td>TCELL1:OUT.15.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF11</td></tr>
<tr><td>TCELL1:OUT.16.TMIN</td><td>GTH_CHANNEL0.BUFGTCE_SF1</td></tr>
<tr><td>TCELL1:OUT.17.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF6</td></tr>
<tr><td>TCELL1:OUT.18.TMIN</td><td>GTH_CHANNEL0.BUFGTCEMASK_SF1</td></tr>
<tr><td>TCELL1:OUT.19.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF11</td></tr>
<tr><td>TCELL1:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCIERATEQPLLRESET_SF1</td></tr>
<tr><td>TCELL1:OUT.21.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF6</td></tr>
<tr><td>TCELL1:OUT.23.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF1</td></tr>
<tr><td>TCELL1:OUT.24.TMIN</td><td>GTH_CHANNEL0.PCIERATEGEN3_SF</td></tr>
<tr><td>TCELL1:OUT.25.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF6</td></tr>
<tr><td>TCELL1:OUT.26.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF1</td></tr>
<tr><td>TCELL1:OUT.27.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF1</td></tr>
<tr><td>TCELL1:OUT.28.TMIN</td><td>GTH_CHANNEL0.EYESCANDATAERROR_SF</td></tr>
<tr><td>TCELL1:OUT.29.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF1</td></tr>
<tr><td>TCELL1:OUT.30.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF4</td></tr>
<tr><td>TCELL1:OUT.31.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF1</td></tr>
<tr><td>TCELL1:IMUX.CTRL.5</td><td>GTH_COMMON.COREREFCLKB_FS_0, GTH_CHANNEL0.COREREFCLKB_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.DMONFIFORESET_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.DADDR_FS8</td></tr>
<tr><td>TCELL1:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.TSTPWRDN_FS0</td></tr>
<tr><td>TCELL1:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.DI_FS8</td></tr>
<tr><td>TCELL1:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.TSTPWRDN_FS1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS5</td></tr>
<tr><td>TCELL1:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.TSTPWRDN_FS2</td></tr>
<tr><td>TCELL1:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS7</td></tr>
<tr><td>TCELL1:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.DI_FS9</td></tr>
<tr><td>TCELL1:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.TSTPWRDN_FS3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS9</td></tr>
<tr><td>TCELL1:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TSTPWRDN_FS4</td></tr>
<tr><td>TCELL1:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS11</td></tr>
<tr><td>TCELL1:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.DI_FS10</td></tr>
<tr><td>TCELL1:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS10</td></tr>
<tr><td>TCELL1:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS13</td></tr>
<tr><td>TCELL1:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.GTRSTSEL_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS8</td></tr>
<tr><td>TCELL1:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS15</td></tr>
<tr><td>TCELL1:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.DI_FS11</td></tr>
<tr><td>TCELL1:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS6</td></tr>
<tr><td>TCELL1:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS17</td></tr>
<tr><td>TCELL1:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.LPBKRXTXSEREN_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS1</td></tr>
<tr><td>TCELL1:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TSTIN_FS19</td></tr>
<tr><td>TCELL1:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.DI_FS12</td></tr>
<tr><td>TCELL1:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.EVODDPHIXWREN_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.SCANMODEB_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS5</td></tr>
<tr><td>TCELL1:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.EVODDPHIXRDEN_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.DI_FS13</td></tr>
<tr><td>TCELL1:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.EVODDPHIDWREN_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PMASCANENB_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.SCANENB_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.EVODDPHIDRDEN_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS0</td></tr>
<tr><td>TCELL1:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.DI_FS14</td></tr>
<tr><td>TCELL1:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.EVODDPHICALDONE_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.RXTERMPROG_FS2</td></tr>
<tr><td>TCELL1:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TSTPWRDNOVRDB_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.EVODDPHICALSTART_FS</td></tr>
<tr><td>TCELL1:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.RXTERMPROG_FS3</td></tr>
<tr><td>TCELL1:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.DI_FS15</td></tr>
<tr><td>TCELL2:OUT.0.TMIN</td><td>GTH_CHANNEL0.TXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL2:OUT.1.TMIN</td><td>GTH_CHANNEL0.CPLFREQLOCK_SF</td></tr>
<tr><td>TCELL2:OUT.2.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF10</td></tr>
<tr><td>TCELL2:OUT.3.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF2</td></tr>
<tr><td>TCELL2:OUT.4.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF13</td></tr>
<tr><td>TCELL2:OUT.5.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF5</td></tr>
<tr><td>TCELL2:OUT.6.TMIN</td><td>GTH_CHANNEL0.TXOUTCLK_SF</td></tr>
<tr><td>TCELL2:OUT.7.TMIN</td><td>GTH_CHANNEL0.BUFGTDIV_SF8</td></tr>
<tr><td>TCELL2:OUT.8.TMIN</td><td>GTH_CHANNEL0.CPLREFLOSS_SF</td></tr>
<tr><td>TCELL2:OUT.9.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF1</td></tr>
<tr><td>TCELL2:OUT.10.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF16</td></tr>
<tr><td>TCELL2:OUT.11.TMIN</td><td>GTH_CHANNEL0.TXOUTCLKPCS_SF</td></tr>
<tr><td>TCELL2:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXPHALIGNERR_SF</td></tr>
<tr><td>TCELL2:OUT.13.TMIN</td><td>GTH_CHANNEL0.TXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL2:OUT.14.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF10</td></tr>
<tr><td>TCELL2:OUT.15.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF12</td></tr>
<tr><td>TCELL2:OUT.16.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF7</td></tr>
<tr><td>TCELL2:OUT.17.TMIN</td><td>GTH_CHANNEL0.PCIESYNCTXSYNCDONE_SF</td></tr>
<tr><td>TCELL2:OUT.18.TMIN</td><td>GTH_CHANNEL0.CPLFBLOSS_SF</td></tr>
<tr><td>TCELL2:OUT.19.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF12</td></tr>
<tr><td>TCELL2:OUT.20.TMIN</td><td>GTH_CHANNEL0.TCOINITDONE_SF</td></tr>
<tr><td>TCELL2:OUT.21.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF7</td></tr>
<tr><td>TCELL2:OUT.23.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF2</td></tr>
<tr><td>TCELL2:OUT.24.TMIN</td><td>GTH_CHANNEL0.TXPMARESETDONE_SF</td></tr>
<tr><td>TCELL2:OUT.25.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF7</td></tr>
<tr><td>TCELL2:OUT.26.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF2</td></tr>
<tr><td>TCELL2:OUT.27.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF2</td></tr>
<tr><td>TCELL2:OUT.28.TMIN</td><td>GTH_CHANNEL0.TXCOPIPHDONE_SF</td></tr>
<tr><td>TCELL2:OUT.29.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF2</td></tr>
<tr><td>TCELL2:OUT.30.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF5</td></tr>
<tr><td>TCELL2:OUT.31.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF2</td></tr>
<tr><td>TCELL2:IMUX.CTRL.0</td><td>GTH_CHANNEL0.CFGRESETB_FS</td></tr>
<tr><td>TCELL2:IMUX.CTRL.5</td><td>GTH_CHANNEL0.PMASCANCLK4B_FS</td></tr>
<tr><td>TCELL2:IMUX.CTRL.6</td><td>GTH_CHANNEL0.PMASCANCLK5B_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS13</td></tr>
<tr><td>TCELL2:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS64</td></tr>
<tr><td>TCELL2:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.LOOPBACK_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TXUSRRDY_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.LOOPBACK_FS1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.TXRATEASYNCH_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS65</td></tr>
<tr><td>TCELL2:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.LOOPBACK_FS2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.TXQPIBIASEN_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.CPLPWRDN_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TXEMPPRE_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS66</td></tr>
<tr><td>TCELL2:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TXEMPINVPR_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TXPRBSINERR_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS67</td></tr>
<tr><td>TCELL2:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TXEMPINVPO_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS3</td></tr>
<tr><td>TCELL2:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.TXEMPPOS_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TXPOLARITY_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS68</td></tr>
<tr><td>TCELL2:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.TXSERPWRDN_FS</td></tr>
<tr><td>TCELL2:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TXPWRDN_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.TXHEADER_FS1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS69</td></tr>
<tr><td>TCELL2:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.STEPSIZEPPM_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.TXHEADER_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS5</td></tr>
<tr><td>TCELL2:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS1</td></tr>
<tr><td>TCELL2:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS70</td></tr>
<tr><td>TCELL2:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS8</td></tr>
<tr><td>TCELL2:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS2</td></tr>
<tr><td>TCELL2:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS6</td></tr>
<tr><td>TCELL2:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.RXTERMPROG_FS4</td></tr>
<tr><td>TCELL2:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS71</td></tr>
<tr><td>TCELL2:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.RXSIGVALDLY_FS0</td></tr>
<tr><td>TCELL2:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS7</td></tr>
<tr><td>TCELL3:OUT.0.TMIN</td><td>GTH_CHANNEL0.CFOKFORCEDONE_SF</td></tr>
<tr><td>TCELL3:OUT.2.TMIN</td><td>GTH_CHANNEL0.TXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL3:OUT.3.TMIN</td><td>GTH_CHANNEL0.PCIEUSERPHYSTATUSRST_SF</td></tr>
<tr><td>TCELL3:OUT.4.TMIN</td><td>GTH_CHANNEL0.TXRATEDONE_SF</td></tr>
<tr><td>TCELL3:OUT.5.TMIN</td><td>GTH_CHANNEL0.PCIEUSERGEN3RDY_SF</td></tr>
<tr><td>TCELL3:OUT.6.TMIN</td><td>GTH_CHANNEL0.CFOKDONE_SF</td></tr>
<tr><td>TCELL3:OUT.8.TMIN</td><td>GTH_CHANNEL0.TDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL3:OUT.9.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF2</td></tr>
<tr><td>TCELL3:OUT.10.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF17</td></tr>
<tr><td>TCELL3:OUT.11.TMIN</td><td>GTH_CHANNEL0.TXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL3:OUT.12.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF18</td></tr>
<tr><td>TCELL3:OUT.13.TMIN</td><td>GTH_CHANNEL0.TXRESETDONE_SF</td></tr>
<tr><td>TCELL3:OUT.14.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF11</td></tr>
<tr><td>TCELL3:OUT.15.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF13</td></tr>
<tr><td>TCELL3:OUT.17.TMIN</td><td>GTH_CHANNEL0.TXQPISENP_SF</td></tr>
<tr><td>TCELL3:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXQPISENP_SF</td></tr>
<tr><td>TCELL3:OUT.19.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF13</td></tr>
<tr><td>TCELL3:OUT.21.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF8</td></tr>
<tr><td>TCELL3:OUT.23.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF3</td></tr>
<tr><td>TCELL3:OUT.24.TMIN</td><td>GTH_CHANNEL0.RATE_DRP_START_SF</td></tr>
<tr><td>TCELL3:OUT.25.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF8</td></tr>
<tr><td>TCELL3:OUT.26.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF3</td></tr>
<tr><td>TCELL3:OUT.27.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF3</td></tr>
<tr><td>TCELL3:OUT.29.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF3</td></tr>
<tr><td>TCELL3:OUT.30.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF6</td></tr>
<tr><td>TCELL3:OUT.31.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF3</td></tr>
<tr><td>TCELL3:IMUX.CTRL.0</td><td>GTH_CHANNEL0.CPLRESETB_FS</td></tr>
<tr><td>TCELL3:IMUX.CTRL.5</td><td>GTH_CHANNEL0.CPLLDMONCLKB_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS72</td></tr>
<tr><td>TCELL3:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.CPLREFSELDYN_FS2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS8</td></tr>
<tr><td>TCELL3:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.CPLREFSELDYN_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.RSTCLKENTX_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS73</td></tr>
<tr><td>TCELL3:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.CPLREFSELDYN_FS0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.TXPPMSEL_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS9</td></tr>
<tr><td>TCELL3:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.CPLLKDETEN_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TXEMPPRE_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS74</td></tr>
<tr><td>TCELL3:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TXPIPPMPWDN_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS10</td></tr>
<tr><td>TCELL3:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TXPPMOVRDEN_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS75</td></tr>
<tr><td>TCELL3:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.ENPPM_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS11</td></tr>
<tr><td>TCELL3:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.TXEMPPOS_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TCOPIOVREN_FS</td></tr>
<tr><td>TCELL3:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS76</td></tr>
<tr><td>TCELL3:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.TXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL3:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TXPWRDN_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS12</td></tr>
<tr><td>TCELL3:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.TXHEADER_FS3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS77</td></tr>
<tr><td>TCELL3:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.STEPSIZEPPM_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.TXHEADER_FS2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS13</td></tr>
<tr><td>TCELL3:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS9</td></tr>
<tr><td>TCELL3:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS3</td></tr>
<tr><td>TCELL3:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS78</td></tr>
<tr><td>TCELL3:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS9</td></tr>
<tr><td>TCELL3:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS4</td></tr>
<tr><td>TCELL3:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS14</td></tr>
<tr><td>TCELL3:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.RXSIGVALDLY_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS79</td></tr>
<tr><td>TCELL3:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS1</td></tr>
<tr><td>TCELL3:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.RXSIGVALDLY_FS2</td></tr>
<tr><td>TCELL3:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS15</td></tr>
<tr><td>TCELL4:OUT.0.TMIN</td><td>GTH_CHANNEL0.CFOKFSTARTED_SF</td></tr>
<tr><td>TCELL4:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXPMARESETDONE_SF</td></tr>
<tr><td>TCELL4:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXSLIPPMARDY_SF</td></tr>
<tr><td>TCELL4:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL4:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXSLIPOUTCLKRDY_SF</td></tr>
<tr><td>TCELL4:OUT.6.TMIN</td><td>GTH_CHANNEL0.CFOKSTART_SF</td></tr>
<tr><td>TCELL4:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXCOPHDONE_SF</td></tr>
<tr><td>TCELL4:OUT.9.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF3</td></tr>
<tr><td>TCELL4:OUT.10.TMIN</td><td>GTH_CHANNEL0.RXSLIPDONE_SF</td></tr>
<tr><td>TCELL4:OUT.11.TMIN</td><td>GTH_CHANNEL0.BUFGTRSTMASK_SF1</td></tr>
<tr><td>TCELL4:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXSLIDERDY_SF</td></tr>
<tr><td>TCELL4:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL4:OUT.14.TMIN</td><td>GTH_CHANNEL0.BUFGTRSTMASK_SF2</td></tr>
<tr><td>TCELL4:OUT.15.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF14</td></tr>
<tr><td>TCELL4:OUT.17.TMIN</td><td>GTH_CHANNEL0.TXQPISENN_SF</td></tr>
<tr><td>TCELL4:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXQPISENN_SF</td></tr>
<tr><td>TCELL4:OUT.19.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF14</td></tr>
<tr><td>TCELL4:OUT.21.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF9</td></tr>
<tr><td>TCELL4:OUT.22.TMIN</td><td>GTH_CHANNEL0.GTPOWERGOOD_SF</td></tr>
<tr><td>TCELL4:OUT.23.TMIN</td><td>GTH_CHANNEL0.SCANOUT_SF4</td></tr>
<tr><td>TCELL4:OUT.25.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF9</td></tr>
<tr><td>TCELL4:OUT.26.TMIN</td><td>GTH_CHANNEL0.DFEDOUT_SF4</td></tr>
<tr><td>TCELL4:OUT.27.TMIN</td><td>GTH_CHANNEL0.DMONOUT_SF4</td></tr>
<tr><td>TCELL4:OUT.29.TMIN</td><td>GTH_CHANNEL0.PMASCANOUT_SF4</td></tr>
<tr><td>TCELL4:OUT.30.TMIN</td><td>GTH_CHANNEL0.PINRSRVDAS_SF7</td></tr>
<tr><td>TCELL4:OUT.31.TMIN</td><td>GTH_CHANNEL0.DRPDO_SF4</td></tr>
<tr><td>TCELL4:IMUX.CTRL.0</td><td>GTH_CHANNEL0.GTTXRSTB_FS</td></tr>
<tr><td>TCELL4:IMUX.CTRL.4</td><td>GTH_CHANNEL0.PMASCANCLK3B_FS</td></tr>
<tr><td>TCELL4:IMUX.CTRL.5</td><td>GTH_CHANNEL0.PMASCANCLK2B_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS80</td></tr>
<tr><td>TCELL4:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.TXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS16</td></tr>
<tr><td>TCELL4:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.TXPREAMP_FS0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.TXDEEMPH_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS81</td></tr>
<tr><td>TCELL4:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.TXCOMWAKE_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.TXCOMSAS_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS17</td></tr>
<tr><td>TCELL4:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.TXDRVAMP_FS0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TXEMPPRE_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS82</td></tr>
<tr><td>TCELL4:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TXCOMINIT_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS18</td></tr>
<tr><td>TCELL4:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TXENC8B10BUSE_FS</td></tr>
<tr><td>TCELL4:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS83</td></tr>
<tr><td>TCELL4:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TXRATE_FS0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS19</td></tr>
<tr><td>TCELL4:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.TXEMPPOS_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TXPRBSPTN_FS0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS84</td></tr>
<tr><td>TCELL4:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.TXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL4:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TXMARGIN_FS0</td></tr>
<tr><td>TCELL4:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS20</td></tr>
<tr><td>TCELL4:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.TXHEADER_FS5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS85</td></tr>
<tr><td>TCELL4:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.STEPSIZEPPM_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.TXHEADER_FS4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS21</td></tr>
<tr><td>TCELL4:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS10</td></tr>
<tr><td>TCELL4:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS5</td></tr>
<tr><td>TCELL4:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS86</td></tr>
<tr><td>TCELL4:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS10</td></tr>
<tr><td>TCELL4:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PMASCANIN_FS6</td></tr>
<tr><td>TCELL4:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS22</td></tr>
<tr><td>TCELL4:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.RXSIGVALDLY_FS3</td></tr>
<tr><td>TCELL4:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS87</td></tr>
<tr><td>TCELL4:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS2</td></tr>
<tr><td>TCELL4:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.RXSIGVALDLY_FS4</td></tr>
<tr><td>TCELL4:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS23</td></tr>
<tr><td>TCELL5:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF64</td></tr>
<tr><td>TCELL5:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXELECIDLE_SF</td></tr>
<tr><td>TCELL5:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF0</td></tr>
<tr><td>TCELL5:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF0</td></tr>
<tr><td>TCELL5:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF65</td></tr>
<tr><td>TCELL5:OUT.6.TMIN</td><td>GTH_CHANNEL0.RDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL5:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF1</td></tr>
<tr><td>TCELL5:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXPRBSLOCKED_SF</td></tr>
<tr><td>TCELL5:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF66</td></tr>
<tr><td>TCELL5:OUT.10.TMIN</td><td>GTH_CHANNEL0.PCIERATEQPLLPD_SF0</td></tr>
<tr><td>TCELL5:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF2</td></tr>
<tr><td>TCELL5:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXHEADER_SF0</td></tr>
<tr><td>TCELL5:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF67</td></tr>
<tr><td>TCELL5:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXCHBONDO_SF0</td></tr>
<tr><td>TCELL5:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF3</td></tr>
<tr><td>TCELL5:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF0</td></tr>
<tr><td>TCELL5:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF68</td></tr>
<tr><td>TCELL5:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF0</td></tr>
<tr><td>TCELL5:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF4</td></tr>
<tr><td>TCELL5:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF8</td></tr>
<tr><td>TCELL5:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF69</td></tr>
<tr><td>TCELL5:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF0</td></tr>
<tr><td>TCELL5:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF5</td></tr>
<tr><td>TCELL5:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF8</td></tr>
<tr><td>TCELL5:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF70</td></tr>
<tr><td>TCELL5:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF0</td></tr>
<tr><td>TCELL5:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF6</td></tr>
<tr><td>TCELL5:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF8</td></tr>
<tr><td>TCELL5:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF71</td></tr>
<tr><td>TCELL5:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF0</td></tr>
<tr><td>TCELL5:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF7</td></tr>
<tr><td>TCELL5:IMUX.CTRL.0</td><td>GTH_CHANNEL0.TXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL5:IMUX.CTRL.4</td><td>GTH_CHANNEL0.TXUSRCLK2B_FS</td></tr>
<tr><td>TCELL5:IMUX.CTRL.5</td><td>GTH_CHANNEL0.TXUSRCLKB_FS</td></tr>
<tr><td>TCELL5:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS88</td></tr>
<tr><td>TCELL5:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.TXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.PCIERSTTXSYNCSTART_FS</td></tr>
<tr><td>TCELL5:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS24</td></tr>
<tr><td>TCELL5:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.TXPREAMP_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.TXCODAALGNEN_FS</td></tr>
<tr><td>TCELL5:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS89</td></tr>
<tr><td>TCELL5:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.TCODABYPASS_FS</td></tr>
<tr><td>TCELL5:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS25</td></tr>
<tr><td>TCELL5:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.TXDRVAMP_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TXEMPPRE_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS90</td></tr>
<tr><td>TCELL5:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TXDRVPWRDN_FS</td></tr>
<tr><td>TCELL5:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS26</td></tr>
<tr><td>TCELL5:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TXDETECTRX_FS</td></tr>
<tr><td>TCELL5:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS91</td></tr>
<tr><td>TCELL5:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TXRATE_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS27</td></tr>
<tr><td>TCELL5:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.TXEMPPOS_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TXPRBSPTN_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS92</td></tr>
<tr><td>TCELL5:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.TXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TXMARGIN_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS28</td></tr>
<tr><td>TCELL5:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS93</td></tr>
<tr><td>TCELL5:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.STEPSIZEPPM_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS29</td></tr>
<tr><td>TCELL5:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS11</td></tr>
<tr><td>TCELL5:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS94</td></tr>
<tr><td>TCELL5:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS11</td></tr>
<tr><td>TCELL5:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS30</td></tr>
<tr><td>TCELL5:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS0</td></tr>
<tr><td>TCELL5:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS95</td></tr>
<tr><td>TCELL5:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS3</td></tr>
<tr><td>TCELL5:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS1</td></tr>
<tr><td>TCELL5:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS31</td></tr>
<tr><td>TCELL6:OUT.0.TMIN</td><td>GTH_CHANNEL0.COMFINISH_SF</td></tr>
<tr><td>TCELL6:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF72</td></tr>
<tr><td>TCELL6:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXBYTEREALIGN_SF</td></tr>
<tr><td>TCELL6:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF8</td></tr>
<tr><td>TCELL6:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF1</td></tr>
<tr><td>TCELL6:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF73</td></tr>
<tr><td>TCELL6:OUT.6.TMIN</td><td>GTH_CHANNEL0.CDRLOCK_SF</td></tr>
<tr><td>TCELL6:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF9</td></tr>
<tr><td>TCELL6:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXRECCLK_SF</td></tr>
<tr><td>TCELL6:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF74</td></tr>
<tr><td>TCELL6:OUT.10.TMIN</td><td>GTH_CHANNEL0.PCIERATEQPLLPD_SF1</td></tr>
<tr><td>TCELL6:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF10</td></tr>
<tr><td>TCELL6:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXHEADER_SF1</td></tr>
<tr><td>TCELL6:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF75</td></tr>
<tr><td>TCELL6:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXCHBONDO_SF1</td></tr>
<tr><td>TCELL6:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF11</td></tr>
<tr><td>TCELL6:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF1</td></tr>
<tr><td>TCELL6:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF76</td></tr>
<tr><td>TCELL6:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF1</td></tr>
<tr><td>TCELL6:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF12</td></tr>
<tr><td>TCELL6:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF9</td></tr>
<tr><td>TCELL6:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF77</td></tr>
<tr><td>TCELL6:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF1</td></tr>
<tr><td>TCELL6:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF13</td></tr>
<tr><td>TCELL6:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF9</td></tr>
<tr><td>TCELL6:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF78</td></tr>
<tr><td>TCELL6:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF1</td></tr>
<tr><td>TCELL6:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF14</td></tr>
<tr><td>TCELL6:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF9</td></tr>
<tr><td>TCELL6:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF79</td></tr>
<tr><td>TCELL6:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF1</td></tr>
<tr><td>TCELL6:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF15</td></tr>
<tr><td>TCELL6:IMUX.CTRL.0</td><td>GTH_CHANNEL0.TXPMARESETB_FS</td></tr>
<tr><td>TCELL6:IMUX.CTRL.4</td><td>GTH_CHANNEL0.TXLATCLKB_FS</td></tr>
<tr><td>TCELL6:IMUX.CTRL.5</td><td>GTH_CHANNEL0.TCOCLKFSMFROUTB_FS</td></tr>
<tr><td>TCELL6:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.TXPRBSPTN_FS3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS96</td></tr>
<tr><td>TCELL6:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.TXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TXQPIWEAKPU_FS</td></tr>
<tr><td>TCELL6:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS32</td></tr>
<tr><td>TCELL6:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.TXPREAMP_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS97</td></tr>
<tr><td>TCELL6:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.TDASOFTRESET_FS</td></tr>
<tr><td>TCELL6:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS33</td></tr>
<tr><td>TCELL6:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.TXDRVAMP_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.TXEMPPRE_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS98</td></tr>
<tr><td>TCELL6:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TCODAOVREN_FS</td></tr>
<tr><td>TCELL6:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS34</td></tr>
<tr><td>TCELL6:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TCOHOLDFROUT_FS</td></tr>
<tr><td>TCELL6:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS99</td></tr>
<tr><td>TCELL6:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TXRATE_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS35</td></tr>
<tr><td>TCELL6:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.TXEMPPOS_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TXPRBSPTN_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS100</td></tr>
<tr><td>TCELL6:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.TXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL6:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TXMARGIN_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS36</td></tr>
<tr><td>TCELL6:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS101</td></tr>
<tr><td>TCELL6:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.STEPSIZEPPM_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS37</td></tr>
<tr><td>TCELL6:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS12</td></tr>
<tr><td>TCELL6:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS102</td></tr>
<tr><td>TCELL6:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS12</td></tr>
<tr><td>TCELL6:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS38</td></tr>
<tr><td>TCELL6:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS2</td></tr>
<tr><td>TCELL6:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS103</td></tr>
<tr><td>TCELL6:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS4</td></tr>
<tr><td>TCELL6:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS3</td></tr>
<tr><td>TCELL6:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS39</td></tr>
<tr><td>TCELL7:OUT.0.TMIN</td><td>GTH_CHANNEL0.PHYSTATUS_SF</td></tr>
<tr><td>TCELL7:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF80</td></tr>
<tr><td>TCELL7:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXBYTEISALIGNED_SF</td></tr>
<tr><td>TCELL7:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF16</td></tr>
<tr><td>TCELL7:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF2</td></tr>
<tr><td>TCELL7:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF81</td></tr>
<tr><td>TCELL7:OUT.6.TMIN</td><td>GTH_CHANNEL0.RXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL7:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF17</td></tr>
<tr><td>TCELL7:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXRECCLKPCS_SF</td></tr>
<tr><td>TCELL7:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF82</td></tr>
<tr><td>TCELL7:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF18</td></tr>
<tr><td>TCELL7:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXHEADER_SF2</td></tr>
<tr><td>TCELL7:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF83</td></tr>
<tr><td>TCELL7:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXCHBONDO_SF2</td></tr>
<tr><td>TCELL7:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF19</td></tr>
<tr><td>TCELL7:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF2</td></tr>
<tr><td>TCELL7:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF84</td></tr>
<tr><td>TCELL7:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF2</td></tr>
<tr><td>TCELL7:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF20</td></tr>
<tr><td>TCELL7:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF10</td></tr>
<tr><td>TCELL7:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF85</td></tr>
<tr><td>TCELL7:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF2</td></tr>
<tr><td>TCELL7:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF21</td></tr>
<tr><td>TCELL7:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF10</td></tr>
<tr><td>TCELL7:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF86</td></tr>
<tr><td>TCELL7:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF2</td></tr>
<tr><td>TCELL7:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF22</td></tr>
<tr><td>TCELL7:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF10</td></tr>
<tr><td>TCELL7:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF87</td></tr>
<tr><td>TCELL7:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF2</td></tr>
<tr><td>TCELL7:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF23</td></tr>
<tr><td>TCELL7:IMUX.CTRL.0</td><td>GTH_CHANNEL0.DFERESETB_FS</td></tr>
<tr><td>TCELL7:IMUX.CTRL.5</td><td>GTH_CHANNEL0.SCANCLKB_FS</td></tr>
<tr><td>TCELL7:IMUX.CTRL.7</td><td>GTH_CHANNEL0.RXOOBRESETB_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.RESETOVRD_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS104</td></tr>
<tr><td>TCELL7:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.TXQPISTRGPD_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS40</td></tr>
<tr><td>TCELL7:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.TCODARESET_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS105</td></tr>
<tr><td>TCELL7:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.TCODAPWDN_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS41</td></tr>
<tr><td>TCELL7:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.TXDRVAMP_FS3</td></tr>
<tr><td>TCELL7:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.RATE_DRP_DONE_EXT_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS106</td></tr>
<tr><td>TCELL7:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.TXCOPIALGNEN_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS42</td></tr>
<tr><td>TCELL7:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.TXCOPISETPHS_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS107</td></tr>
<tr><td>TCELL7:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.TXPDOWNASYNCH_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS43</td></tr>
<tr><td>TCELL7:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.TXINHIBIT_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS108</td></tr>
<tr><td>TCELL7:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.TXELECIDLE_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.TCOUPDNFROUT_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS44</td></tr>
<tr><td>TCELL7:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS109</td></tr>
<tr><td>TCELL7:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.RXENCHANSYNC_FS</td></tr>
<tr><td>TCELL7:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS45</td></tr>
<tr><td>TCELL7:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS13</td></tr>
<tr><td>TCELL7:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS110</td></tr>
<tr><td>TCELL7:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS13</td></tr>
<tr><td>TCELL7:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS46</td></tr>
<tr><td>TCELL7:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS4</td></tr>
<tr><td>TCELL7:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS111</td></tr>
<tr><td>TCELL7:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS5</td></tr>
<tr><td>TCELL7:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS47</td></tr>
<tr><td>TCELL8:OUT.0.TMIN</td><td>GTH_CHANNEL0.COMINITDET_SF</td></tr>
<tr><td>TCELL8:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF88</td></tr>
<tr><td>TCELL8:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXCKCORCNT_SF0</td></tr>
<tr><td>TCELL8:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF24</td></tr>
<tr><td>TCELL8:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF3</td></tr>
<tr><td>TCELL8:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF89</td></tr>
<tr><td>TCELL8:OUT.6.TMIN</td><td>GTH_CHANNEL0.RXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL8:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF25</td></tr>
<tr><td>TCELL8:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXDATAVALID_SF0</td></tr>
<tr><td>TCELL8:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF90</td></tr>
<tr><td>TCELL8:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF26</td></tr>
<tr><td>TCELL8:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXHEADER_SF3</td></tr>
<tr><td>TCELL8:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF91</td></tr>
<tr><td>TCELL8:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXCHBONDO_SF3</td></tr>
<tr><td>TCELL8:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF27</td></tr>
<tr><td>TCELL8:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF3</td></tr>
<tr><td>TCELL8:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF92</td></tr>
<tr><td>TCELL8:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF3</td></tr>
<tr><td>TCELL8:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF28</td></tr>
<tr><td>TCELL8:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF11</td></tr>
<tr><td>TCELL8:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF93</td></tr>
<tr><td>TCELL8:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF3</td></tr>
<tr><td>TCELL8:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF29</td></tr>
<tr><td>TCELL8:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF11</td></tr>
<tr><td>TCELL8:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF94</td></tr>
<tr><td>TCELL8:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF3</td></tr>
<tr><td>TCELL8:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF30</td></tr>
<tr><td>TCELL8:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF11</td></tr>
<tr><td>TCELL8:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF95</td></tr>
<tr><td>TCELL8:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF3</td></tr>
<tr><td>TCELL8:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF31</td></tr>
<tr><td>TCELL8:IMUX.CTRL.0</td><td>GTH_CHANNEL0.CDRFRRESETB_FS</td></tr>
<tr><td>TCELL8:IMUX.CTRL.4</td><td>GTH_CHANNEL0.TSTCLK1B_FS</td></tr>
<tr><td>TCELL8:IMUX.CTRL.5</td><td>GTH_CHANNEL0.TSTCLK0B_FS</td></tr>
<tr><td>TCELL8:IMUX.CTRL.7</td><td>GTH_CHANNEL0.RXPMARESETB_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS112</td></tr>
<tr><td>TCELL8:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL0.GATERXELECIDLE_FS0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.RXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS48</td></tr>
<tr><td>TCELL8:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL0.TXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.GATERXELECIDLE_FS1</td></tr>
<tr><td>TCELL8:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS113</td></tr>
<tr><td>TCELL8:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL0.TXRESET_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS49</td></tr>
<tr><td>TCELL8:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.PRBSCNTRST_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.RXPOLARITY_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS114</td></tr>
<tr><td>TCELL8:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.RCOOVREN_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS50</td></tr>
<tr><td>TCELL8:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.TXEMPMAIN_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.RCODAPWDN_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS115</td></tr>
<tr><td>TCELL8:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.TXSEQUENCE_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.RXCOALGNEN_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS51</td></tr>
<tr><td>TCELL8:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.RXCOSETPHS_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.RXENPCOMMAALIGN_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS116</td></tr>
<tr><td>TCELL8:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.RXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL8:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS52</td></tr>
<tr><td>TCELL8:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.CDRHOLD_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS117</td></tr>
<tr><td>TCELL8:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.RXCHBONDMASTER_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.TCOINITSET_FS</td></tr>
<tr><td>TCELL8:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS53</td></tr>
<tr><td>TCELL8:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS14</td></tr>
<tr><td>TCELL8:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS118</td></tr>
<tr><td>TCELL8:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS14</td></tr>
<tr><td>TCELL8:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS54</td></tr>
<tr><td>TCELL8:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS119</td></tr>
<tr><td>TCELL8:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS6</td></tr>
<tr><td>TCELL8:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS7</td></tr>
<tr><td>TCELL8:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS55</td></tr>
<tr><td>TCELL9:OUT.0.TMIN</td><td>GTH_CHANNEL0.RXCOMMADET_SF</td></tr>
<tr><td>TCELL9:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF96</td></tr>
<tr><td>TCELL9:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXCKCORCNT_SF1</td></tr>
<tr><td>TCELL9:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF32</td></tr>
<tr><td>TCELL9:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF4</td></tr>
<tr><td>TCELL9:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF97</td></tr>
<tr><td>TCELL9:OUT.6.TMIN</td><td>GTH_CHANNEL0.RXBUFSTATUS_SF2</td></tr>
<tr><td>TCELL9:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF33</td></tr>
<tr><td>TCELL9:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXDATAVALID_SF1</td></tr>
<tr><td>TCELL9:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF98</td></tr>
<tr><td>TCELL9:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF34</td></tr>
<tr><td>TCELL9:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXHEADER_SF4</td></tr>
<tr><td>TCELL9:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF99</td></tr>
<tr><td>TCELL9:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXCHBONDO_SF4</td></tr>
<tr><td>TCELL9:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF35</td></tr>
<tr><td>TCELL9:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF4</td></tr>
<tr><td>TCELL9:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF100</td></tr>
<tr><td>TCELL9:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF4</td></tr>
<tr><td>TCELL9:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF36</td></tr>
<tr><td>TCELL9:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF12</td></tr>
<tr><td>TCELL9:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF101</td></tr>
<tr><td>TCELL9:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF4</td></tr>
<tr><td>TCELL9:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF37</td></tr>
<tr><td>TCELL9:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF12</td></tr>
<tr><td>TCELL9:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF102</td></tr>
<tr><td>TCELL9:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF4</td></tr>
<tr><td>TCELL9:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF38</td></tr>
<tr><td>TCELL9:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF12</td></tr>
<tr><td>TCELL9:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF103</td></tr>
<tr><td>TCELL9:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF4</td></tr>
<tr><td>TCELL9:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF39</td></tr>
<tr><td>TCELL9:IMUX.CTRL.0</td><td>GTH_CHANNEL0.GTRXRSTB_FS</td></tr>
<tr><td>TCELL9:IMUX.CTRL.4</td><td>GTH_CHANNEL0.RXUSRCLK2B_FS</td></tr>
<tr><td>TCELL9:IMUX.CTRL.5</td><td>GTH_CHANNEL0.RXUSRCLKB_FS</td></tr>
<tr><td>TCELL9:IMUX.CTRL.7</td><td>GTH_CHANNEL0.RCODARESETB_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.TXCHARISK_FS7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.TXSWING_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS120</td></tr>
<tr><td>TCELL9:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.RXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS56</td></tr>
<tr><td>TCELL9:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS14</td></tr>
<tr><td>TCELL9:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS121</td></tr>
<tr><td>TCELL9:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS15</td></tr>
<tr><td>TCELL9:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS57</td></tr>
<tr><td>TCELL9:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.RXRESET_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS122</td></tr>
<tr><td>TCELL9:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.TXBYPASS8B10B_FS7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.OSOVREN_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS58</td></tr>
<tr><td>TCELL9:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.RXRATE_FS0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.DFECFOKOVREN_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS123</td></tr>
<tr><td>TCELL9:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.RXRATE_FS1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.DFECFOKFPULSE_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS59</td></tr>
<tr><td>TCELL9:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.RXRATE_FS2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.DFECFOKFEN_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS124</td></tr>
<tr><td>TCELL9:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.RXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL9:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.RXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL9:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS60</td></tr>
<tr><td>TCELL9:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.TXDATAEXTENDRSVD_FS7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.CDROVREN_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS125</td></tr>
<tr><td>TCELL9:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.RXCHBONDSLAVE_FS</td></tr>
<tr><td>TCELL9:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.RXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL9:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS61</td></tr>
<tr><td>TCELL9:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS15</td></tr>
<tr><td>TCELL9:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS126</td></tr>
<tr><td>TCELL9:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS15</td></tr>
<tr><td>TCELL9:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS9</td></tr>
<tr><td>TCELL9:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS62</td></tr>
<tr><td>TCELL9:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPVAL_FS7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS8</td></tr>
<tr><td>TCELL9:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS127</td></tr>
<tr><td>TCELL9:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.TXCHARDISPMODE_FS7</td></tr>
<tr><td>TCELL9:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS9</td></tr>
<tr><td>TCELL9:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.TXDATA_FS63</td></tr>
<tr><td>TCELL10:OUT.0.TMIN</td><td>GTH_CHANNEL0.COMSASDET_SF</td></tr>
<tr><td>TCELL10:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF104</td></tr>
<tr><td>TCELL10:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXCHANBONDSEQ_SF</td></tr>
<tr><td>TCELL10:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF40</td></tr>
<tr><td>TCELL10:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF5</td></tr>
<tr><td>TCELL10:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF105</td></tr>
<tr><td>TCELL10:OUT.6.TMIN</td><td>GTH_CHANNEL0.RXRATEDONE_SF</td></tr>
<tr><td>TCELL10:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF41</td></tr>
<tr><td>TCELL10:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXHEADERVALID_SF0</td></tr>
<tr><td>TCELL10:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF106</td></tr>
<tr><td>TCELL10:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF42</td></tr>
<tr><td>TCELL10:OUT.12.TMIN</td><td>GTH_CHANNEL0.RXHEADER_SF5</td></tr>
<tr><td>TCELL10:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF107</td></tr>
<tr><td>TCELL10:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXSTATUS_SF0</td></tr>
<tr><td>TCELL10:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF43</td></tr>
<tr><td>TCELL10:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF5</td></tr>
<tr><td>TCELL10:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF108</td></tr>
<tr><td>TCELL10:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF5</td></tr>
<tr><td>TCELL10:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF44</td></tr>
<tr><td>TCELL10:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF13</td></tr>
<tr><td>TCELL10:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF109</td></tr>
<tr><td>TCELL10:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF5</td></tr>
<tr><td>TCELL10:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF45</td></tr>
<tr><td>TCELL10:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF13</td></tr>
<tr><td>TCELL10:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF110</td></tr>
<tr><td>TCELL10:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF5</td></tr>
<tr><td>TCELL10:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF46</td></tr>
<tr><td>TCELL10:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF13</td></tr>
<tr><td>TCELL10:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF111</td></tr>
<tr><td>TCELL10:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF5</td></tr>
<tr><td>TCELL10:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF47</td></tr>
<tr><td>TCELL10:IMUX.CTRL.0</td><td>GTH_CHANNEL0.RXBUFRSTB_FS</td></tr>
<tr><td>TCELL10:IMUX.CTRL.4</td><td>GTH_CHANNEL0.PMASCANCLK1B_FS</td></tr>
<tr><td>TCELL10:IMUX.CTRL.5</td><td>GTH_CHANNEL0.PMASCANCLK0B_FS</td></tr>
<tr><td>TCELL10:IMUX.CTRL.7</td><td>GTH_CHANNEL0.RXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS16</td></tr>
<tr><td>TCELL10:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.RXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.DFEH2HOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.DFEH2OVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.DFECFOKHOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.RXCOMMADETUSE_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.DFEH5HOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.RXCHBONDI_FS0</td></tr>
<tr><td>TCELL10:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.DFEH5OVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.AFECFOKEN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.RXCHBONDI_FS1</td></tr>
<tr><td>TCELL10:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.DFEH8HOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL0.RXCHBONDI_FS2</td></tr>
<tr><td>TCELL10:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.DFEH8OVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.OSHOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL0.RXCHBONDI_FS3</td></tr>
<tr><td>TCELL10:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.DFEH11HOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL0.RXCHBONDI_FS4</td></tr>
<tr><td>TCELL10:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.DFEH11OVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.CFOKRESET_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.RXENMCOMMAALIGN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.DFEH14HOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.RXSLIDE_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.DFEH14OVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.RXRATEASYNCH_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS10</td></tr>
<tr><td>TCELL10:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.DFEKLOVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.DFEUTOVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS11</td></tr>
<tr><td>TCELL10:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.DFEKLHOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.DFEUTHOLD_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS10</td></tr>
<tr><td>TCELL10:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.DFEGCOVREN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.DFEVSEN_FS</td></tr>
<tr><td>TCELL10:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS11</td></tr>
<tr><td>TCELL10:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL0.DFEGCHOLD_FS</td></tr>
<tr><td>TCELL11:OUT.0.TMIN</td><td>GTH_CHANNEL0.COMWAKEDET_SF</td></tr>
<tr><td>TCELL11:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF112</td></tr>
<tr><td>TCELL11:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXCHISALIGNED_SF</td></tr>
<tr><td>TCELL11:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF48</td></tr>
<tr><td>TCELL11:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF6</td></tr>
<tr><td>TCELL11:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF113</td></tr>
<tr><td>TCELL11:OUT.6.TMIN</td><td>GTH_CHANNEL0.RXSTARTOFSEQ_SF0</td></tr>
<tr><td>TCELL11:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF49</td></tr>
<tr><td>TCELL11:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXHEADERVALID_SF1</td></tr>
<tr><td>TCELL11:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF114</td></tr>
<tr><td>TCELL11:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF50</td></tr>
<tr><td>TCELL11:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF115</td></tr>
<tr><td>TCELL11:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXSTATUS_SF1</td></tr>
<tr><td>TCELL11:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF51</td></tr>
<tr><td>TCELL11:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF6</td></tr>
<tr><td>TCELL11:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF116</td></tr>
<tr><td>TCELL11:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF6</td></tr>
<tr><td>TCELL11:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF52</td></tr>
<tr><td>TCELL11:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF14</td></tr>
<tr><td>TCELL11:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF117</td></tr>
<tr><td>TCELL11:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF6</td></tr>
<tr><td>TCELL11:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF53</td></tr>
<tr><td>TCELL11:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF14</td></tr>
<tr><td>TCELL11:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF118</td></tr>
<tr><td>TCELL11:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF6</td></tr>
<tr><td>TCELL11:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF54</td></tr>
<tr><td>TCELL11:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF14</td></tr>
<tr><td>TCELL11:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF119</td></tr>
<tr><td>TCELL11:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF6</td></tr>
<tr><td>TCELL11:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF55</td></tr>
<tr><td>TCELL11:IMUX.CTRL.0</td><td>GTH_CHANNEL0.CDRPHRESETB_FS</td></tr>
<tr><td>TCELL11:IMUX.CTRL.4</td><td>GTH_CHANNEL0.RXLATCLKB_FS</td></tr>
<tr><td>TCELL11:IMUX.CTRL.5</td><td>GTH_CHANNEL0.ALT_SIGVALID_CLKB_FS</td></tr>
<tr><td>TCELL11:IMUX.CTRL.7</td><td>GTH_CHANNEL0.RXDASOFTRESETB_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS17</td></tr>
<tr><td>TCELL11:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.RXCHBONDLEVEL_FS0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.RXPWRDN_FS0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.RXCHBONDLEVEL_FS1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.DFEH3HOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.RXCHBONDLEVEL_FS2</td></tr>
<tr><td>TCELL11:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.DFEH3OVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL0.LPMOSHOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.DFEH6HOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.DFEH6OVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.DFEH9HOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.LPMOSOVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.DFEH9OVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.RXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.DFEH12HOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.RXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.DFEH12OVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.RXUSRRDY_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.LPMKHOVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL0.DFEH15HOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.RXLPMEN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.RXGEARBOXSLIP_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.DFEH15OVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.RXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.RXDEC8B10BUSE_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS12</td></tr>
<tr><td>TCELL11:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL0.DFEDOUTMODE_FS0</td></tr>
<tr><td>TCELL11:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.DFEVPOVREN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS13</td></tr>
<tr><td>TCELL11:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL0.PCIERSTIDLE_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.DFEVPHOLD_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS12</td></tr>
<tr><td>TCELL11:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL0.DFEDOUTMODE_FS1</td></tr>
<tr><td>TCELL11:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.DFEYEN_FS</td></tr>
<tr><td>TCELL11:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS13</td></tr>
<tr><td>TCELL12:OUT.0.TMIN</td><td>GTH_CHANNEL0.RXVALID_SF</td></tr>
<tr><td>TCELL12:OUT.1.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF120</td></tr>
<tr><td>TCELL12:OUT.2.TMIN</td><td>GTH_CHANNEL0.RXCHANREALIGN_SF</td></tr>
<tr><td>TCELL12:OUT.3.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF56</td></tr>
<tr><td>TCELL12:OUT.4.TMIN</td><td>GTH_CHANNEL0.RXDATAEXTENDRSVD_SF7</td></tr>
<tr><td>TCELL12:OUT.5.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF121</td></tr>
<tr><td>TCELL12:OUT.6.TMIN</td><td>GTH_CHANNEL0.RXSTARTOFSEQ_SF1</td></tr>
<tr><td>TCELL12:OUT.7.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF57</td></tr>
<tr><td>TCELL12:OUT.8.TMIN</td><td>GTH_CHANNEL0.RXPRBSERR_SF</td></tr>
<tr><td>TCELL12:OUT.9.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF122</td></tr>
<tr><td>TCELL12:OUT.10.TMIN</td><td>GTH_CHANNEL0.RXRESETDONE_SF</td></tr>
<tr><td>TCELL12:OUT.11.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF58</td></tr>
<tr><td>TCELL12:OUT.13.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF123</td></tr>
<tr><td>TCELL12:OUT.14.TMIN</td><td>GTH_CHANNEL0.RXSTATUS_SF2</td></tr>
<tr><td>TCELL12:OUT.15.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF59</td></tr>
<tr><td>TCELL12:OUT.16.TMIN</td><td>GTH_CHANNEL0.RXNOTINTABLE_SF7</td></tr>
<tr><td>TCELL12:OUT.17.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF124</td></tr>
<tr><td>TCELL12:OUT.18.TMIN</td><td>GTH_CHANNEL0.RXCHARISCOMMA_SF7</td></tr>
<tr><td>TCELL12:OUT.19.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF60</td></tr>
<tr><td>TCELL12:OUT.20.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF15</td></tr>
<tr><td>TCELL12:OUT.21.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF125</td></tr>
<tr><td>TCELL12:OUT.22.TMIN</td><td>GTH_CHANNEL0.PCS_RSVD_OUT_SF7</td></tr>
<tr><td>TCELL12:OUT.23.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF61</td></tr>
<tr><td>TCELL12:OUT.24.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF15</td></tr>
<tr><td>TCELL12:OUT.25.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF126</td></tr>
<tr><td>TCELL12:OUT.26.TMIN</td><td>GTH_CHANNEL0.RXCHARISK_SF7</td></tr>
<tr><td>TCELL12:OUT.27.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF62</td></tr>
<tr><td>TCELL12:OUT.28.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF15</td></tr>
<tr><td>TCELL12:OUT.29.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF127</td></tr>
<tr><td>TCELL12:OUT.30.TMIN</td><td>GTH_CHANNEL0.RXDISPERR_SF7</td></tr>
<tr><td>TCELL12:OUT.31.TMIN</td><td>GTH_CHANNEL0.RXDATA_SF63</td></tr>
<tr><td>TCELL12:IMUX.CTRL.0</td><td>GTH_CHANNEL0.CDRRESETB_FS</td></tr>
<tr><td>TCELL12:IMUX.CTRL.4</td><td>GTH_CHANNEL0.CKPINRSRVD1B_FS</td></tr>
<tr><td>TCELL12:IMUX.CTRL.5</td><td>GTH_CHANNEL0.CKPINRSRVD0B_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL0.RXPRBSPTN_FS3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL0.SCANIN_FS18</td></tr>
<tr><td>TCELL12:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL0.RXPRBSPTN_FS0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL0.RXPWRDN_FS1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL0.RXPRBSPTN_FS1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL0.DFEH4HOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL0.RXPRBSPTN_FS2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL0.DFEH4OVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL0.DFECFOKCFNUM_FS0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL0.DFEH7HOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL0.DFECFOKCFNUM_FS1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL0.AGCCTRL_FS0</td></tr>
<tr><td>TCELL12:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL0.DFEH7OVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL0.DFECFOKCFNUM_FS2</td></tr>
<tr><td>TCELL12:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL0.AGCCTRL_FS1</td></tr>
<tr><td>TCELL12:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL0.DFEH10HOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL0.DFECFOKCFNUM_FS3</td></tr>
<tr><td>TCELL12:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL0.DFEH10OVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL0.LPMKLOVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL0.DFEH13HOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL0.LPMKLHOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL0.DFEH13OVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL0.LPMKHHOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL0.LPMGCHOLD_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL0.RXDAOVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL0.RXDAALGNEN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL0.LPMGCOVREN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL0.RXSLIPPMA_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL0.RXDABYPASS_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS14</td></tr>
<tr><td>TCELL12:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL0.PCIEEQRXEQADAPTDONE_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL0.PCS_RSVD_IN_FS15</td></tr>
<tr><td>TCELL12:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL0.RXSLIPOUTCLK_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS14</td></tr>
<tr><td>TCELL12:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL0.RXQPIEN_FS</td></tr>
<tr><td>TCELL12:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL0.PINRSRVD_FS15</td></tr>
<tr><td>TCELL13:OUT.5.TMIN</td><td>GTH_COMMON.DRPDO_SF12</td></tr>
<tr><td>TCELL13:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF0</td></tr>
<tr><td>TCELL13:OUT.13.TMIN</td><td>GTH_COMMON.DRPDO_SF8</td></tr>
<tr><td>TCELL13:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_4</td></tr>
<tr><td>TCELL13:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_4</td></tr>
<tr><td>TCELL13:OUT.21.TMIN</td><td>GTH_COMMON.DRPDO_SF4</td></tr>
<tr><td>TCELL13:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_0</td></tr>
<tr><td>TCELL13:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_0</td></tr>
<tr><td>TCELL13:OUT.29.TMIN</td><td>GTH_COMMON.DRPDO_SF0</td></tr>
<tr><td>TCELL13:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS0</td></tr>
<tr><td>TCELL13:IMUX.CTRL.5</td><td>GTH_COMMON.HROW_TEST_CKB_FS_0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.0.DELAY</td><td>BUFG_GT2.RSTMASK</td></tr>
<tr><td>TCELL13:IMUX.IMUX.1.DELAY</td><td>BUFG_GT2.DIV2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.3.DELAY</td><td>GTH_COMMON.DADDR_FS7</td></tr>
<tr><td>TCELL13:IMUX.IMUX.4.DELAY</td><td>GTH_COMMON.DI_FS7</td></tr>
<tr><td>TCELL13:IMUX.IMUX.5.DELAY</td><td>GTH_COMMON.DWE_FS</td></tr>
<tr><td>TCELL13:IMUX.IMUX.6.DELAY</td><td>BUFG_GT2.CEMASK</td></tr>
<tr><td>TCELL13:IMUX.IMUX.7.DELAY</td><td>BUFG_GT2.DIV1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.9.DELAY</td><td>GTH_COMMON.DADDR_FS6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.10.DELAY</td><td>GTH_COMMON.DI_FS6</td></tr>
<tr><td>TCELL13:IMUX.IMUX.13.DELAY</td><td>BUFG_GT2.DIV0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.15.DELAY</td><td>GTH_COMMON.DADDR_FS5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.16.DELAY</td><td>GTH_COMMON.DI_FS5</td></tr>
<tr><td>TCELL13:IMUX.IMUX.17.DELAY</td><td>GTH_COMMON.DEN_FS</td></tr>
<tr><td>TCELL13:IMUX.IMUX.18.DELAY</td><td>BUFG_GT1.RSTMASK</td></tr>
<tr><td>TCELL13:IMUX.IMUX.19.DELAY</td><td>BUFG_GT1.DIV2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.21.DELAY</td><td>GTH_COMMON.DADDR_FS4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.22.DELAY</td><td>GTH_COMMON.DI_FS4</td></tr>
<tr><td>TCELL13:IMUX.IMUX.24.DELAY</td><td>BUFG_GT1.CEMASK</td></tr>
<tr><td>TCELL13:IMUX.IMUX.25.DELAY</td><td>BUFG_GT1.DIV1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.27.DELAY</td><td>GTH_COMMON.DADDR_FS3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.28.DELAY</td><td>GTH_COMMON.DI_FS3</td></tr>
<tr><td>TCELL13:IMUX.IMUX.31.DELAY</td><td>BUFG_GT1.DIV0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.DADDR_FS2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.34.DELAY</td><td>GTH_COMMON.DI_FS2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.36.DELAY</td><td>BUFG_GT0.RSTMASK</td></tr>
<tr><td>TCELL13:IMUX.IMUX.37.DELAY</td><td>BUFG_GT0.DIV2</td></tr>
<tr><td>TCELL13:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.DADDR_FS1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.40.DELAY</td><td>GTH_COMMON.DI_FS1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.42.DELAY</td><td>BUFG_GT0.CEMASK</td></tr>
<tr><td>TCELL13:IMUX.IMUX.43.DELAY</td><td>BUFG_GT0.DIV1</td></tr>
<tr><td>TCELL13:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.DADDR_FS0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.46.DELAY</td><td>GTH_COMMON.DI_FS0</td></tr>
<tr><td>TCELL13:IMUX.IMUX.47.DELAY</td><td>BUFG_GT0.DIV0</td></tr>
<tr><td>TCELL14:OUT.5.TMIN</td><td>GTH_COMMON.DRPDO_SF13</td></tr>
<tr><td>TCELL14:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF1</td></tr>
<tr><td>TCELL14:OUT.13.TMIN</td><td>GTH_COMMON.DRPDO_SF9</td></tr>
<tr><td>TCELL14:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_5</td></tr>
<tr><td>TCELL14:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_5</td></tr>
<tr><td>TCELL14:OUT.21.TMIN</td><td>GTH_COMMON.DRPDO_SF5</td></tr>
<tr><td>TCELL14:OUT.22.TMIN</td><td>GTH_COMMON.QPLREFLOSS_SF_0</td></tr>
<tr><td>TCELL14:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_1</td></tr>
<tr><td>TCELL14:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_1</td></tr>
<tr><td>TCELL14:OUT.29.TMIN</td><td>GTH_COMMON.DRPDO_SF1</td></tr>
<tr><td>TCELL14:IMUX.CTRL.0</td><td>GTH_COMMON.QPLRESETB_FS_0</td></tr>
<tr><td>TCELL14:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.0.DELAY</td><td>BUFG_GT5.RSTMASK</td></tr>
<tr><td>TCELL14:IMUX.IMUX.1.DELAY</td><td>BUFG_GT5.DIV2</td></tr>
<tr><td>TCELL14:IMUX.IMUX.3.DELAY</td><td>BUFG_GT_SYNC1.CE_IN</td></tr>
<tr><td>TCELL14:IMUX.IMUX.4.DELAY</td><td>GTH_COMMON.DI_FS15</td></tr>
<tr><td>TCELL14:IMUX.IMUX.5.DELAY</td><td>BUFG_GT_SYNC0.CE_IN</td></tr>
<tr><td>TCELL14:IMUX.IMUX.6.DELAY</td><td>BUFG_GT5.CEMASK</td></tr>
<tr><td>TCELL14:IMUX.IMUX.7.DELAY</td><td>BUFG_GT5.DIV1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.10.DELAY</td><td>GTH_COMMON.DI_FS14</td></tr>
<tr><td>TCELL14:IMUX.IMUX.11.DELAY</td><td>GTH_COMMON.QPLPWRDN_FS_0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.13.DELAY</td><td>BUFG_GT5.DIV0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.16.DELAY</td><td>GTH_COMMON.DI_FS13</td></tr>
<tr><td>TCELL14:IMUX.IMUX.18.DELAY</td><td>BUFG_GT4.RSTMASK</td></tr>
<tr><td>TCELL14:IMUX.IMUX.19.DELAY</td><td>BUFG_GT4.DIV2</td></tr>
<tr><td>TCELL14:IMUX.IMUX.22.DELAY</td><td>GTH_COMMON.DI_FS12</td></tr>
<tr><td>TCELL14:IMUX.IMUX.24.DELAY</td><td>BUFG_GT4.CEMASK</td></tr>
<tr><td>TCELL14:IMUX.IMUX.25.DELAY</td><td>BUFG_GT4.DIV1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.28.DELAY</td><td>GTH_COMMON.DI_FS11</td></tr>
<tr><td>TCELL14:IMUX.IMUX.31.DELAY</td><td>BUFG_GT4.DIV0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.QPLREFDYN_FS_0_2</td></tr>
<tr><td>TCELL14:IMUX.IMUX.34.DELAY</td><td>GTH_COMMON.DI_FS10</td></tr>
<tr><td>TCELL14:IMUX.IMUX.36.DELAY</td><td>BUFG_GT3.RSTMASK</td></tr>
<tr><td>TCELL14:IMUX.IMUX.37.DELAY</td><td>BUFG_GT3.DIV2</td></tr>
<tr><td>TCELL14:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.QPLREFDYN_FS_0_1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.40.DELAY</td><td>GTH_COMMON.DI_FS9</td></tr>
<tr><td>TCELL14:IMUX.IMUX.41.DELAY</td><td>GTH_COMMON.DADDR_FS8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.42.DELAY</td><td>BUFG_GT3.CEMASK</td></tr>
<tr><td>TCELL14:IMUX.IMUX.43.DELAY</td><td>BUFG_GT3.DIV1</td></tr>
<tr><td>TCELL14:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.QPLREFDYN_FS_0_0</td></tr>
<tr><td>TCELL14:IMUX.IMUX.46.DELAY</td><td>GTH_COMMON.DI_FS8</td></tr>
<tr><td>TCELL14:IMUX.IMUX.47.DELAY</td><td>BUFG_GT3.DIV0</td></tr>
<tr><td>TCELL15:OUT.5.TMIN</td><td>GTH_COMMON.DRPDO_SF14</td></tr>
<tr><td>TCELL15:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF2</td></tr>
<tr><td>TCELL15:OUT.13.TMIN</td><td>GTH_COMMON.DRPDO_SF10</td></tr>
<tr><td>TCELL15:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_6</td></tr>
<tr><td>TCELL15:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_6</td></tr>
<tr><td>TCELL15:OUT.21.TMIN</td><td>GTH_COMMON.DRPDO_SF6</td></tr>
<tr><td>TCELL15:OUT.22.TMIN</td><td>GTH_COMMON.MGTREFCLKFA_SF_0</td></tr>
<tr><td>TCELL15:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_2</td></tr>
<tr><td>TCELL15:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_2</td></tr>
<tr><td>TCELL15:OUT.29.TMIN</td><td>GTH_COMMON.DRPDO_SF2</td></tr>
<tr><td>TCELL15:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS2</td></tr>
<tr><td>TCELL15:IMUX.CTRL.4</td><td>GTH_COMMON.QPLLDMONCLKB_FS_0</td></tr>
<tr><td>TCELL15:IMUX.CTRL.5</td><td>GTH_COMMON.DCLKB_FS</td></tr>
<tr><td>TCELL15:IMUX.IMUX.0.DELAY</td><td>BUFG_GT8.RSTMASK</td></tr>
<tr><td>TCELL15:IMUX.IMUX.1.DELAY</td><td>BUFG_GT8.DIV2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.3.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_7</td></tr>
<tr><td>TCELL15:IMUX.IMUX.4.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_7</td></tr>
<tr><td>TCELL15:IMUX.IMUX.6.DELAY</td><td>BUFG_GT8.CEMASK</td></tr>
<tr><td>TCELL15:IMUX.IMUX.7.DELAY</td><td>BUFG_GT8.DIV1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.9.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_6</td></tr>
<tr><td>TCELL15:IMUX.IMUX.10.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_6</td></tr>
<tr><td>TCELL15:IMUX.IMUX.13.DELAY</td><td>BUFG_GT8.DIV0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.15.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_5</td></tr>
<tr><td>TCELL15:IMUX.IMUX.16.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_5</td></tr>
<tr><td>TCELL15:IMUX.IMUX.18.DELAY</td><td>BUFG_GT7.RSTMASK</td></tr>
<tr><td>TCELL15:IMUX.IMUX.19.DELAY</td><td>BUFG_GT7.DIV2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.21.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_4</td></tr>
<tr><td>TCELL15:IMUX.IMUX.22.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_4</td></tr>
<tr><td>TCELL15:IMUX.IMUX.24.DELAY</td><td>BUFG_GT7.CEMASK</td></tr>
<tr><td>TCELL15:IMUX.IMUX.25.DELAY</td><td>BUFG_GT7.DIV1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.27.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_3</td></tr>
<tr><td>TCELL15:IMUX.IMUX.28.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_3</td></tr>
<tr><td>TCELL15:IMUX.IMUX.29.DELAY</td><td>GTH_COMMON.QPLLKDETEN_FS_0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.31.DELAY</td><td>BUFG_GT7.DIV0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.34.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.36.DELAY</td><td>BUFG_GT6.RSTMASK</td></tr>
<tr><td>TCELL15:IMUX.IMUX.37.DELAY</td><td>BUFG_GT6.DIV2</td></tr>
<tr><td>TCELL15:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.40.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.42.DELAY</td><td>BUFG_GT6.CEMASK</td></tr>
<tr><td>TCELL15:IMUX.IMUX.43.DELAY</td><td>BUFG_GT6.DIV1</td></tr>
<tr><td>TCELL15:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_0_0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.46.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_0_0</td></tr>
<tr><td>TCELL15:IMUX.IMUX.47.DELAY</td><td>BUFG_GT6.DIV0</td></tr>
<tr><td>TCELL16:OUT.3.TMIN</td><td>GTH_COMMON.QPLFREQLOCK_SF_0</td></tr>
<tr><td>TCELL16:OUT.4.TMIN</td><td>GTH_COMMON.DRDY_SF</td></tr>
<tr><td>TCELL16:OUT.5.TMIN</td><td>GTH_COMMON.DRPDO_SF15</td></tr>
<tr><td>TCELL16:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF3</td></tr>
<tr><td>TCELL16:OUT.13.TMIN</td><td>GTH_COMMON.DRPDO_SF11</td></tr>
<tr><td>TCELL16:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_7</td></tr>
<tr><td>TCELL16:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_7</td></tr>
<tr><td>TCELL16:OUT.21.TMIN</td><td>GTH_COMMON.DRPDO_SF7</td></tr>
<tr><td>TCELL16:OUT.22.TMIN</td><td>GTH_COMMON.QPLFBLOSS_SF_0</td></tr>
<tr><td>TCELL16:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_0_3</td></tr>
<tr><td>TCELL16:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_0_3</td></tr>
<tr><td>TCELL16:OUT.29.TMIN</td><td>GTH_COMMON.DRPDO_SF3</td></tr>
<tr><td>TCELL16:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS3</td></tr>
<tr><td>TCELL16:IMUX.CTRL.4</td><td>GTH_COMMON.QDCLKPINSPRDB0_FS_1</td></tr>
<tr><td>TCELL16:IMUX.CTRL.5</td><td>GTH_COMMON.QDCLKPINSPRDB0_FS_0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.0.DELAY</td><td>BUFG_GT11.RSTMASK</td></tr>
<tr><td>TCELL16:IMUX.IMUX.1.DELAY</td><td>BUFG_GT11.DIV2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.2.DELAY</td><td>GTH_COMMON.REFCLKPD_FS_0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.3.DELAY</td><td>BUFG_GT_SYNC4.CE_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.4.DELAY</td><td>BUFG_GT_SYNC3.CE_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.5.DELAY</td><td>BUFG_GT_SYNC2.CE_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.6.DELAY</td><td>BUFG_GT11.CEMASK</td></tr>
<tr><td>TCELL16:IMUX.IMUX.7.DELAY</td><td>BUFG_GT11.DIV1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.10.DELAY</td><td>BUFG_GT_SYNC4.RST_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.11.DELAY</td><td>BUFG_GT_SYNC3.RST_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.12.DELAY</td><td>BUFG_GT_SYNC2.RST_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.13.DELAY</td><td>BUFG_GT11.DIV0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.14.DELAY</td><td>BUFG_GT_SYNC1.RST_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.15.DELAY</td><td>BUFG_GT_SYNC0.RST_IN</td></tr>
<tr><td>TCELL16:IMUX.IMUX.18.DELAY</td><td>BUFG_GT10.RSTMASK</td></tr>
<tr><td>TCELL16:IMUX.IMUX.19.DELAY</td><td>BUFG_GT10.DIV2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.20.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS3</td></tr>
<tr><td>TCELL16:IMUX.IMUX.21.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_0_4</td></tr>
<tr><td>TCELL16:IMUX.IMUX.24.DELAY</td><td>BUFG_GT10.CEMASK</td></tr>
<tr><td>TCELL16:IMUX.IMUX.25.DELAY</td><td>BUFG_GT10.DIV1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.26.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.27.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_0_3</td></tr>
<tr><td>TCELL16:IMUX.IMUX.31.DELAY</td><td>BUFG_GT10.DIV0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.32.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_0_2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.36.DELAY</td><td>BUFG_GT9.RSTMASK</td></tr>
<tr><td>TCELL16:IMUX.IMUX.37.DELAY</td><td>BUFG_GT9.DIV2</td></tr>
<tr><td>TCELL16:IMUX.IMUX.38.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_0_1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.42.DELAY</td><td>BUFG_GT9.CEMASK</td></tr>
<tr><td>TCELL16:IMUX.IMUX.43.DELAY</td><td>BUFG_GT9.DIV1</td></tr>
<tr><td>TCELL16:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_0_0</td></tr>
<tr><td>TCELL16:IMUX.IMUX.47.DELAY</td><td>BUFG_GT9.DIV0</td></tr>
<tr><td>TCELL17:OUT.0.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF6</td></tr>
<tr><td>TCELL17:OUT.1.TMIN</td><td>GTH_CHANNEL1.BUFGTRESET_SF0</td></tr>
<tr><td>TCELL17:OUT.2.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF8</td></tr>
<tr><td>TCELL17:OUT.3.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF0</td></tr>
<tr><td>TCELL17:OUT.4.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF11</td></tr>
<tr><td>TCELL17:OUT.5.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF3</td></tr>
<tr><td>TCELL17:OUT.6.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF5</td></tr>
<tr><td>TCELL17:OUT.7.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF6</td></tr>
<tr><td>TCELL17:OUT.8.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF14</td></tr>
<tr><td>TCELL17:OUT.9.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF15</td></tr>
<tr><td>TCELL17:OUT.10.TMIN</td><td>GTH_CHANNEL1.BUFGTRESET_SF2</td></tr>
<tr><td>TCELL17:OUT.11.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF5</td></tr>
<tr><td>TCELL17:OUT.12.TMIN</td><td>GTH_CHANNEL1.BUFGTCEMASK_SF2</td></tr>
<tr><td>TCELL17:OUT.13.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF15</td></tr>
<tr><td>TCELL17:OUT.14.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF8</td></tr>
<tr><td>TCELL17:OUT.15.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF10</td></tr>
<tr><td>TCELL17:OUT.16.TMIN</td><td>GTH_CHANNEL1.BUFGTCE_SF0</td></tr>
<tr><td>TCELL17:OUT.17.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF5</td></tr>
<tr><td>TCELL17:OUT.18.TMIN</td><td>GTH_CHANNEL1.BUFGTCEMASK_SF0</td></tr>
<tr><td>TCELL17:OUT.19.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF10</td></tr>
<tr><td>TCELL17:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCIERATEQPLLRESET_SF0</td></tr>
<tr><td>TCELL17:OUT.21.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF5</td></tr>
<tr><td>TCELL17:OUT.23.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF0</td></tr>
<tr><td>TCELL17:OUT.24.TMIN</td><td>GTH_CHANNEL1.PCIERATEIDLE_SF</td></tr>
<tr><td>TCELL17:OUT.25.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF5</td></tr>
<tr><td>TCELL17:OUT.26.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF0</td></tr>
<tr><td>TCELL17:OUT.27.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF0</td></tr>
<tr><td>TCELL17:OUT.28.TMIN</td><td>GTH_CHANNEL1.MGTREFCLKFA_SF</td></tr>
<tr><td>TCELL17:OUT.29.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF0</td></tr>
<tr><td>TCELL17:OUT.31.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF0</td></tr>
<tr><td>TCELL17:IMUX.CTRL.4</td><td>GTH_CHANNEL1.DCLKB_FS</td></tr>
<tr><td>TCELL17:IMUX.CTRL.5</td><td>GTH_CHANNEL1.DMONCLKB_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.DEN_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.DADDR_FS0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.DWE_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.DI_FS0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.ISERRDETEN_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.DADDR_FS1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.ISCANRESET_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.DI_FS1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.EYESCANTRIGGER_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS8</td></tr>
<tr><td>TCELL17:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.DADDR_FS2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.LPBKTXRXSEREN_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS10</td></tr>
<tr><td>TCELL17:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.DI_FS2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS11</td></tr>
<tr><td>TCELL17:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS12</td></tr>
<tr><td>TCELL17:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.DADDR_FS3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS9</td></tr>
<tr><td>TCELL17:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS14</td></tr>
<tr><td>TCELL17:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.DI_FS3</td></tr>
<tr><td>TCELL17:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS16</td></tr>
<tr><td>TCELL17:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.DADDR_FS4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS18</td></tr>
<tr><td>TCELL17:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.DI_FS4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS2</td></tr>
<tr><td>TCELL17:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS12</td></tr>
<tr><td>TCELL17:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.DADDR_FS5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS4</td></tr>
<tr><td>TCELL17:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.DI_FS5</td></tr>
<tr><td>TCELL17:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS8</td></tr>
<tr><td>TCELL17:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PMASCANRSTEN_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.DADDR_FS6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS9</td></tr>
<tr><td>TCELL17:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PMASCANMODEB_FS</td></tr>
<tr><td>TCELL17:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.DI_FS6</td></tr>
<tr><td>TCELL17:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS10</td></tr>
<tr><td>TCELL17:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.RXTERMPROG_FS0</td></tr>
<tr><td>TCELL17:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.DADDR_FS7</td></tr>
<tr><td>TCELL17:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS11</td></tr>
<tr><td>TCELL17:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.RXTERMPROG_FS1</td></tr>
<tr><td>TCELL17:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.DI_FS7</td></tr>
<tr><td>TCELL18:OUT.0.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF7</td></tr>
<tr><td>TCELL18:OUT.1.TMIN</td><td>GTH_CHANNEL1.BUFGTRESET_SF1</td></tr>
<tr><td>TCELL18:OUT.2.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF9</td></tr>
<tr><td>TCELL18:OUT.3.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF1</td></tr>
<tr><td>TCELL18:OUT.4.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF12</td></tr>
<tr><td>TCELL18:OUT.5.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF4</td></tr>
<tr><td>TCELL18:OUT.6.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF6</td></tr>
<tr><td>TCELL18:OUT.7.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF7</td></tr>
<tr><td>TCELL18:OUT.8.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF15</td></tr>
<tr><td>TCELL18:OUT.9.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF0</td></tr>
<tr><td>TCELL18:OUT.10.TMIN</td><td>GTH_CHANNEL1.BUFGTRSTMASK_SF0</td></tr>
<tr><td>TCELL18:OUT.11.TMIN</td><td>GTH_CHANNEL1.DRDY_SF</td></tr>
<tr><td>TCELL18:OUT.12.TMIN</td><td>GTH_CHANNEL1.BUFGTCE_SF2</td></tr>
<tr><td>TCELL18:OUT.13.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF16</td></tr>
<tr><td>TCELL18:OUT.14.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF9</td></tr>
<tr><td>TCELL18:OUT.15.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF11</td></tr>
<tr><td>TCELL18:OUT.16.TMIN</td><td>GTH_CHANNEL1.BUFGTCE_SF1</td></tr>
<tr><td>TCELL18:OUT.17.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF6</td></tr>
<tr><td>TCELL18:OUT.18.TMIN</td><td>GTH_CHANNEL1.BUFGTCEMASK_SF1</td></tr>
<tr><td>TCELL18:OUT.19.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF11</td></tr>
<tr><td>TCELL18:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCIERATEQPLLRESET_SF1</td></tr>
<tr><td>TCELL18:OUT.21.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF6</td></tr>
<tr><td>TCELL18:OUT.23.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF1</td></tr>
<tr><td>TCELL18:OUT.24.TMIN</td><td>GTH_CHANNEL1.PCIERATEGEN3_SF</td></tr>
<tr><td>TCELL18:OUT.25.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF6</td></tr>
<tr><td>TCELL18:OUT.26.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF1</td></tr>
<tr><td>TCELL18:OUT.27.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF1</td></tr>
<tr><td>TCELL18:OUT.28.TMIN</td><td>GTH_CHANNEL1.EYESCANDATAERROR_SF</td></tr>
<tr><td>TCELL18:OUT.29.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF1</td></tr>
<tr><td>TCELL18:OUT.30.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF4</td></tr>
<tr><td>TCELL18:OUT.31.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF1</td></tr>
<tr><td>TCELL18:IMUX.CTRL.5</td><td>GTH_COMMON.COREREFCLKB_FS_1, GTH_CHANNEL1.COREREFCLKB_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.DMONFIFORESET_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.DADDR_FS8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.TSTPWRDN_FS0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.DI_FS8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.TSTPWRDN_FS1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.TSTPWRDN_FS2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS7</td></tr>
<tr><td>TCELL18:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.DI_FS9</td></tr>
<tr><td>TCELL18:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.TSTPWRDN_FS3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS9</td></tr>
<tr><td>TCELL18:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TSTPWRDN_FS4</td></tr>
<tr><td>TCELL18:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS11</td></tr>
<tr><td>TCELL18:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.DI_FS10</td></tr>
<tr><td>TCELL18:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS10</td></tr>
<tr><td>TCELL18:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS13</td></tr>
<tr><td>TCELL18:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.GTRSTSEL_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS8</td></tr>
<tr><td>TCELL18:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS15</td></tr>
<tr><td>TCELL18:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.DI_FS11</td></tr>
<tr><td>TCELL18:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS6</td></tr>
<tr><td>TCELL18:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS17</td></tr>
<tr><td>TCELL18:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.LPBKRXTXSEREN_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS1</td></tr>
<tr><td>TCELL18:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TSTIN_FS19</td></tr>
<tr><td>TCELL18:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.DI_FS12</td></tr>
<tr><td>TCELL18:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.EVODDPHIXWREN_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.SCANMODEB_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS5</td></tr>
<tr><td>TCELL18:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.EVODDPHIXRDEN_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.DI_FS13</td></tr>
<tr><td>TCELL18:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.EVODDPHIDWREN_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PMASCANENB_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.SCANENB_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.EVODDPHIDRDEN_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS0</td></tr>
<tr><td>TCELL18:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.DI_FS14</td></tr>
<tr><td>TCELL18:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.EVODDPHICALDONE_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.RXTERMPROG_FS2</td></tr>
<tr><td>TCELL18:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TSTPWRDNOVRDB_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.EVODDPHICALSTART_FS</td></tr>
<tr><td>TCELL18:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.RXTERMPROG_FS3</td></tr>
<tr><td>TCELL18:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.DI_FS15</td></tr>
<tr><td>TCELL19:OUT.0.TMIN</td><td>GTH_CHANNEL1.TXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL19:OUT.1.TMIN</td><td>GTH_CHANNEL1.CPLFREQLOCK_SF</td></tr>
<tr><td>TCELL19:OUT.2.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF10</td></tr>
<tr><td>TCELL19:OUT.3.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF2</td></tr>
<tr><td>TCELL19:OUT.4.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF13</td></tr>
<tr><td>TCELL19:OUT.5.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF5</td></tr>
<tr><td>TCELL19:OUT.6.TMIN</td><td>GTH_CHANNEL1.TXOUTCLK_SF</td></tr>
<tr><td>TCELL19:OUT.7.TMIN</td><td>GTH_CHANNEL1.BUFGTDIV_SF8</td></tr>
<tr><td>TCELL19:OUT.8.TMIN</td><td>GTH_CHANNEL1.CPLREFLOSS_SF</td></tr>
<tr><td>TCELL19:OUT.9.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF1</td></tr>
<tr><td>TCELL19:OUT.10.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF16</td></tr>
<tr><td>TCELL19:OUT.11.TMIN</td><td>GTH_CHANNEL1.TXOUTCLKPCS_SF</td></tr>
<tr><td>TCELL19:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXPHALIGNERR_SF</td></tr>
<tr><td>TCELL19:OUT.13.TMIN</td><td>GTH_CHANNEL1.TXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL19:OUT.14.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF10</td></tr>
<tr><td>TCELL19:OUT.15.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF12</td></tr>
<tr><td>TCELL19:OUT.16.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF7</td></tr>
<tr><td>TCELL19:OUT.17.TMIN</td><td>GTH_CHANNEL1.PCIESYNCTXSYNCDONE_SF</td></tr>
<tr><td>TCELL19:OUT.18.TMIN</td><td>GTH_CHANNEL1.CPLFBLOSS_SF</td></tr>
<tr><td>TCELL19:OUT.19.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF12</td></tr>
<tr><td>TCELL19:OUT.20.TMIN</td><td>GTH_CHANNEL1.TCOINITDONE_SF</td></tr>
<tr><td>TCELL19:OUT.21.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF7</td></tr>
<tr><td>TCELL19:OUT.23.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF2</td></tr>
<tr><td>TCELL19:OUT.24.TMIN</td><td>GTH_CHANNEL1.TXPMARESETDONE_SF</td></tr>
<tr><td>TCELL19:OUT.25.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF7</td></tr>
<tr><td>TCELL19:OUT.26.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF2</td></tr>
<tr><td>TCELL19:OUT.27.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF2</td></tr>
<tr><td>TCELL19:OUT.28.TMIN</td><td>GTH_CHANNEL1.TXCOPIPHDONE_SF</td></tr>
<tr><td>TCELL19:OUT.29.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF2</td></tr>
<tr><td>TCELL19:OUT.30.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF5</td></tr>
<tr><td>TCELL19:OUT.31.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF2</td></tr>
<tr><td>TCELL19:IMUX.CTRL.0</td><td>GTH_CHANNEL1.CFGRESETB_FS</td></tr>
<tr><td>TCELL19:IMUX.CTRL.5</td><td>GTH_CHANNEL1.PMASCANCLK4B_FS</td></tr>
<tr><td>TCELL19:IMUX.CTRL.6</td><td>GTH_CHANNEL1.PMASCANCLK5B_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS13</td></tr>
<tr><td>TCELL19:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS64</td></tr>
<tr><td>TCELL19:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.LOOPBACK_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TXUSRRDY_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.LOOPBACK_FS1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.TXRATEASYNCH_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS65</td></tr>
<tr><td>TCELL19:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.LOOPBACK_FS2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.TXQPIBIASEN_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.CPLPWRDN_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TXEMPPRE_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS66</td></tr>
<tr><td>TCELL19:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TXEMPINVPR_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TXPRBSINERR_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS67</td></tr>
<tr><td>TCELL19:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TXEMPINVPO_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS3</td></tr>
<tr><td>TCELL19:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.TXEMPPOS_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TXPOLARITY_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS68</td></tr>
<tr><td>TCELL19:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.TXSERPWRDN_FS</td></tr>
<tr><td>TCELL19:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TXPWRDN_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS4</td></tr>
<tr><td>TCELL19:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.TXHEADER_FS1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS69</td></tr>
<tr><td>TCELL19:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.STEPSIZEPPM_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.TXHEADER_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS5</td></tr>
<tr><td>TCELL19:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS8</td></tr>
<tr><td>TCELL19:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS1</td></tr>
<tr><td>TCELL19:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS70</td></tr>
<tr><td>TCELL19:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS8</td></tr>
<tr><td>TCELL19:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS2</td></tr>
<tr><td>TCELL19:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS6</td></tr>
<tr><td>TCELL19:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.RXTERMPROG_FS4</td></tr>
<tr><td>TCELL19:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS71</td></tr>
<tr><td>TCELL19:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.RXSIGVALDLY_FS0</td></tr>
<tr><td>TCELL19:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS7</td></tr>
<tr><td>TCELL20:OUT.0.TMIN</td><td>GTH_CHANNEL1.CFOKFORCEDONE_SF</td></tr>
<tr><td>TCELL20:OUT.2.TMIN</td><td>GTH_CHANNEL1.TXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL20:OUT.3.TMIN</td><td>GTH_CHANNEL1.PCIEUSERPHYSTATUSRST_SF</td></tr>
<tr><td>TCELL20:OUT.4.TMIN</td><td>GTH_CHANNEL1.TXRATEDONE_SF</td></tr>
<tr><td>TCELL20:OUT.5.TMIN</td><td>GTH_CHANNEL1.PCIEUSERGEN3RDY_SF</td></tr>
<tr><td>TCELL20:OUT.6.TMIN</td><td>GTH_CHANNEL1.CFOKDONE_SF</td></tr>
<tr><td>TCELL20:OUT.8.TMIN</td><td>GTH_CHANNEL1.TDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL20:OUT.9.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF2</td></tr>
<tr><td>TCELL20:OUT.10.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF17</td></tr>
<tr><td>TCELL20:OUT.11.TMIN</td><td>GTH_CHANNEL1.TXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL20:OUT.12.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF18</td></tr>
<tr><td>TCELL20:OUT.13.TMIN</td><td>GTH_CHANNEL1.TXRESETDONE_SF</td></tr>
<tr><td>TCELL20:OUT.14.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF11</td></tr>
<tr><td>TCELL20:OUT.15.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF13</td></tr>
<tr><td>TCELL20:OUT.17.TMIN</td><td>GTH_CHANNEL1.TXQPISENP_SF</td></tr>
<tr><td>TCELL20:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXQPISENP_SF</td></tr>
<tr><td>TCELL20:OUT.19.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF13</td></tr>
<tr><td>TCELL20:OUT.21.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF8</td></tr>
<tr><td>TCELL20:OUT.23.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF3</td></tr>
<tr><td>TCELL20:OUT.24.TMIN</td><td>GTH_CHANNEL1.RATE_DRP_START_SF</td></tr>
<tr><td>TCELL20:OUT.25.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF8</td></tr>
<tr><td>TCELL20:OUT.26.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF3</td></tr>
<tr><td>TCELL20:OUT.27.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF3</td></tr>
<tr><td>TCELL20:OUT.29.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF3</td></tr>
<tr><td>TCELL20:OUT.30.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF6</td></tr>
<tr><td>TCELL20:OUT.31.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF3</td></tr>
<tr><td>TCELL20:IMUX.CTRL.0</td><td>GTH_CHANNEL1.CPLRESETB_FS</td></tr>
<tr><td>TCELL20:IMUX.CTRL.5</td><td>GTH_CHANNEL1.CPLLDMONCLKB_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS72</td></tr>
<tr><td>TCELL20:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.CPLREFSELDYN_FS2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS8</td></tr>
<tr><td>TCELL20:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.CPLREFSELDYN_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.RSTCLKENTX_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS73</td></tr>
<tr><td>TCELL20:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.CPLREFSELDYN_FS0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.TXPPMSEL_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS9</td></tr>
<tr><td>TCELL20:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.CPLLKDETEN_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TXEMPPRE_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS74</td></tr>
<tr><td>TCELL20:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TXPIPPMPWDN_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS10</td></tr>
<tr><td>TCELL20:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TXPPMOVRDEN_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS75</td></tr>
<tr><td>TCELL20:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.ENPPM_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS11</td></tr>
<tr><td>TCELL20:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.TXEMPPOS_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TCOPIOVREN_FS</td></tr>
<tr><td>TCELL20:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS76</td></tr>
<tr><td>TCELL20:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.TXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL20:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TXPWRDN_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS12</td></tr>
<tr><td>TCELL20:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.TXHEADER_FS3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS77</td></tr>
<tr><td>TCELL20:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.STEPSIZEPPM_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.TXHEADER_FS2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS13</td></tr>
<tr><td>TCELL20:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS9</td></tr>
<tr><td>TCELL20:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS3</td></tr>
<tr><td>TCELL20:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS78</td></tr>
<tr><td>TCELL20:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS9</td></tr>
<tr><td>TCELL20:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS4</td></tr>
<tr><td>TCELL20:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS14</td></tr>
<tr><td>TCELL20:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.RXSIGVALDLY_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS79</td></tr>
<tr><td>TCELL20:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS1</td></tr>
<tr><td>TCELL20:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.RXSIGVALDLY_FS2</td></tr>
<tr><td>TCELL20:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS15</td></tr>
<tr><td>TCELL21:OUT.0.TMIN</td><td>GTH_CHANNEL1.CFOKFSTARTED_SF</td></tr>
<tr><td>TCELL21:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXPMARESETDONE_SF</td></tr>
<tr><td>TCELL21:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXSLIPPMARDY_SF</td></tr>
<tr><td>TCELL21:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL21:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXSLIPOUTCLKRDY_SF</td></tr>
<tr><td>TCELL21:OUT.6.TMIN</td><td>GTH_CHANNEL1.CFOKSTART_SF</td></tr>
<tr><td>TCELL21:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXCOPHDONE_SF</td></tr>
<tr><td>TCELL21:OUT.9.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF3</td></tr>
<tr><td>TCELL21:OUT.10.TMIN</td><td>GTH_CHANNEL1.RXSLIPDONE_SF</td></tr>
<tr><td>TCELL21:OUT.11.TMIN</td><td>GTH_CHANNEL1.BUFGTRSTMASK_SF1</td></tr>
<tr><td>TCELL21:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXSLIDERDY_SF</td></tr>
<tr><td>TCELL21:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL21:OUT.14.TMIN</td><td>GTH_CHANNEL1.BUFGTRSTMASK_SF2</td></tr>
<tr><td>TCELL21:OUT.15.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF14</td></tr>
<tr><td>TCELL21:OUT.17.TMIN</td><td>GTH_CHANNEL1.TXQPISENN_SF</td></tr>
<tr><td>TCELL21:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXQPISENN_SF</td></tr>
<tr><td>TCELL21:OUT.19.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF14</td></tr>
<tr><td>TCELL21:OUT.21.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF9</td></tr>
<tr><td>TCELL21:OUT.22.TMIN</td><td>GTH_CHANNEL1.GTPOWERGOOD_SF</td></tr>
<tr><td>TCELL21:OUT.23.TMIN</td><td>GTH_CHANNEL1.SCANOUT_SF4</td></tr>
<tr><td>TCELL21:OUT.25.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF9</td></tr>
<tr><td>TCELL21:OUT.26.TMIN</td><td>GTH_CHANNEL1.DFEDOUT_SF4</td></tr>
<tr><td>TCELL21:OUT.27.TMIN</td><td>GTH_CHANNEL1.DMONOUT_SF4</td></tr>
<tr><td>TCELL21:OUT.29.TMIN</td><td>GTH_CHANNEL1.PMASCANOUT_SF4</td></tr>
<tr><td>TCELL21:OUT.30.TMIN</td><td>GTH_CHANNEL1.PINRSRVDAS_SF7</td></tr>
<tr><td>TCELL21:OUT.31.TMIN</td><td>GTH_CHANNEL1.DRPDO_SF4</td></tr>
<tr><td>TCELL21:IMUX.CTRL.0</td><td>GTH_CHANNEL1.GTTXRSTB_FS</td></tr>
<tr><td>TCELL21:IMUX.CTRL.4</td><td>GTH_CHANNEL1.PMASCANCLK3B_FS</td></tr>
<tr><td>TCELL21:IMUX.CTRL.5</td><td>GTH_CHANNEL1.PMASCANCLK2B_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS80</td></tr>
<tr><td>TCELL21:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.TXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS16</td></tr>
<tr><td>TCELL21:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.TXPREAMP_FS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.TXDEEMPH_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS81</td></tr>
<tr><td>TCELL21:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.TXCOMWAKE_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.TXCOMSAS_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS17</td></tr>
<tr><td>TCELL21:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.TXDRVAMP_FS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TXEMPPRE_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS82</td></tr>
<tr><td>TCELL21:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TXCOMINIT_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS18</td></tr>
<tr><td>TCELL21:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TXENC8B10BUSE_FS</td></tr>
<tr><td>TCELL21:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS83</td></tr>
<tr><td>TCELL21:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TXRATE_FS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS19</td></tr>
<tr><td>TCELL21:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.TXEMPPOS_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TXPRBSPTN_FS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS84</td></tr>
<tr><td>TCELL21:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.TXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL21:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TXMARGIN_FS0</td></tr>
<tr><td>TCELL21:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS20</td></tr>
<tr><td>TCELL21:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.TXHEADER_FS5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS85</td></tr>
<tr><td>TCELL21:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.STEPSIZEPPM_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.TXHEADER_FS4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS21</td></tr>
<tr><td>TCELL21:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS10</td></tr>
<tr><td>TCELL21:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS5</td></tr>
<tr><td>TCELL21:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS86</td></tr>
<tr><td>TCELL21:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS10</td></tr>
<tr><td>TCELL21:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PMASCANIN_FS6</td></tr>
<tr><td>TCELL21:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS22</td></tr>
<tr><td>TCELL21:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.RXSIGVALDLY_FS3</td></tr>
<tr><td>TCELL21:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS87</td></tr>
<tr><td>TCELL21:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS2</td></tr>
<tr><td>TCELL21:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.RXSIGVALDLY_FS4</td></tr>
<tr><td>TCELL21:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS23</td></tr>
<tr><td>TCELL22:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF64</td></tr>
<tr><td>TCELL22:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXELECIDLE_SF</td></tr>
<tr><td>TCELL22:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF0</td></tr>
<tr><td>TCELL22:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF0</td></tr>
<tr><td>TCELL22:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF65</td></tr>
<tr><td>TCELL22:OUT.6.TMIN</td><td>GTH_CHANNEL1.RDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL22:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF1</td></tr>
<tr><td>TCELL22:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXPRBSLOCKED_SF</td></tr>
<tr><td>TCELL22:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF66</td></tr>
<tr><td>TCELL22:OUT.10.TMIN</td><td>GTH_CHANNEL1.PCIERATEQPLLPD_SF0</td></tr>
<tr><td>TCELL22:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF2</td></tr>
<tr><td>TCELL22:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXHEADER_SF0</td></tr>
<tr><td>TCELL22:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF67</td></tr>
<tr><td>TCELL22:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXCHBONDO_SF0</td></tr>
<tr><td>TCELL22:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF3</td></tr>
<tr><td>TCELL22:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF0</td></tr>
<tr><td>TCELL22:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF68</td></tr>
<tr><td>TCELL22:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF0</td></tr>
<tr><td>TCELL22:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF4</td></tr>
<tr><td>TCELL22:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF8</td></tr>
<tr><td>TCELL22:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF69</td></tr>
<tr><td>TCELL22:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF0</td></tr>
<tr><td>TCELL22:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF5</td></tr>
<tr><td>TCELL22:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF8</td></tr>
<tr><td>TCELL22:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF70</td></tr>
<tr><td>TCELL22:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF0</td></tr>
<tr><td>TCELL22:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF6</td></tr>
<tr><td>TCELL22:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF8</td></tr>
<tr><td>TCELL22:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF71</td></tr>
<tr><td>TCELL22:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF0</td></tr>
<tr><td>TCELL22:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF7</td></tr>
<tr><td>TCELL22:IMUX.CTRL.0</td><td>GTH_CHANNEL1.TXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL22:IMUX.CTRL.4</td><td>GTH_CHANNEL1.TXUSRCLK2B_FS</td></tr>
<tr><td>TCELL22:IMUX.CTRL.5</td><td>GTH_CHANNEL1.TXUSRCLKB_FS</td></tr>
<tr><td>TCELL22:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS88</td></tr>
<tr><td>TCELL22:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.TXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.PCIERSTTXSYNCSTART_FS</td></tr>
<tr><td>TCELL22:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS24</td></tr>
<tr><td>TCELL22:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.TXPREAMP_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.TXCODAALGNEN_FS</td></tr>
<tr><td>TCELL22:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS89</td></tr>
<tr><td>TCELL22:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.TCODABYPASS_FS</td></tr>
<tr><td>TCELL22:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS25</td></tr>
<tr><td>TCELL22:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.TXDRVAMP_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TXEMPPRE_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS90</td></tr>
<tr><td>TCELL22:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TXDRVPWRDN_FS</td></tr>
<tr><td>TCELL22:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS26</td></tr>
<tr><td>TCELL22:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TXDETECTRX_FS</td></tr>
<tr><td>TCELL22:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS91</td></tr>
<tr><td>TCELL22:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TXRATE_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS27</td></tr>
<tr><td>TCELL22:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.TXEMPPOS_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TXPRBSPTN_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS92</td></tr>
<tr><td>TCELL22:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.TXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TXMARGIN_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS28</td></tr>
<tr><td>TCELL22:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS93</td></tr>
<tr><td>TCELL22:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.STEPSIZEPPM_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS29</td></tr>
<tr><td>TCELL22:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS11</td></tr>
<tr><td>TCELL22:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS94</td></tr>
<tr><td>TCELL22:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS11</td></tr>
<tr><td>TCELL22:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS30</td></tr>
<tr><td>TCELL22:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS0</td></tr>
<tr><td>TCELL22:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS95</td></tr>
<tr><td>TCELL22:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS3</td></tr>
<tr><td>TCELL22:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS1</td></tr>
<tr><td>TCELL22:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS31</td></tr>
<tr><td>TCELL23:OUT.0.TMIN</td><td>GTH_CHANNEL1.COMFINISH_SF</td></tr>
<tr><td>TCELL23:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF72</td></tr>
<tr><td>TCELL23:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXBYTEREALIGN_SF</td></tr>
<tr><td>TCELL23:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF8</td></tr>
<tr><td>TCELL23:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF1</td></tr>
<tr><td>TCELL23:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF73</td></tr>
<tr><td>TCELL23:OUT.6.TMIN</td><td>GTH_CHANNEL1.CDRLOCK_SF</td></tr>
<tr><td>TCELL23:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF9</td></tr>
<tr><td>TCELL23:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXRECCLK_SF</td></tr>
<tr><td>TCELL23:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF74</td></tr>
<tr><td>TCELL23:OUT.10.TMIN</td><td>GTH_CHANNEL1.PCIERATEQPLLPD_SF1</td></tr>
<tr><td>TCELL23:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF10</td></tr>
<tr><td>TCELL23:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXHEADER_SF1</td></tr>
<tr><td>TCELL23:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF75</td></tr>
<tr><td>TCELL23:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXCHBONDO_SF1</td></tr>
<tr><td>TCELL23:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF11</td></tr>
<tr><td>TCELL23:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF1</td></tr>
<tr><td>TCELL23:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF76</td></tr>
<tr><td>TCELL23:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF1</td></tr>
<tr><td>TCELL23:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF12</td></tr>
<tr><td>TCELL23:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF9</td></tr>
<tr><td>TCELL23:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF77</td></tr>
<tr><td>TCELL23:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF1</td></tr>
<tr><td>TCELL23:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF13</td></tr>
<tr><td>TCELL23:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF9</td></tr>
<tr><td>TCELL23:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF78</td></tr>
<tr><td>TCELL23:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF1</td></tr>
<tr><td>TCELL23:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF14</td></tr>
<tr><td>TCELL23:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF9</td></tr>
<tr><td>TCELL23:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF79</td></tr>
<tr><td>TCELL23:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF1</td></tr>
<tr><td>TCELL23:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF15</td></tr>
<tr><td>TCELL23:IMUX.CTRL.0</td><td>GTH_CHANNEL1.TXPMARESETB_FS</td></tr>
<tr><td>TCELL23:IMUX.CTRL.4</td><td>GTH_CHANNEL1.TXLATCLKB_FS</td></tr>
<tr><td>TCELL23:IMUX.CTRL.5</td><td>GTH_CHANNEL1.TCOCLKFSMFROUTB_FS</td></tr>
<tr><td>TCELL23:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.TXPRBSPTN_FS3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS96</td></tr>
<tr><td>TCELL23:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.TXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TXQPIWEAKPU_FS</td></tr>
<tr><td>TCELL23:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS32</td></tr>
<tr><td>TCELL23:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.TXPREAMP_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS97</td></tr>
<tr><td>TCELL23:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.TDASOFTRESET_FS</td></tr>
<tr><td>TCELL23:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS33</td></tr>
<tr><td>TCELL23:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.TXDRVAMP_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.TXEMPPRE_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS98</td></tr>
<tr><td>TCELL23:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TCODAOVREN_FS</td></tr>
<tr><td>TCELL23:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS34</td></tr>
<tr><td>TCELL23:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TCOHOLDFROUT_FS</td></tr>
<tr><td>TCELL23:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS99</td></tr>
<tr><td>TCELL23:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TXRATE_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS35</td></tr>
<tr><td>TCELL23:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.TXEMPPOS_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TXPRBSPTN_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS100</td></tr>
<tr><td>TCELL23:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.TXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL23:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TXMARGIN_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS36</td></tr>
<tr><td>TCELL23:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS101</td></tr>
<tr><td>TCELL23:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.STEPSIZEPPM_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS37</td></tr>
<tr><td>TCELL23:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS12</td></tr>
<tr><td>TCELL23:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS102</td></tr>
<tr><td>TCELL23:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS12</td></tr>
<tr><td>TCELL23:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS38</td></tr>
<tr><td>TCELL23:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS2</td></tr>
<tr><td>TCELL23:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS103</td></tr>
<tr><td>TCELL23:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS4</td></tr>
<tr><td>TCELL23:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS3</td></tr>
<tr><td>TCELL23:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS39</td></tr>
<tr><td>TCELL24:OUT.0.TMIN</td><td>GTH_CHANNEL1.PHYSTATUS_SF</td></tr>
<tr><td>TCELL24:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF80</td></tr>
<tr><td>TCELL24:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXBYTEISALIGNED_SF</td></tr>
<tr><td>TCELL24:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF16</td></tr>
<tr><td>TCELL24:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF2</td></tr>
<tr><td>TCELL24:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF81</td></tr>
<tr><td>TCELL24:OUT.6.TMIN</td><td>GTH_CHANNEL1.RXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL24:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF17</td></tr>
<tr><td>TCELL24:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXRECCLKPCS_SF</td></tr>
<tr><td>TCELL24:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF82</td></tr>
<tr><td>TCELL24:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF18</td></tr>
<tr><td>TCELL24:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXHEADER_SF2</td></tr>
<tr><td>TCELL24:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF83</td></tr>
<tr><td>TCELL24:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXCHBONDO_SF2</td></tr>
<tr><td>TCELL24:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF19</td></tr>
<tr><td>TCELL24:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF2</td></tr>
<tr><td>TCELL24:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF84</td></tr>
<tr><td>TCELL24:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF2</td></tr>
<tr><td>TCELL24:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF20</td></tr>
<tr><td>TCELL24:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF10</td></tr>
<tr><td>TCELL24:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF85</td></tr>
<tr><td>TCELL24:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF2</td></tr>
<tr><td>TCELL24:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF21</td></tr>
<tr><td>TCELL24:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF10</td></tr>
<tr><td>TCELL24:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF86</td></tr>
<tr><td>TCELL24:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF2</td></tr>
<tr><td>TCELL24:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF22</td></tr>
<tr><td>TCELL24:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF10</td></tr>
<tr><td>TCELL24:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF87</td></tr>
<tr><td>TCELL24:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF2</td></tr>
<tr><td>TCELL24:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF23</td></tr>
<tr><td>TCELL24:IMUX.CTRL.0</td><td>GTH_CHANNEL1.DFERESETB_FS</td></tr>
<tr><td>TCELL24:IMUX.CTRL.5</td><td>GTH_CHANNEL1.SCANCLKB_FS</td></tr>
<tr><td>TCELL24:IMUX.CTRL.7</td><td>GTH_CHANNEL1.RXOOBRESETB_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.RESETOVRD_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS104</td></tr>
<tr><td>TCELL24:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.TXQPISTRGPD_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS40</td></tr>
<tr><td>TCELL24:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.TCODARESET_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS105</td></tr>
<tr><td>TCELL24:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.TCODAPWDN_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS41</td></tr>
<tr><td>TCELL24:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.TXDRVAMP_FS3</td></tr>
<tr><td>TCELL24:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.RATE_DRP_DONE_EXT_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS106</td></tr>
<tr><td>TCELL24:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.TXCOPIALGNEN_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS42</td></tr>
<tr><td>TCELL24:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.TXCOPISETPHS_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS107</td></tr>
<tr><td>TCELL24:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.TXPDOWNASYNCH_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS43</td></tr>
<tr><td>TCELL24:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.TXINHIBIT_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS108</td></tr>
<tr><td>TCELL24:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.TXELECIDLE_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.TCOUPDNFROUT_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS44</td></tr>
<tr><td>TCELL24:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS109</td></tr>
<tr><td>TCELL24:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.RXENCHANSYNC_FS</td></tr>
<tr><td>TCELL24:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS45</td></tr>
<tr><td>TCELL24:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS13</td></tr>
<tr><td>TCELL24:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS4</td></tr>
<tr><td>TCELL24:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS110</td></tr>
<tr><td>TCELL24:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS13</td></tr>
<tr><td>TCELL24:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS46</td></tr>
<tr><td>TCELL24:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS4</td></tr>
<tr><td>TCELL24:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS111</td></tr>
<tr><td>TCELL24:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS5</td></tr>
<tr><td>TCELL24:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS47</td></tr>
<tr><td>TCELL25:OUT.0.TMIN</td><td>GTH_CHANNEL1.COMINITDET_SF</td></tr>
<tr><td>TCELL25:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF88</td></tr>
<tr><td>TCELL25:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXCKCORCNT_SF0</td></tr>
<tr><td>TCELL25:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF24</td></tr>
<tr><td>TCELL25:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF3</td></tr>
<tr><td>TCELL25:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF89</td></tr>
<tr><td>TCELL25:OUT.6.TMIN</td><td>GTH_CHANNEL1.RXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL25:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF25</td></tr>
<tr><td>TCELL25:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXDATAVALID_SF0</td></tr>
<tr><td>TCELL25:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF90</td></tr>
<tr><td>TCELL25:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF26</td></tr>
<tr><td>TCELL25:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXHEADER_SF3</td></tr>
<tr><td>TCELL25:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF91</td></tr>
<tr><td>TCELL25:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXCHBONDO_SF3</td></tr>
<tr><td>TCELL25:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF27</td></tr>
<tr><td>TCELL25:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF3</td></tr>
<tr><td>TCELL25:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF92</td></tr>
<tr><td>TCELL25:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF3</td></tr>
<tr><td>TCELL25:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF28</td></tr>
<tr><td>TCELL25:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF11</td></tr>
<tr><td>TCELL25:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF93</td></tr>
<tr><td>TCELL25:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF3</td></tr>
<tr><td>TCELL25:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF29</td></tr>
<tr><td>TCELL25:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF11</td></tr>
<tr><td>TCELL25:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF94</td></tr>
<tr><td>TCELL25:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF3</td></tr>
<tr><td>TCELL25:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF30</td></tr>
<tr><td>TCELL25:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF11</td></tr>
<tr><td>TCELL25:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF95</td></tr>
<tr><td>TCELL25:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF3</td></tr>
<tr><td>TCELL25:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF31</td></tr>
<tr><td>TCELL25:IMUX.CTRL.0</td><td>GTH_CHANNEL1.CDRFRRESETB_FS</td></tr>
<tr><td>TCELL25:IMUX.CTRL.4</td><td>GTH_CHANNEL1.TSTCLK1B_FS</td></tr>
<tr><td>TCELL25:IMUX.CTRL.5</td><td>GTH_CHANNEL1.TSTCLK0B_FS</td></tr>
<tr><td>TCELL25:IMUX.CTRL.7</td><td>GTH_CHANNEL1.RXPMARESETB_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS112</td></tr>
<tr><td>TCELL25:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL1.GATERXELECIDLE_FS0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.RXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS48</td></tr>
<tr><td>TCELL25:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL1.TXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.GATERXELECIDLE_FS1</td></tr>
<tr><td>TCELL25:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS113</td></tr>
<tr><td>TCELL25:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL1.TXRESET_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS49</td></tr>
<tr><td>TCELL25:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.PRBSCNTRST_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.RXPOLARITY_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS114</td></tr>
<tr><td>TCELL25:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.RCOOVREN_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS50</td></tr>
<tr><td>TCELL25:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.TXEMPMAIN_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.RCODAPWDN_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS115</td></tr>
<tr><td>TCELL25:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.TXSEQUENCE_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.RXCOALGNEN_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS51</td></tr>
<tr><td>TCELL25:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.RXCOSETPHS_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.RXENPCOMMAALIGN_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS116</td></tr>
<tr><td>TCELL25:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.RXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL25:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS52</td></tr>
<tr><td>TCELL25:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.CDRHOLD_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS117</td></tr>
<tr><td>TCELL25:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.RXCHBONDMASTER_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.TCOINITSET_FS</td></tr>
<tr><td>TCELL25:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS53</td></tr>
<tr><td>TCELL25:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS14</td></tr>
<tr><td>TCELL25:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS118</td></tr>
<tr><td>TCELL25:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS14</td></tr>
<tr><td>TCELL25:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS54</td></tr>
<tr><td>TCELL25:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS119</td></tr>
<tr><td>TCELL25:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS6</td></tr>
<tr><td>TCELL25:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS7</td></tr>
<tr><td>TCELL25:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS55</td></tr>
<tr><td>TCELL26:OUT.0.TMIN</td><td>GTH_CHANNEL1.RXCOMMADET_SF</td></tr>
<tr><td>TCELL26:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF96</td></tr>
<tr><td>TCELL26:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXCKCORCNT_SF1</td></tr>
<tr><td>TCELL26:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF32</td></tr>
<tr><td>TCELL26:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF4</td></tr>
<tr><td>TCELL26:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF97</td></tr>
<tr><td>TCELL26:OUT.6.TMIN</td><td>GTH_CHANNEL1.RXBUFSTATUS_SF2</td></tr>
<tr><td>TCELL26:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF33</td></tr>
<tr><td>TCELL26:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXDATAVALID_SF1</td></tr>
<tr><td>TCELL26:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF98</td></tr>
<tr><td>TCELL26:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF34</td></tr>
<tr><td>TCELL26:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXHEADER_SF4</td></tr>
<tr><td>TCELL26:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF99</td></tr>
<tr><td>TCELL26:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXCHBONDO_SF4</td></tr>
<tr><td>TCELL26:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF35</td></tr>
<tr><td>TCELL26:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF4</td></tr>
<tr><td>TCELL26:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF100</td></tr>
<tr><td>TCELL26:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF4</td></tr>
<tr><td>TCELL26:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF36</td></tr>
<tr><td>TCELL26:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF12</td></tr>
<tr><td>TCELL26:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF101</td></tr>
<tr><td>TCELL26:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF4</td></tr>
<tr><td>TCELL26:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF37</td></tr>
<tr><td>TCELL26:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF12</td></tr>
<tr><td>TCELL26:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF102</td></tr>
<tr><td>TCELL26:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF4</td></tr>
<tr><td>TCELL26:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF38</td></tr>
<tr><td>TCELL26:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF12</td></tr>
<tr><td>TCELL26:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF103</td></tr>
<tr><td>TCELL26:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF4</td></tr>
<tr><td>TCELL26:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF39</td></tr>
<tr><td>TCELL26:IMUX.CTRL.0</td><td>GTH_CHANNEL1.GTRXRSTB_FS</td></tr>
<tr><td>TCELL26:IMUX.CTRL.4</td><td>GTH_CHANNEL1.RXUSRCLK2B_FS</td></tr>
<tr><td>TCELL26:IMUX.CTRL.5</td><td>GTH_CHANNEL1.RXUSRCLKB_FS</td></tr>
<tr><td>TCELL26:IMUX.CTRL.7</td><td>GTH_CHANNEL1.RCODARESETB_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.TXCHARISK_FS7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.TXSWING_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS120</td></tr>
<tr><td>TCELL26:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.RXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS56</td></tr>
<tr><td>TCELL26:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS14</td></tr>
<tr><td>TCELL26:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS121</td></tr>
<tr><td>TCELL26:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS15</td></tr>
<tr><td>TCELL26:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS57</td></tr>
<tr><td>TCELL26:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.RXRESET_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS122</td></tr>
<tr><td>TCELL26:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.TXBYPASS8B10B_FS7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.OSOVREN_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS58</td></tr>
<tr><td>TCELL26:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.RXRATE_FS0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.DFECFOKOVREN_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS123</td></tr>
<tr><td>TCELL26:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.RXRATE_FS1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.DFECFOKFPULSE_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS59</td></tr>
<tr><td>TCELL26:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.RXRATE_FS2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.DFECFOKFEN_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS124</td></tr>
<tr><td>TCELL26:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.RXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL26:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.RXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL26:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS60</td></tr>
<tr><td>TCELL26:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.TXDATAEXTENDRSVD_FS7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.CDROVREN_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS125</td></tr>
<tr><td>TCELL26:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.RXCHBONDSLAVE_FS</td></tr>
<tr><td>TCELL26:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.RXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL26:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS61</td></tr>
<tr><td>TCELL26:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS15</td></tr>
<tr><td>TCELL26:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS8</td></tr>
<tr><td>TCELL26:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS126</td></tr>
<tr><td>TCELL26:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS15</td></tr>
<tr><td>TCELL26:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS9</td></tr>
<tr><td>TCELL26:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS62</td></tr>
<tr><td>TCELL26:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPVAL_FS7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS8</td></tr>
<tr><td>TCELL26:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS127</td></tr>
<tr><td>TCELL26:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.TXCHARDISPMODE_FS7</td></tr>
<tr><td>TCELL26:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS9</td></tr>
<tr><td>TCELL26:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.TXDATA_FS63</td></tr>
<tr><td>TCELL27:OUT.0.TMIN</td><td>GTH_CHANNEL1.COMSASDET_SF</td></tr>
<tr><td>TCELL27:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF104</td></tr>
<tr><td>TCELL27:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXCHANBONDSEQ_SF</td></tr>
<tr><td>TCELL27:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF40</td></tr>
<tr><td>TCELL27:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF5</td></tr>
<tr><td>TCELL27:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF105</td></tr>
<tr><td>TCELL27:OUT.6.TMIN</td><td>GTH_CHANNEL1.RXRATEDONE_SF</td></tr>
<tr><td>TCELL27:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF41</td></tr>
<tr><td>TCELL27:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXHEADERVALID_SF0</td></tr>
<tr><td>TCELL27:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF106</td></tr>
<tr><td>TCELL27:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF42</td></tr>
<tr><td>TCELL27:OUT.12.TMIN</td><td>GTH_CHANNEL1.RXHEADER_SF5</td></tr>
<tr><td>TCELL27:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF107</td></tr>
<tr><td>TCELL27:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXSTATUS_SF0</td></tr>
<tr><td>TCELL27:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF43</td></tr>
<tr><td>TCELL27:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF5</td></tr>
<tr><td>TCELL27:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF108</td></tr>
<tr><td>TCELL27:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF5</td></tr>
<tr><td>TCELL27:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF44</td></tr>
<tr><td>TCELL27:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF13</td></tr>
<tr><td>TCELL27:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF109</td></tr>
<tr><td>TCELL27:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF5</td></tr>
<tr><td>TCELL27:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF45</td></tr>
<tr><td>TCELL27:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF13</td></tr>
<tr><td>TCELL27:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF110</td></tr>
<tr><td>TCELL27:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF5</td></tr>
<tr><td>TCELL27:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF46</td></tr>
<tr><td>TCELL27:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF13</td></tr>
<tr><td>TCELL27:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF111</td></tr>
<tr><td>TCELL27:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF5</td></tr>
<tr><td>TCELL27:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF47</td></tr>
<tr><td>TCELL27:IMUX.CTRL.0</td><td>GTH_CHANNEL1.RXBUFRSTB_FS</td></tr>
<tr><td>TCELL27:IMUX.CTRL.4</td><td>GTH_CHANNEL1.PMASCANCLK1B_FS</td></tr>
<tr><td>TCELL27:IMUX.CTRL.5</td><td>GTH_CHANNEL1.PMASCANCLK0B_FS</td></tr>
<tr><td>TCELL27:IMUX.CTRL.7</td><td>GTH_CHANNEL1.RXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS16</td></tr>
<tr><td>TCELL27:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.RXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.DFEH2HOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.DFEH2OVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.DFECFOKHOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.RXCOMMADETUSE_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.DFEH5HOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.RXCHBONDI_FS0</td></tr>
<tr><td>TCELL27:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.DFEH5OVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.AFECFOKEN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.RXCHBONDI_FS1</td></tr>
<tr><td>TCELL27:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.DFEH8HOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL1.RXCHBONDI_FS2</td></tr>
<tr><td>TCELL27:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.DFEH8OVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.OSHOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL1.RXCHBONDI_FS3</td></tr>
<tr><td>TCELL27:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.DFEH11HOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL1.RXCHBONDI_FS4</td></tr>
<tr><td>TCELL27:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.DFEH11OVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.CFOKRESET_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.RXENMCOMMAALIGN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.DFEH14HOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.RXSLIDE_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.DFEH14OVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.RXRATEASYNCH_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS10</td></tr>
<tr><td>TCELL27:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.DFEKLOVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.DFEUTOVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS11</td></tr>
<tr><td>TCELL27:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.DFEKLHOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.DFEUTHOLD_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS10</td></tr>
<tr><td>TCELL27:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.DFEGCOVREN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.DFEVSEN_FS</td></tr>
<tr><td>TCELL27:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS11</td></tr>
<tr><td>TCELL27:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL1.DFEGCHOLD_FS</td></tr>
<tr><td>TCELL28:OUT.0.TMIN</td><td>GTH_CHANNEL1.COMWAKEDET_SF</td></tr>
<tr><td>TCELL28:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF112</td></tr>
<tr><td>TCELL28:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXCHISALIGNED_SF</td></tr>
<tr><td>TCELL28:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF48</td></tr>
<tr><td>TCELL28:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF6</td></tr>
<tr><td>TCELL28:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF113</td></tr>
<tr><td>TCELL28:OUT.6.TMIN</td><td>GTH_CHANNEL1.RXSTARTOFSEQ_SF0</td></tr>
<tr><td>TCELL28:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF49</td></tr>
<tr><td>TCELL28:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXHEADERVALID_SF1</td></tr>
<tr><td>TCELL28:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF114</td></tr>
<tr><td>TCELL28:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF50</td></tr>
<tr><td>TCELL28:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF115</td></tr>
<tr><td>TCELL28:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXSTATUS_SF1</td></tr>
<tr><td>TCELL28:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF51</td></tr>
<tr><td>TCELL28:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF6</td></tr>
<tr><td>TCELL28:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF116</td></tr>
<tr><td>TCELL28:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF6</td></tr>
<tr><td>TCELL28:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF52</td></tr>
<tr><td>TCELL28:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF14</td></tr>
<tr><td>TCELL28:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF117</td></tr>
<tr><td>TCELL28:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF6</td></tr>
<tr><td>TCELL28:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF53</td></tr>
<tr><td>TCELL28:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF14</td></tr>
<tr><td>TCELL28:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF118</td></tr>
<tr><td>TCELL28:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF6</td></tr>
<tr><td>TCELL28:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF54</td></tr>
<tr><td>TCELL28:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF14</td></tr>
<tr><td>TCELL28:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF119</td></tr>
<tr><td>TCELL28:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF6</td></tr>
<tr><td>TCELL28:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF55</td></tr>
<tr><td>TCELL28:IMUX.CTRL.0</td><td>GTH_CHANNEL1.CDRPHRESETB_FS</td></tr>
<tr><td>TCELL28:IMUX.CTRL.4</td><td>GTH_CHANNEL1.RXLATCLKB_FS</td></tr>
<tr><td>TCELL28:IMUX.CTRL.5</td><td>GTH_CHANNEL1.ALT_SIGVALID_CLKB_FS</td></tr>
<tr><td>TCELL28:IMUX.CTRL.7</td><td>GTH_CHANNEL1.RXDASOFTRESETB_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS17</td></tr>
<tr><td>TCELL28:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.RXCHBONDLEVEL_FS0</td></tr>
<tr><td>TCELL28:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.RXPWRDN_FS0</td></tr>
<tr><td>TCELL28:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.RXCHBONDLEVEL_FS1</td></tr>
<tr><td>TCELL28:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.DFEH3HOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.RXCHBONDLEVEL_FS2</td></tr>
<tr><td>TCELL28:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.DFEH3OVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL1.LPMOSHOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.DFEH6HOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.DFEH6OVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.DFEH9HOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.LPMOSOVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.DFEH9OVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.RXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.DFEH12HOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.RXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.DFEH12OVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.RXUSRRDY_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.LPMKHOVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL1.DFEH15HOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.RXLPMEN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.RXGEARBOXSLIP_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.DFEH15OVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.RXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.RXDEC8B10BUSE_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS12</td></tr>
<tr><td>TCELL28:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL1.DFEDOUTMODE_FS0</td></tr>
<tr><td>TCELL28:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.DFEVPOVREN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS13</td></tr>
<tr><td>TCELL28:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL1.PCIERSTIDLE_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.DFEVPHOLD_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS12</td></tr>
<tr><td>TCELL28:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL1.DFEDOUTMODE_FS1</td></tr>
<tr><td>TCELL28:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.DFEYEN_FS</td></tr>
<tr><td>TCELL28:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS13</td></tr>
<tr><td>TCELL29:OUT.0.TMIN</td><td>GTH_CHANNEL1.RXVALID_SF</td></tr>
<tr><td>TCELL29:OUT.1.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF120</td></tr>
<tr><td>TCELL29:OUT.2.TMIN</td><td>GTH_CHANNEL1.RXCHANREALIGN_SF</td></tr>
<tr><td>TCELL29:OUT.3.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF56</td></tr>
<tr><td>TCELL29:OUT.4.TMIN</td><td>GTH_CHANNEL1.RXDATAEXTENDRSVD_SF7</td></tr>
<tr><td>TCELL29:OUT.5.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF121</td></tr>
<tr><td>TCELL29:OUT.6.TMIN</td><td>GTH_CHANNEL1.RXSTARTOFSEQ_SF1</td></tr>
<tr><td>TCELL29:OUT.7.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF57</td></tr>
<tr><td>TCELL29:OUT.8.TMIN</td><td>GTH_CHANNEL1.RXPRBSERR_SF</td></tr>
<tr><td>TCELL29:OUT.9.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF122</td></tr>
<tr><td>TCELL29:OUT.10.TMIN</td><td>GTH_CHANNEL1.RXRESETDONE_SF</td></tr>
<tr><td>TCELL29:OUT.11.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF58</td></tr>
<tr><td>TCELL29:OUT.13.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF123</td></tr>
<tr><td>TCELL29:OUT.14.TMIN</td><td>GTH_CHANNEL1.RXSTATUS_SF2</td></tr>
<tr><td>TCELL29:OUT.15.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF59</td></tr>
<tr><td>TCELL29:OUT.16.TMIN</td><td>GTH_CHANNEL1.RXNOTINTABLE_SF7</td></tr>
<tr><td>TCELL29:OUT.17.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF124</td></tr>
<tr><td>TCELL29:OUT.18.TMIN</td><td>GTH_CHANNEL1.RXCHARISCOMMA_SF7</td></tr>
<tr><td>TCELL29:OUT.19.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF60</td></tr>
<tr><td>TCELL29:OUT.20.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF15</td></tr>
<tr><td>TCELL29:OUT.21.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF125</td></tr>
<tr><td>TCELL29:OUT.22.TMIN</td><td>GTH_CHANNEL1.PCS_RSVD_OUT_SF7</td></tr>
<tr><td>TCELL29:OUT.23.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF61</td></tr>
<tr><td>TCELL29:OUT.24.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF15</td></tr>
<tr><td>TCELL29:OUT.25.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF126</td></tr>
<tr><td>TCELL29:OUT.26.TMIN</td><td>GTH_CHANNEL1.RXCHARISK_SF7</td></tr>
<tr><td>TCELL29:OUT.27.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF62</td></tr>
<tr><td>TCELL29:OUT.28.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF15</td></tr>
<tr><td>TCELL29:OUT.29.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF127</td></tr>
<tr><td>TCELL29:OUT.30.TMIN</td><td>GTH_CHANNEL1.RXDISPERR_SF7</td></tr>
<tr><td>TCELL29:OUT.31.TMIN</td><td>GTH_CHANNEL1.RXDATA_SF63</td></tr>
<tr><td>TCELL29:IMUX.CTRL.0</td><td>GTH_CHANNEL1.CDRRESETB_FS</td></tr>
<tr><td>TCELL29:IMUX.CTRL.4</td><td>GTH_CHANNEL1.CKPINRSRVD1B_FS</td></tr>
<tr><td>TCELL29:IMUX.CTRL.5</td><td>GTH_CHANNEL1.CKPINRSRVD0B_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL1.RXPRBSPTN_FS3</td></tr>
<tr><td>TCELL29:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL1.SCANIN_FS18</td></tr>
<tr><td>TCELL29:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL1.RXPRBSPTN_FS0</td></tr>
<tr><td>TCELL29:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL1.RXPWRDN_FS1</td></tr>
<tr><td>TCELL29:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL1.RXPRBSPTN_FS1</td></tr>
<tr><td>TCELL29:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL1.DFEH4HOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL1.RXPRBSPTN_FS2</td></tr>
<tr><td>TCELL29:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL1.DFEH4OVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL1.DFECFOKCFNUM_FS0</td></tr>
<tr><td>TCELL29:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL1.DFEH7HOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL1.DFECFOKCFNUM_FS1</td></tr>
<tr><td>TCELL29:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL1.AGCCTRL_FS0</td></tr>
<tr><td>TCELL29:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL1.DFEH7OVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL1.DFECFOKCFNUM_FS2</td></tr>
<tr><td>TCELL29:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL1.AGCCTRL_FS1</td></tr>
<tr><td>TCELL29:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL1.DFEH10HOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL1.DFECFOKCFNUM_FS3</td></tr>
<tr><td>TCELL29:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL1.DFEH10OVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL1.LPMKLOVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL1.DFEH13HOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL1.LPMKLHOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL1.DFEH13OVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL1.LPMKHHOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL1.LPMGCHOLD_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL1.RXDAOVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL1.RXDAALGNEN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL1.LPMGCOVREN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL1.RXSLIPPMA_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL1.RXDABYPASS_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS14</td></tr>
<tr><td>TCELL29:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL1.PCIEEQRXEQADAPTDONE_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL1.PCS_RSVD_IN_FS15</td></tr>
<tr><td>TCELL29:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL1.RXSLIPOUTCLK_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS14</td></tr>
<tr><td>TCELL29:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL1.RXQPIEN_FS</td></tr>
<tr><td>TCELL29:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL1.PINRSRVD_FS15</td></tr>
<tr><td>TCELL30:OUT.0.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF6</td></tr>
<tr><td>TCELL30:OUT.1.TMIN</td><td>GTH_CHANNEL2.BUFGTRESET_SF0</td></tr>
<tr><td>TCELL30:OUT.2.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF8</td></tr>
<tr><td>TCELL30:OUT.3.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF0</td></tr>
<tr><td>TCELL30:OUT.4.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF11</td></tr>
<tr><td>TCELL30:OUT.5.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF3</td></tr>
<tr><td>TCELL30:OUT.6.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF5</td></tr>
<tr><td>TCELL30:OUT.7.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF6</td></tr>
<tr><td>TCELL30:OUT.8.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF14</td></tr>
<tr><td>TCELL30:OUT.9.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF15</td></tr>
<tr><td>TCELL30:OUT.10.TMIN</td><td>GTH_CHANNEL2.BUFGTRESET_SF2</td></tr>
<tr><td>TCELL30:OUT.11.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF5</td></tr>
<tr><td>TCELL30:OUT.12.TMIN</td><td>GTH_CHANNEL2.BUFGTCEMASK_SF2</td></tr>
<tr><td>TCELL30:OUT.13.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF15</td></tr>
<tr><td>TCELL30:OUT.14.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF8</td></tr>
<tr><td>TCELL30:OUT.15.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF10</td></tr>
<tr><td>TCELL30:OUT.16.TMIN</td><td>GTH_CHANNEL2.BUFGTCE_SF0</td></tr>
<tr><td>TCELL30:OUT.17.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF5</td></tr>
<tr><td>TCELL30:OUT.18.TMIN</td><td>GTH_CHANNEL2.BUFGTCEMASK_SF0</td></tr>
<tr><td>TCELL30:OUT.19.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF10</td></tr>
<tr><td>TCELL30:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCIERATEQPLLRESET_SF0</td></tr>
<tr><td>TCELL30:OUT.21.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF5</td></tr>
<tr><td>TCELL30:OUT.23.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF0</td></tr>
<tr><td>TCELL30:OUT.24.TMIN</td><td>GTH_CHANNEL2.PCIERATEIDLE_SF</td></tr>
<tr><td>TCELL30:OUT.25.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF5</td></tr>
<tr><td>TCELL30:OUT.26.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF0</td></tr>
<tr><td>TCELL30:OUT.27.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF0</td></tr>
<tr><td>TCELL30:OUT.28.TMIN</td><td>GTH_CHANNEL2.MGTREFCLKFA_SF</td></tr>
<tr><td>TCELL30:OUT.29.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF0</td></tr>
<tr><td>TCELL30:OUT.31.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF0</td></tr>
<tr><td>TCELL30:IMUX.CTRL.4</td><td>GTH_CHANNEL2.DCLKB_FS</td></tr>
<tr><td>TCELL30:IMUX.CTRL.5</td><td>GTH_CHANNEL2.DMONCLKB_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.DEN_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS0</td></tr>
<tr><td>TCELL30:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.DADDR_FS0</td></tr>
<tr><td>TCELL30:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.DWE_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS2</td></tr>
<tr><td>TCELL30:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.DI_FS0</td></tr>
<tr><td>TCELL30:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.ISERRDETEN_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.DADDR_FS1</td></tr>
<tr><td>TCELL30:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.ISCANRESET_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS6</td></tr>
<tr><td>TCELL30:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.DI_FS1</td></tr>
<tr><td>TCELL30:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.EYESCANTRIGGER_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS8</td></tr>
<tr><td>TCELL30:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.DADDR_FS2</td></tr>
<tr><td>TCELL30:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.LPBKTXRXSEREN_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS10</td></tr>
<tr><td>TCELL30:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.DI_FS2</td></tr>
<tr><td>TCELL30:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS11</td></tr>
<tr><td>TCELL30:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS12</td></tr>
<tr><td>TCELL30:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.DADDR_FS3</td></tr>
<tr><td>TCELL30:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS9</td></tr>
<tr><td>TCELL30:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS14</td></tr>
<tr><td>TCELL30:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.DI_FS3</td></tr>
<tr><td>TCELL30:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS7</td></tr>
<tr><td>TCELL30:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS16</td></tr>
<tr><td>TCELL30:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.DADDR_FS4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS0</td></tr>
<tr><td>TCELL30:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS18</td></tr>
<tr><td>TCELL30:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.DI_FS4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS2</td></tr>
<tr><td>TCELL30:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS12</td></tr>
<tr><td>TCELL30:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.DADDR_FS5</td></tr>
<tr><td>TCELL30:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS4</td></tr>
<tr><td>TCELL30:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS7</td></tr>
<tr><td>TCELL30:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.DI_FS5</td></tr>
<tr><td>TCELL30:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS8</td></tr>
<tr><td>TCELL30:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PMASCANRSTEN_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.DADDR_FS6</td></tr>
<tr><td>TCELL30:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS9</td></tr>
<tr><td>TCELL30:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PMASCANMODEB_FS</td></tr>
<tr><td>TCELL30:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.DI_FS6</td></tr>
<tr><td>TCELL30:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS10</td></tr>
<tr><td>TCELL30:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.RXTERMPROG_FS0</td></tr>
<tr><td>TCELL30:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.DADDR_FS7</td></tr>
<tr><td>TCELL30:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS11</td></tr>
<tr><td>TCELL30:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.RXTERMPROG_FS1</td></tr>
<tr><td>TCELL30:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.DI_FS7</td></tr>
<tr><td>TCELL30:RCLK.IMUX.6</td><td>BUFG_GT_SYNC10.CLK_IN</td></tr>
<tr><td>TCELL31:OUT.0.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF7</td></tr>
<tr><td>TCELL31:OUT.1.TMIN</td><td>GTH_CHANNEL2.BUFGTRESET_SF1</td></tr>
<tr><td>TCELL31:OUT.2.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF9</td></tr>
<tr><td>TCELL31:OUT.3.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF1</td></tr>
<tr><td>TCELL31:OUT.4.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF12</td></tr>
<tr><td>TCELL31:OUT.5.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF4</td></tr>
<tr><td>TCELL31:OUT.6.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF6</td></tr>
<tr><td>TCELL31:OUT.7.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF7</td></tr>
<tr><td>TCELL31:OUT.8.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF15</td></tr>
<tr><td>TCELL31:OUT.9.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF0</td></tr>
<tr><td>TCELL31:OUT.10.TMIN</td><td>GTH_CHANNEL2.BUFGTRSTMASK_SF0</td></tr>
<tr><td>TCELL31:OUT.11.TMIN</td><td>GTH_CHANNEL2.DRDY_SF</td></tr>
<tr><td>TCELL31:OUT.12.TMIN</td><td>GTH_CHANNEL2.BUFGTCE_SF2</td></tr>
<tr><td>TCELL31:OUT.13.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF16</td></tr>
<tr><td>TCELL31:OUT.14.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF9</td></tr>
<tr><td>TCELL31:OUT.15.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF11</td></tr>
<tr><td>TCELL31:OUT.16.TMIN</td><td>GTH_CHANNEL2.BUFGTCE_SF1</td></tr>
<tr><td>TCELL31:OUT.17.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF6</td></tr>
<tr><td>TCELL31:OUT.18.TMIN</td><td>GTH_CHANNEL2.BUFGTCEMASK_SF1</td></tr>
<tr><td>TCELL31:OUT.19.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF11</td></tr>
<tr><td>TCELL31:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCIERATEQPLLRESET_SF1</td></tr>
<tr><td>TCELL31:OUT.21.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF6</td></tr>
<tr><td>TCELL31:OUT.23.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF1</td></tr>
<tr><td>TCELL31:OUT.24.TMIN</td><td>GTH_CHANNEL2.PCIERATEGEN3_SF</td></tr>
<tr><td>TCELL31:OUT.25.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF6</td></tr>
<tr><td>TCELL31:OUT.26.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF1</td></tr>
<tr><td>TCELL31:OUT.27.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF1</td></tr>
<tr><td>TCELL31:OUT.28.TMIN</td><td>GTH_CHANNEL2.EYESCANDATAERROR_SF</td></tr>
<tr><td>TCELL31:OUT.29.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF1</td></tr>
<tr><td>TCELL31:OUT.30.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF4</td></tr>
<tr><td>TCELL31:OUT.31.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF1</td></tr>
<tr><td>TCELL31:IMUX.CTRL.5</td><td>GTH_CHANNEL2.COREREFCLKB_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.DMONFIFORESET_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS1</td></tr>
<tr><td>TCELL31:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.DADDR_FS8</td></tr>
<tr><td>TCELL31:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.TSTPWRDN_FS0</td></tr>
<tr><td>TCELL31:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS3</td></tr>
<tr><td>TCELL31:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.DI_FS8</td></tr>
<tr><td>TCELL31:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.TSTPWRDN_FS1</td></tr>
<tr><td>TCELL31:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS5</td></tr>
<tr><td>TCELL31:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.TSTPWRDN_FS2</td></tr>
<tr><td>TCELL31:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS7</td></tr>
<tr><td>TCELL31:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.DI_FS9</td></tr>
<tr><td>TCELL31:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.TSTPWRDN_FS3</td></tr>
<tr><td>TCELL31:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS9</td></tr>
<tr><td>TCELL31:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TSTPWRDN_FS4</td></tr>
<tr><td>TCELL31:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS11</td></tr>
<tr><td>TCELL31:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.DI_FS10</td></tr>
<tr><td>TCELL31:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS10</td></tr>
<tr><td>TCELL31:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS13</td></tr>
<tr><td>TCELL31:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.GTRSTSEL_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS8</td></tr>
<tr><td>TCELL31:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS15</td></tr>
<tr><td>TCELL31:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.DI_FS11</td></tr>
<tr><td>TCELL31:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS6</td></tr>
<tr><td>TCELL31:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS17</td></tr>
<tr><td>TCELL31:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.LPBKRXTXSEREN_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS1</td></tr>
<tr><td>TCELL31:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TSTIN_FS19</td></tr>
<tr><td>TCELL31:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.DI_FS12</td></tr>
<tr><td>TCELL31:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS3</td></tr>
<tr><td>TCELL31:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.EVODDPHIXWREN_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.SCANMODEB_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS5</td></tr>
<tr><td>TCELL31:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.EVODDPHIXRDEN_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.DI_FS13</td></tr>
<tr><td>TCELL31:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.EVODDPHIDWREN_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PMASCANENB_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.SCANENB_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.EVODDPHIDRDEN_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS0</td></tr>
<tr><td>TCELL31:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.DI_FS14</td></tr>
<tr><td>TCELL31:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.EVODDPHICALDONE_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.RXTERMPROG_FS2</td></tr>
<tr><td>TCELL31:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TSTPWRDNOVRDB_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.EVODDPHICALSTART_FS</td></tr>
<tr><td>TCELL31:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.RXTERMPROG_FS3</td></tr>
<tr><td>TCELL31:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.DI_FS15</td></tr>
<tr><td>TCELL32:OUT.0.TMIN</td><td>GTH_CHANNEL2.TXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL32:OUT.1.TMIN</td><td>GTH_CHANNEL2.CPLFREQLOCK_SF</td></tr>
<tr><td>TCELL32:OUT.2.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF10</td></tr>
<tr><td>TCELL32:OUT.3.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF2</td></tr>
<tr><td>TCELL32:OUT.4.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF13</td></tr>
<tr><td>TCELL32:OUT.5.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF5</td></tr>
<tr><td>TCELL32:OUT.6.TMIN</td><td>GTH_CHANNEL2.TXOUTCLK_SF</td></tr>
<tr><td>TCELL32:OUT.7.TMIN</td><td>GTH_CHANNEL2.BUFGTDIV_SF8</td></tr>
<tr><td>TCELL32:OUT.8.TMIN</td><td>GTH_CHANNEL2.CPLREFLOSS_SF</td></tr>
<tr><td>TCELL32:OUT.9.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF1</td></tr>
<tr><td>TCELL32:OUT.10.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF16</td></tr>
<tr><td>TCELL32:OUT.11.TMIN</td><td>GTH_CHANNEL2.TXOUTCLKPCS_SF</td></tr>
<tr><td>TCELL32:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXPHALIGNERR_SF</td></tr>
<tr><td>TCELL32:OUT.13.TMIN</td><td>GTH_CHANNEL2.TXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL32:OUT.14.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF10</td></tr>
<tr><td>TCELL32:OUT.15.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF12</td></tr>
<tr><td>TCELL32:OUT.16.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF7</td></tr>
<tr><td>TCELL32:OUT.17.TMIN</td><td>GTH_CHANNEL2.PCIESYNCTXSYNCDONE_SF</td></tr>
<tr><td>TCELL32:OUT.18.TMIN</td><td>GTH_CHANNEL2.CPLFBLOSS_SF</td></tr>
<tr><td>TCELL32:OUT.19.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF12</td></tr>
<tr><td>TCELL32:OUT.20.TMIN</td><td>GTH_CHANNEL2.TCOINITDONE_SF</td></tr>
<tr><td>TCELL32:OUT.21.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF7</td></tr>
<tr><td>TCELL32:OUT.23.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF2</td></tr>
<tr><td>TCELL32:OUT.24.TMIN</td><td>GTH_CHANNEL2.TXPMARESETDONE_SF</td></tr>
<tr><td>TCELL32:OUT.25.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF7</td></tr>
<tr><td>TCELL32:OUT.26.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF2</td></tr>
<tr><td>TCELL32:OUT.27.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF2</td></tr>
<tr><td>TCELL32:OUT.28.TMIN</td><td>GTH_CHANNEL2.TXCOPIPHDONE_SF</td></tr>
<tr><td>TCELL32:OUT.29.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF2</td></tr>
<tr><td>TCELL32:OUT.30.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF5</td></tr>
<tr><td>TCELL32:OUT.31.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF2</td></tr>
<tr><td>TCELL32:IMUX.CTRL.0</td><td>GTH_CHANNEL2.CFGRESETB_FS</td></tr>
<tr><td>TCELL32:IMUX.CTRL.5</td><td>GTH_CHANNEL2.PMASCANCLK4B_FS</td></tr>
<tr><td>TCELL32:IMUX.CTRL.6</td><td>GTH_CHANNEL2.PMASCANCLK5B_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS13</td></tr>
<tr><td>TCELL32:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS64</td></tr>
<tr><td>TCELL32:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.LOOPBACK_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TXUSRRDY_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.LOOPBACK_FS1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.TXRATEASYNCH_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS65</td></tr>
<tr><td>TCELL32:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.LOOPBACK_FS2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.TXQPIBIASEN_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.CPLPWRDN_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TXEMPPRE_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS66</td></tr>
<tr><td>TCELL32:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TXEMPINVPR_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TXPRBSINERR_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS67</td></tr>
<tr><td>TCELL32:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TXEMPINVPO_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS3</td></tr>
<tr><td>TCELL32:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.TXEMPPOS_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TXPOLARITY_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS68</td></tr>
<tr><td>TCELL32:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.TXSERPWRDN_FS</td></tr>
<tr><td>TCELL32:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TXPWRDN_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS4</td></tr>
<tr><td>TCELL32:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.TXHEADER_FS1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS69</td></tr>
<tr><td>TCELL32:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.STEPSIZEPPM_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.TXHEADER_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS5</td></tr>
<tr><td>TCELL32:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS8</td></tr>
<tr><td>TCELL32:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS1</td></tr>
<tr><td>TCELL32:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS70</td></tr>
<tr><td>TCELL32:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS8</td></tr>
<tr><td>TCELL32:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS2</td></tr>
<tr><td>TCELL32:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS6</td></tr>
<tr><td>TCELL32:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.RXTERMPROG_FS4</td></tr>
<tr><td>TCELL32:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS71</td></tr>
<tr><td>TCELL32:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.RXSIGVALDLY_FS0</td></tr>
<tr><td>TCELL32:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS7</td></tr>
<tr><td>TCELL33:OUT.0.TMIN</td><td>GTH_CHANNEL2.CFOKFORCEDONE_SF</td></tr>
<tr><td>TCELL33:OUT.2.TMIN</td><td>GTH_CHANNEL2.TXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL33:OUT.3.TMIN</td><td>GTH_CHANNEL2.PCIEUSERPHYSTATUSRST_SF</td></tr>
<tr><td>TCELL33:OUT.4.TMIN</td><td>GTH_CHANNEL2.TXRATEDONE_SF</td></tr>
<tr><td>TCELL33:OUT.5.TMIN</td><td>GTH_CHANNEL2.PCIEUSERGEN3RDY_SF</td></tr>
<tr><td>TCELL33:OUT.6.TMIN</td><td>GTH_CHANNEL2.CFOKDONE_SF</td></tr>
<tr><td>TCELL33:OUT.8.TMIN</td><td>GTH_CHANNEL2.TDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL33:OUT.9.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF2</td></tr>
<tr><td>TCELL33:OUT.10.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF17</td></tr>
<tr><td>TCELL33:OUT.11.TMIN</td><td>GTH_CHANNEL2.TXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL33:OUT.12.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF18</td></tr>
<tr><td>TCELL33:OUT.13.TMIN</td><td>GTH_CHANNEL2.TXRESETDONE_SF</td></tr>
<tr><td>TCELL33:OUT.14.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF11</td></tr>
<tr><td>TCELL33:OUT.15.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF13</td></tr>
<tr><td>TCELL33:OUT.17.TMIN</td><td>GTH_CHANNEL2.TXQPISENP_SF</td></tr>
<tr><td>TCELL33:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXQPISENP_SF</td></tr>
<tr><td>TCELL33:OUT.19.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF13</td></tr>
<tr><td>TCELL33:OUT.21.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF8</td></tr>
<tr><td>TCELL33:OUT.23.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF3</td></tr>
<tr><td>TCELL33:OUT.24.TMIN</td><td>GTH_CHANNEL2.RATE_DRP_START_SF</td></tr>
<tr><td>TCELL33:OUT.25.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF8</td></tr>
<tr><td>TCELL33:OUT.26.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF3</td></tr>
<tr><td>TCELL33:OUT.27.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF3</td></tr>
<tr><td>TCELL33:OUT.29.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF3</td></tr>
<tr><td>TCELL33:OUT.30.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF6</td></tr>
<tr><td>TCELL33:OUT.31.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF3</td></tr>
<tr><td>TCELL33:IMUX.CTRL.0</td><td>GTH_CHANNEL2.CPLRESETB_FS</td></tr>
<tr><td>TCELL33:IMUX.CTRL.5</td><td>GTH_CHANNEL2.CPLLDMONCLKB_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS72</td></tr>
<tr><td>TCELL33:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.CPLREFSELDYN_FS2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS8</td></tr>
<tr><td>TCELL33:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.CPLREFSELDYN_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.RSTCLKENTX_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS73</td></tr>
<tr><td>TCELL33:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.CPLREFSELDYN_FS0</td></tr>
<tr><td>TCELL33:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.TXPPMSEL_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS9</td></tr>
<tr><td>TCELL33:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.CPLLKDETEN_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TXEMPPRE_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS74</td></tr>
<tr><td>TCELL33:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TXPIPPMPWDN_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS10</td></tr>
<tr><td>TCELL33:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TXPPMOVRDEN_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS75</td></tr>
<tr><td>TCELL33:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.ENPPM_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS11</td></tr>
<tr><td>TCELL33:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.TXEMPPOS_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TCOPIOVREN_FS</td></tr>
<tr><td>TCELL33:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS76</td></tr>
<tr><td>TCELL33:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.TXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL33:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TXPWRDN_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS12</td></tr>
<tr><td>TCELL33:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.TXHEADER_FS3</td></tr>
<tr><td>TCELL33:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS77</td></tr>
<tr><td>TCELL33:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.STEPSIZEPPM_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.TXHEADER_FS2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS13</td></tr>
<tr><td>TCELL33:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS9</td></tr>
<tr><td>TCELL33:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS3</td></tr>
<tr><td>TCELL33:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS78</td></tr>
<tr><td>TCELL33:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS9</td></tr>
<tr><td>TCELL33:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS4</td></tr>
<tr><td>TCELL33:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS14</td></tr>
<tr><td>TCELL33:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.RXSIGVALDLY_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS79</td></tr>
<tr><td>TCELL33:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS1</td></tr>
<tr><td>TCELL33:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.RXSIGVALDLY_FS2</td></tr>
<tr><td>TCELL33:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS15</td></tr>
<tr><td>TCELL34:OUT.0.TMIN</td><td>GTH_CHANNEL2.CFOKFSTARTED_SF</td></tr>
<tr><td>TCELL34:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXPMARESETDONE_SF</td></tr>
<tr><td>TCELL34:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXSLIPPMARDY_SF</td></tr>
<tr><td>TCELL34:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL34:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXSLIPOUTCLKRDY_SF</td></tr>
<tr><td>TCELL34:OUT.6.TMIN</td><td>GTH_CHANNEL2.CFOKSTART_SF</td></tr>
<tr><td>TCELL34:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXCOPHDONE_SF</td></tr>
<tr><td>TCELL34:OUT.9.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF3</td></tr>
<tr><td>TCELL34:OUT.10.TMIN</td><td>GTH_CHANNEL2.RXSLIPDONE_SF</td></tr>
<tr><td>TCELL34:OUT.11.TMIN</td><td>GTH_CHANNEL2.BUFGTRSTMASK_SF1</td></tr>
<tr><td>TCELL34:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXSLIDERDY_SF</td></tr>
<tr><td>TCELL34:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL34:OUT.14.TMIN</td><td>GTH_CHANNEL2.BUFGTRSTMASK_SF2</td></tr>
<tr><td>TCELL34:OUT.15.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF14</td></tr>
<tr><td>TCELL34:OUT.17.TMIN</td><td>GTH_CHANNEL2.TXQPISENN_SF</td></tr>
<tr><td>TCELL34:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXQPISENN_SF</td></tr>
<tr><td>TCELL34:OUT.19.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF14</td></tr>
<tr><td>TCELL34:OUT.21.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF9</td></tr>
<tr><td>TCELL34:OUT.22.TMIN</td><td>GTH_CHANNEL2.GTPOWERGOOD_SF</td></tr>
<tr><td>TCELL34:OUT.23.TMIN</td><td>GTH_CHANNEL2.SCANOUT_SF4</td></tr>
<tr><td>TCELL34:OUT.25.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF9</td></tr>
<tr><td>TCELL34:OUT.26.TMIN</td><td>GTH_CHANNEL2.DFEDOUT_SF4</td></tr>
<tr><td>TCELL34:OUT.27.TMIN</td><td>GTH_CHANNEL2.DMONOUT_SF4</td></tr>
<tr><td>TCELL34:OUT.29.TMIN</td><td>GTH_CHANNEL2.PMASCANOUT_SF4</td></tr>
<tr><td>TCELL34:OUT.30.TMIN</td><td>GTH_CHANNEL2.PINRSRVDAS_SF7</td></tr>
<tr><td>TCELL34:OUT.31.TMIN</td><td>GTH_CHANNEL2.DRPDO_SF4</td></tr>
<tr><td>TCELL34:IMUX.CTRL.0</td><td>GTH_CHANNEL2.GTTXRSTB_FS</td></tr>
<tr><td>TCELL34:IMUX.CTRL.4</td><td>GTH_CHANNEL2.PMASCANCLK3B_FS</td></tr>
<tr><td>TCELL34:IMUX.CTRL.5</td><td>GTH_CHANNEL2.PMASCANCLK2B_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS80</td></tr>
<tr><td>TCELL34:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.TXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS16</td></tr>
<tr><td>TCELL34:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.TXPREAMP_FS0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.TXDEEMPH_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS81</td></tr>
<tr><td>TCELL34:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.TXCOMWAKE_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.TXCOMSAS_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS17</td></tr>
<tr><td>TCELL34:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.TXDRVAMP_FS0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TXEMPPRE_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS82</td></tr>
<tr><td>TCELL34:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TXCOMINIT_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS18</td></tr>
<tr><td>TCELL34:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TXENC8B10BUSE_FS</td></tr>
<tr><td>TCELL34:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS83</td></tr>
<tr><td>TCELL34:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TXRATE_FS0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS19</td></tr>
<tr><td>TCELL34:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.TXEMPPOS_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TXPRBSPTN_FS0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS84</td></tr>
<tr><td>TCELL34:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.TXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL34:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TXMARGIN_FS0</td></tr>
<tr><td>TCELL34:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS20</td></tr>
<tr><td>TCELL34:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.TXHEADER_FS5</td></tr>
<tr><td>TCELL34:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS85</td></tr>
<tr><td>TCELL34:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.STEPSIZEPPM_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.TXHEADER_FS4</td></tr>
<tr><td>TCELL34:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS21</td></tr>
<tr><td>TCELL34:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS10</td></tr>
<tr><td>TCELL34:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS5</td></tr>
<tr><td>TCELL34:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS86</td></tr>
<tr><td>TCELL34:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS10</td></tr>
<tr><td>TCELL34:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PMASCANIN_FS6</td></tr>
<tr><td>TCELL34:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS22</td></tr>
<tr><td>TCELL34:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.RXSIGVALDLY_FS3</td></tr>
<tr><td>TCELL34:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS87</td></tr>
<tr><td>TCELL34:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS2</td></tr>
<tr><td>TCELL34:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.RXSIGVALDLY_FS4</td></tr>
<tr><td>TCELL34:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS23</td></tr>
<tr><td>TCELL35:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF64</td></tr>
<tr><td>TCELL35:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXELECIDLE_SF</td></tr>
<tr><td>TCELL35:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF0</td></tr>
<tr><td>TCELL35:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF0</td></tr>
<tr><td>TCELL35:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF65</td></tr>
<tr><td>TCELL35:OUT.6.TMIN</td><td>GTH_CHANNEL2.RDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL35:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF1</td></tr>
<tr><td>TCELL35:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXPRBSLOCKED_SF</td></tr>
<tr><td>TCELL35:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF66</td></tr>
<tr><td>TCELL35:OUT.10.TMIN</td><td>GTH_CHANNEL2.PCIERATEQPLLPD_SF0</td></tr>
<tr><td>TCELL35:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF2</td></tr>
<tr><td>TCELL35:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXHEADER_SF0</td></tr>
<tr><td>TCELL35:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF67</td></tr>
<tr><td>TCELL35:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXCHBONDO_SF0</td></tr>
<tr><td>TCELL35:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF3</td></tr>
<tr><td>TCELL35:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF0</td></tr>
<tr><td>TCELL35:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF68</td></tr>
<tr><td>TCELL35:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF0</td></tr>
<tr><td>TCELL35:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF4</td></tr>
<tr><td>TCELL35:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF8</td></tr>
<tr><td>TCELL35:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF69</td></tr>
<tr><td>TCELL35:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF0</td></tr>
<tr><td>TCELL35:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF5</td></tr>
<tr><td>TCELL35:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF8</td></tr>
<tr><td>TCELL35:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF70</td></tr>
<tr><td>TCELL35:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF0</td></tr>
<tr><td>TCELL35:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF6</td></tr>
<tr><td>TCELL35:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF8</td></tr>
<tr><td>TCELL35:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF71</td></tr>
<tr><td>TCELL35:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF0</td></tr>
<tr><td>TCELL35:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF7</td></tr>
<tr><td>TCELL35:IMUX.CTRL.0</td><td>GTH_CHANNEL2.TXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL35:IMUX.CTRL.4</td><td>GTH_CHANNEL2.TXUSRCLK2B_FS</td></tr>
<tr><td>TCELL35:IMUX.CTRL.5</td><td>GTH_CHANNEL2.TXUSRCLKB_FS</td></tr>
<tr><td>TCELL35:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS88</td></tr>
<tr><td>TCELL35:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.TXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.PCIERSTTXSYNCSTART_FS</td></tr>
<tr><td>TCELL35:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS24</td></tr>
<tr><td>TCELL35:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.TXPREAMP_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.TXCODAALGNEN_FS</td></tr>
<tr><td>TCELL35:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS89</td></tr>
<tr><td>TCELL35:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.TCODABYPASS_FS</td></tr>
<tr><td>TCELL35:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS25</td></tr>
<tr><td>TCELL35:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.TXDRVAMP_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TXEMPPRE_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS90</td></tr>
<tr><td>TCELL35:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TXDRVPWRDN_FS</td></tr>
<tr><td>TCELL35:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS26</td></tr>
<tr><td>TCELL35:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TXDETECTRX_FS</td></tr>
<tr><td>TCELL35:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS91</td></tr>
<tr><td>TCELL35:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TXRATE_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS27</td></tr>
<tr><td>TCELL35:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.TXEMPPOS_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TXPRBSPTN_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS92</td></tr>
<tr><td>TCELL35:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.TXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TXMARGIN_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS28</td></tr>
<tr><td>TCELL35:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS93</td></tr>
<tr><td>TCELL35:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.STEPSIZEPPM_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS29</td></tr>
<tr><td>TCELL35:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS11</td></tr>
<tr><td>TCELL35:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS94</td></tr>
<tr><td>TCELL35:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS11</td></tr>
<tr><td>TCELL35:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS30</td></tr>
<tr><td>TCELL35:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS0</td></tr>
<tr><td>TCELL35:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS95</td></tr>
<tr><td>TCELL35:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS3</td></tr>
<tr><td>TCELL35:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS1</td></tr>
<tr><td>TCELL35:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS31</td></tr>
<tr><td>TCELL36:OUT.0.TMIN</td><td>GTH_CHANNEL2.COMFINISH_SF</td></tr>
<tr><td>TCELL36:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF72</td></tr>
<tr><td>TCELL36:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXBYTEREALIGN_SF</td></tr>
<tr><td>TCELL36:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF8</td></tr>
<tr><td>TCELL36:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF1</td></tr>
<tr><td>TCELL36:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF73</td></tr>
<tr><td>TCELL36:OUT.6.TMIN</td><td>GTH_CHANNEL2.CDRLOCK_SF</td></tr>
<tr><td>TCELL36:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF9</td></tr>
<tr><td>TCELL36:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXRECCLK_SF</td></tr>
<tr><td>TCELL36:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF74</td></tr>
<tr><td>TCELL36:OUT.10.TMIN</td><td>GTH_CHANNEL2.PCIERATEQPLLPD_SF1</td></tr>
<tr><td>TCELL36:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF10</td></tr>
<tr><td>TCELL36:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXHEADER_SF1</td></tr>
<tr><td>TCELL36:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF75</td></tr>
<tr><td>TCELL36:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXCHBONDO_SF1</td></tr>
<tr><td>TCELL36:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF11</td></tr>
<tr><td>TCELL36:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF1</td></tr>
<tr><td>TCELL36:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF76</td></tr>
<tr><td>TCELL36:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF1</td></tr>
<tr><td>TCELL36:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF12</td></tr>
<tr><td>TCELL36:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF9</td></tr>
<tr><td>TCELL36:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF77</td></tr>
<tr><td>TCELL36:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF1</td></tr>
<tr><td>TCELL36:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF13</td></tr>
<tr><td>TCELL36:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF9</td></tr>
<tr><td>TCELL36:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF78</td></tr>
<tr><td>TCELL36:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF1</td></tr>
<tr><td>TCELL36:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF14</td></tr>
<tr><td>TCELL36:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF9</td></tr>
<tr><td>TCELL36:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF79</td></tr>
<tr><td>TCELL36:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF1</td></tr>
<tr><td>TCELL36:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF15</td></tr>
<tr><td>TCELL36:IMUX.CTRL.0</td><td>GTH_CHANNEL2.TXPMARESETB_FS</td></tr>
<tr><td>TCELL36:IMUX.CTRL.4</td><td>GTH_CHANNEL2.TXLATCLKB_FS</td></tr>
<tr><td>TCELL36:IMUX.CTRL.5</td><td>GTH_CHANNEL2.TCOCLKFSMFROUTB_FS</td></tr>
<tr><td>TCELL36:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.TXPRBSPTN_FS3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS96</td></tr>
<tr><td>TCELL36:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.TXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TXQPIWEAKPU_FS</td></tr>
<tr><td>TCELL36:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS32</td></tr>
<tr><td>TCELL36:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.TXPREAMP_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS97</td></tr>
<tr><td>TCELL36:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.TDASOFTRESET_FS</td></tr>
<tr><td>TCELL36:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS33</td></tr>
<tr><td>TCELL36:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.TXDRVAMP_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.TXEMPPRE_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS98</td></tr>
<tr><td>TCELL36:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TCODAOVREN_FS</td></tr>
<tr><td>TCELL36:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS34</td></tr>
<tr><td>TCELL36:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TCOHOLDFROUT_FS</td></tr>
<tr><td>TCELL36:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS99</td></tr>
<tr><td>TCELL36:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TXRATE_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS35</td></tr>
<tr><td>TCELL36:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.TXEMPPOS_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TXPRBSPTN_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS100</td></tr>
<tr><td>TCELL36:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.TXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL36:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TXMARGIN_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS36</td></tr>
<tr><td>TCELL36:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS101</td></tr>
<tr><td>TCELL36:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.STEPSIZEPPM_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS37</td></tr>
<tr><td>TCELL36:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS12</td></tr>
<tr><td>TCELL36:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS102</td></tr>
<tr><td>TCELL36:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS12</td></tr>
<tr><td>TCELL36:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS38</td></tr>
<tr><td>TCELL36:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS2</td></tr>
<tr><td>TCELL36:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS103</td></tr>
<tr><td>TCELL36:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS4</td></tr>
<tr><td>TCELL36:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS3</td></tr>
<tr><td>TCELL36:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS39</td></tr>
<tr><td>TCELL37:OUT.0.TMIN</td><td>GTH_CHANNEL2.PHYSTATUS_SF</td></tr>
<tr><td>TCELL37:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF80</td></tr>
<tr><td>TCELL37:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXBYTEISALIGNED_SF</td></tr>
<tr><td>TCELL37:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF16</td></tr>
<tr><td>TCELL37:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF2</td></tr>
<tr><td>TCELL37:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF81</td></tr>
<tr><td>TCELL37:OUT.6.TMIN</td><td>GTH_CHANNEL2.RXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL37:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF17</td></tr>
<tr><td>TCELL37:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXRECCLKPCS_SF</td></tr>
<tr><td>TCELL37:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF82</td></tr>
<tr><td>TCELL37:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF18</td></tr>
<tr><td>TCELL37:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXHEADER_SF2</td></tr>
<tr><td>TCELL37:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF83</td></tr>
<tr><td>TCELL37:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXCHBONDO_SF2</td></tr>
<tr><td>TCELL37:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF19</td></tr>
<tr><td>TCELL37:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF2</td></tr>
<tr><td>TCELL37:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF84</td></tr>
<tr><td>TCELL37:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF2</td></tr>
<tr><td>TCELL37:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF20</td></tr>
<tr><td>TCELL37:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF10</td></tr>
<tr><td>TCELL37:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF85</td></tr>
<tr><td>TCELL37:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF2</td></tr>
<tr><td>TCELL37:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF21</td></tr>
<tr><td>TCELL37:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF10</td></tr>
<tr><td>TCELL37:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF86</td></tr>
<tr><td>TCELL37:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF2</td></tr>
<tr><td>TCELL37:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF22</td></tr>
<tr><td>TCELL37:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF10</td></tr>
<tr><td>TCELL37:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF87</td></tr>
<tr><td>TCELL37:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF2</td></tr>
<tr><td>TCELL37:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF23</td></tr>
<tr><td>TCELL37:IMUX.CTRL.0</td><td>GTH_CHANNEL2.DFERESETB_FS</td></tr>
<tr><td>TCELL37:IMUX.CTRL.5</td><td>GTH_CHANNEL2.SCANCLKB_FS</td></tr>
<tr><td>TCELL37:IMUX.CTRL.7</td><td>GTH_CHANNEL2.RXOOBRESETB_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.RESETOVRD_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS104</td></tr>
<tr><td>TCELL37:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.TXQPISTRGPD_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS40</td></tr>
<tr><td>TCELL37:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.TCODARESET_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS105</td></tr>
<tr><td>TCELL37:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.TCODAPWDN_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS41</td></tr>
<tr><td>TCELL37:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.TXDRVAMP_FS3</td></tr>
<tr><td>TCELL37:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.RATE_DRP_DONE_EXT_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS106</td></tr>
<tr><td>TCELL37:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.TXCOPIALGNEN_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS42</td></tr>
<tr><td>TCELL37:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.TXCOPISETPHS_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS107</td></tr>
<tr><td>TCELL37:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.TXPDOWNASYNCH_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS43</td></tr>
<tr><td>TCELL37:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.TXINHIBIT_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS108</td></tr>
<tr><td>TCELL37:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.TXELECIDLE_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.TCOUPDNFROUT_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS44</td></tr>
<tr><td>TCELL37:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS109</td></tr>
<tr><td>TCELL37:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.RXENCHANSYNC_FS</td></tr>
<tr><td>TCELL37:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS45</td></tr>
<tr><td>TCELL37:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS13</td></tr>
<tr><td>TCELL37:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS4</td></tr>
<tr><td>TCELL37:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS110</td></tr>
<tr><td>TCELL37:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS13</td></tr>
<tr><td>TCELL37:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS46</td></tr>
<tr><td>TCELL37:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS4</td></tr>
<tr><td>TCELL37:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS111</td></tr>
<tr><td>TCELL37:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS5</td></tr>
<tr><td>TCELL37:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS47</td></tr>
<tr><td>TCELL38:OUT.0.TMIN</td><td>GTH_CHANNEL2.COMINITDET_SF</td></tr>
<tr><td>TCELL38:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF88</td></tr>
<tr><td>TCELL38:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXCKCORCNT_SF0</td></tr>
<tr><td>TCELL38:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF24</td></tr>
<tr><td>TCELL38:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF3</td></tr>
<tr><td>TCELL38:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF89</td></tr>
<tr><td>TCELL38:OUT.6.TMIN</td><td>GTH_CHANNEL2.RXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL38:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF25</td></tr>
<tr><td>TCELL38:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXDATAVALID_SF0</td></tr>
<tr><td>TCELL38:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF90</td></tr>
<tr><td>TCELL38:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF26</td></tr>
<tr><td>TCELL38:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXHEADER_SF3</td></tr>
<tr><td>TCELL38:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF91</td></tr>
<tr><td>TCELL38:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXCHBONDO_SF3</td></tr>
<tr><td>TCELL38:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF27</td></tr>
<tr><td>TCELL38:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF3</td></tr>
<tr><td>TCELL38:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF92</td></tr>
<tr><td>TCELL38:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF3</td></tr>
<tr><td>TCELL38:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF28</td></tr>
<tr><td>TCELL38:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF11</td></tr>
<tr><td>TCELL38:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF93</td></tr>
<tr><td>TCELL38:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF3</td></tr>
<tr><td>TCELL38:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF29</td></tr>
<tr><td>TCELL38:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF11</td></tr>
<tr><td>TCELL38:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF94</td></tr>
<tr><td>TCELL38:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF3</td></tr>
<tr><td>TCELL38:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF30</td></tr>
<tr><td>TCELL38:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF11</td></tr>
<tr><td>TCELL38:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF95</td></tr>
<tr><td>TCELL38:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF3</td></tr>
<tr><td>TCELL38:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF31</td></tr>
<tr><td>TCELL38:IMUX.CTRL.0</td><td>GTH_CHANNEL2.CDRFRRESETB_FS</td></tr>
<tr><td>TCELL38:IMUX.CTRL.4</td><td>GTH_CHANNEL2.TSTCLK1B_FS</td></tr>
<tr><td>TCELL38:IMUX.CTRL.5</td><td>GTH_CHANNEL2.TSTCLK0B_FS</td></tr>
<tr><td>TCELL38:IMUX.CTRL.7</td><td>GTH_CHANNEL2.RXPMARESETB_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS112</td></tr>
<tr><td>TCELL38:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL2.GATERXELECIDLE_FS0</td></tr>
<tr><td>TCELL38:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.RXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS48</td></tr>
<tr><td>TCELL38:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL2.TXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.GATERXELECIDLE_FS1</td></tr>
<tr><td>TCELL38:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS113</td></tr>
<tr><td>TCELL38:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL2.TXRESET_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS49</td></tr>
<tr><td>TCELL38:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.PRBSCNTRST_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.RXPOLARITY_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS114</td></tr>
<tr><td>TCELL38:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.RCOOVREN_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS50</td></tr>
<tr><td>TCELL38:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.TXEMPMAIN_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.RCODAPWDN_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS115</td></tr>
<tr><td>TCELL38:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.TXSEQUENCE_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.RXCOALGNEN_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS51</td></tr>
<tr><td>TCELL38:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.RXCOSETPHS_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.RXENPCOMMAALIGN_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS116</td></tr>
<tr><td>TCELL38:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.RXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL38:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS52</td></tr>
<tr><td>TCELL38:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.CDRHOLD_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS117</td></tr>
<tr><td>TCELL38:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.RXCHBONDMASTER_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.TCOINITSET_FS</td></tr>
<tr><td>TCELL38:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS53</td></tr>
<tr><td>TCELL38:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS14</td></tr>
<tr><td>TCELL38:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS118</td></tr>
<tr><td>TCELL38:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS14</td></tr>
<tr><td>TCELL38:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS7</td></tr>
<tr><td>TCELL38:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS54</td></tr>
<tr><td>TCELL38:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS119</td></tr>
<tr><td>TCELL38:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS6</td></tr>
<tr><td>TCELL38:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS7</td></tr>
<tr><td>TCELL38:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS55</td></tr>
<tr><td>TCELL39:OUT.0.TMIN</td><td>GTH_CHANNEL2.RXCOMMADET_SF</td></tr>
<tr><td>TCELL39:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF96</td></tr>
<tr><td>TCELL39:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXCKCORCNT_SF1</td></tr>
<tr><td>TCELL39:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF32</td></tr>
<tr><td>TCELL39:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF4</td></tr>
<tr><td>TCELL39:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF97</td></tr>
<tr><td>TCELL39:OUT.6.TMIN</td><td>GTH_CHANNEL2.RXBUFSTATUS_SF2</td></tr>
<tr><td>TCELL39:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF33</td></tr>
<tr><td>TCELL39:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXDATAVALID_SF1</td></tr>
<tr><td>TCELL39:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF98</td></tr>
<tr><td>TCELL39:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF34</td></tr>
<tr><td>TCELL39:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXHEADER_SF4</td></tr>
<tr><td>TCELL39:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF99</td></tr>
<tr><td>TCELL39:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXCHBONDO_SF4</td></tr>
<tr><td>TCELL39:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF35</td></tr>
<tr><td>TCELL39:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF4</td></tr>
<tr><td>TCELL39:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF100</td></tr>
<tr><td>TCELL39:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF4</td></tr>
<tr><td>TCELL39:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF36</td></tr>
<tr><td>TCELL39:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF12</td></tr>
<tr><td>TCELL39:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF101</td></tr>
<tr><td>TCELL39:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF4</td></tr>
<tr><td>TCELL39:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF37</td></tr>
<tr><td>TCELL39:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF12</td></tr>
<tr><td>TCELL39:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF102</td></tr>
<tr><td>TCELL39:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF4</td></tr>
<tr><td>TCELL39:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF38</td></tr>
<tr><td>TCELL39:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF12</td></tr>
<tr><td>TCELL39:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF103</td></tr>
<tr><td>TCELL39:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF4</td></tr>
<tr><td>TCELL39:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF39</td></tr>
<tr><td>TCELL39:IMUX.CTRL.0</td><td>GTH_CHANNEL2.GTRXRSTB_FS</td></tr>
<tr><td>TCELL39:IMUX.CTRL.4</td><td>GTH_CHANNEL2.RXUSRCLK2B_FS</td></tr>
<tr><td>TCELL39:IMUX.CTRL.5</td><td>GTH_CHANNEL2.RXUSRCLKB_FS</td></tr>
<tr><td>TCELL39:IMUX.CTRL.7</td><td>GTH_CHANNEL2.RCODARESETB_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.TXCHARISK_FS7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.TXSWING_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS120</td></tr>
<tr><td>TCELL39:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.RXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS56</td></tr>
<tr><td>TCELL39:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS14</td></tr>
<tr><td>TCELL39:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS121</td></tr>
<tr><td>TCELL39:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS15</td></tr>
<tr><td>TCELL39:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS57</td></tr>
<tr><td>TCELL39:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.RXRESET_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS122</td></tr>
<tr><td>TCELL39:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.TXBYPASS8B10B_FS7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.OSOVREN_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS58</td></tr>
<tr><td>TCELL39:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.RXRATE_FS0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.DFECFOKOVREN_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS123</td></tr>
<tr><td>TCELL39:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.RXRATE_FS1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.DFECFOKFPULSE_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS59</td></tr>
<tr><td>TCELL39:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.RXRATE_FS2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.DFECFOKFEN_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS124</td></tr>
<tr><td>TCELL39:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.RXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL39:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.RXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL39:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS60</td></tr>
<tr><td>TCELL39:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.TXDATAEXTENDRSVD_FS7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.CDROVREN_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS125</td></tr>
<tr><td>TCELL39:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.RXCHBONDSLAVE_FS</td></tr>
<tr><td>TCELL39:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.RXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL39:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS61</td></tr>
<tr><td>TCELL39:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS15</td></tr>
<tr><td>TCELL39:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS8</td></tr>
<tr><td>TCELL39:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS126</td></tr>
<tr><td>TCELL39:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS15</td></tr>
<tr><td>TCELL39:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS9</td></tr>
<tr><td>TCELL39:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS62</td></tr>
<tr><td>TCELL39:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPVAL_FS7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS8</td></tr>
<tr><td>TCELL39:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS127</td></tr>
<tr><td>TCELL39:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.TXCHARDISPMODE_FS7</td></tr>
<tr><td>TCELL39:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS9</td></tr>
<tr><td>TCELL39:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.TXDATA_FS63</td></tr>
<tr><td>TCELL40:OUT.0.TMIN</td><td>GTH_CHANNEL2.COMSASDET_SF</td></tr>
<tr><td>TCELL40:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF104</td></tr>
<tr><td>TCELL40:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXCHANBONDSEQ_SF</td></tr>
<tr><td>TCELL40:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF40</td></tr>
<tr><td>TCELL40:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF5</td></tr>
<tr><td>TCELL40:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF105</td></tr>
<tr><td>TCELL40:OUT.6.TMIN</td><td>GTH_CHANNEL2.RXRATEDONE_SF</td></tr>
<tr><td>TCELL40:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF41</td></tr>
<tr><td>TCELL40:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXHEADERVALID_SF0</td></tr>
<tr><td>TCELL40:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF106</td></tr>
<tr><td>TCELL40:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF42</td></tr>
<tr><td>TCELL40:OUT.12.TMIN</td><td>GTH_CHANNEL2.RXHEADER_SF5</td></tr>
<tr><td>TCELL40:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF107</td></tr>
<tr><td>TCELL40:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXSTATUS_SF0</td></tr>
<tr><td>TCELL40:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF43</td></tr>
<tr><td>TCELL40:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF5</td></tr>
<tr><td>TCELL40:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF108</td></tr>
<tr><td>TCELL40:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF5</td></tr>
<tr><td>TCELL40:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF44</td></tr>
<tr><td>TCELL40:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF13</td></tr>
<tr><td>TCELL40:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF109</td></tr>
<tr><td>TCELL40:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF5</td></tr>
<tr><td>TCELL40:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF45</td></tr>
<tr><td>TCELL40:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF13</td></tr>
<tr><td>TCELL40:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF110</td></tr>
<tr><td>TCELL40:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF5</td></tr>
<tr><td>TCELL40:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF46</td></tr>
<tr><td>TCELL40:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF13</td></tr>
<tr><td>TCELL40:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF111</td></tr>
<tr><td>TCELL40:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF5</td></tr>
<tr><td>TCELL40:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF47</td></tr>
<tr><td>TCELL40:IMUX.CTRL.0</td><td>GTH_CHANNEL2.RXBUFRSTB_FS</td></tr>
<tr><td>TCELL40:IMUX.CTRL.4</td><td>GTH_CHANNEL2.PMASCANCLK1B_FS</td></tr>
<tr><td>TCELL40:IMUX.CTRL.5</td><td>GTH_CHANNEL2.PMASCANCLK0B_FS</td></tr>
<tr><td>TCELL40:IMUX.CTRL.7</td><td>GTH_CHANNEL2.RXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS16</td></tr>
<tr><td>TCELL40:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.RXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.DFEH2HOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.DFEH2OVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.DFECFOKHOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.RXCOMMADETUSE_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.DFEH5HOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.RXCHBONDI_FS0</td></tr>
<tr><td>TCELL40:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.DFEH5OVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.AFECFOKEN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.RXCHBONDI_FS1</td></tr>
<tr><td>TCELL40:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.DFEH8HOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL2.RXCHBONDI_FS2</td></tr>
<tr><td>TCELL40:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.DFEH8OVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.OSHOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL2.RXCHBONDI_FS3</td></tr>
<tr><td>TCELL40:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.DFEH11HOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL2.RXCHBONDI_FS4</td></tr>
<tr><td>TCELL40:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.DFEH11OVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.CFOKRESET_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.RXENMCOMMAALIGN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.DFEH14HOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.RXSLIDE_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.DFEH14OVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.RXRATEASYNCH_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS10</td></tr>
<tr><td>TCELL40:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.DFEKLOVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.DFEUTOVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS11</td></tr>
<tr><td>TCELL40:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.DFEKLHOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.DFEUTHOLD_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS10</td></tr>
<tr><td>TCELL40:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.DFEGCOVREN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.DFEVSEN_FS</td></tr>
<tr><td>TCELL40:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS11</td></tr>
<tr><td>TCELL40:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL2.DFEGCHOLD_FS</td></tr>
<tr><td>TCELL41:OUT.0.TMIN</td><td>GTH_CHANNEL2.COMWAKEDET_SF</td></tr>
<tr><td>TCELL41:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF112</td></tr>
<tr><td>TCELL41:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXCHISALIGNED_SF</td></tr>
<tr><td>TCELL41:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF48</td></tr>
<tr><td>TCELL41:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF6</td></tr>
<tr><td>TCELL41:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF113</td></tr>
<tr><td>TCELL41:OUT.6.TMIN</td><td>GTH_CHANNEL2.RXSTARTOFSEQ_SF0</td></tr>
<tr><td>TCELL41:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF49</td></tr>
<tr><td>TCELL41:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXHEADERVALID_SF1</td></tr>
<tr><td>TCELL41:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF114</td></tr>
<tr><td>TCELL41:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF50</td></tr>
<tr><td>TCELL41:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF115</td></tr>
<tr><td>TCELL41:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXSTATUS_SF1</td></tr>
<tr><td>TCELL41:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF51</td></tr>
<tr><td>TCELL41:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF6</td></tr>
<tr><td>TCELL41:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF116</td></tr>
<tr><td>TCELL41:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF6</td></tr>
<tr><td>TCELL41:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF52</td></tr>
<tr><td>TCELL41:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF14</td></tr>
<tr><td>TCELL41:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF117</td></tr>
<tr><td>TCELL41:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF6</td></tr>
<tr><td>TCELL41:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF53</td></tr>
<tr><td>TCELL41:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF14</td></tr>
<tr><td>TCELL41:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF118</td></tr>
<tr><td>TCELL41:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF6</td></tr>
<tr><td>TCELL41:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF54</td></tr>
<tr><td>TCELL41:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF14</td></tr>
<tr><td>TCELL41:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF119</td></tr>
<tr><td>TCELL41:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF6</td></tr>
<tr><td>TCELL41:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF55</td></tr>
<tr><td>TCELL41:IMUX.CTRL.0</td><td>GTH_CHANNEL2.CDRPHRESETB_FS</td></tr>
<tr><td>TCELL41:IMUX.CTRL.4</td><td>GTH_CHANNEL2.RXLATCLKB_FS</td></tr>
<tr><td>TCELL41:IMUX.CTRL.5</td><td>GTH_CHANNEL2.ALT_SIGVALID_CLKB_FS</td></tr>
<tr><td>TCELL41:IMUX.CTRL.7</td><td>GTH_CHANNEL2.RXDASOFTRESETB_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS17</td></tr>
<tr><td>TCELL41:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.RXCHBONDLEVEL_FS0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.RXPWRDN_FS0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.RXCHBONDLEVEL_FS1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.DFEH3HOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.RXCHBONDLEVEL_FS2</td></tr>
<tr><td>TCELL41:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.DFEH3OVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL2.LPMOSHOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.DFEH6HOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.DFEH6OVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.DFEH9HOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.LPMOSOVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.DFEH9OVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.RXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.DFEH12HOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.RXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.DFEH12OVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.RXUSRRDY_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.LPMKHOVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL2.DFEH15HOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.RXLPMEN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.RXGEARBOXSLIP_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.DFEH15OVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.RXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.RXDEC8B10BUSE_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS12</td></tr>
<tr><td>TCELL41:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL2.DFEDOUTMODE_FS0</td></tr>
<tr><td>TCELL41:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.DFEVPOVREN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS13</td></tr>
<tr><td>TCELL41:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL2.PCIERSTIDLE_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.DFEVPHOLD_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS12</td></tr>
<tr><td>TCELL41:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL2.DFEDOUTMODE_FS1</td></tr>
<tr><td>TCELL41:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.DFEYEN_FS</td></tr>
<tr><td>TCELL41:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS13</td></tr>
<tr><td>TCELL42:OUT.0.TMIN</td><td>GTH_CHANNEL2.RXVALID_SF</td></tr>
<tr><td>TCELL42:OUT.1.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF120</td></tr>
<tr><td>TCELL42:OUT.2.TMIN</td><td>GTH_CHANNEL2.RXCHANREALIGN_SF</td></tr>
<tr><td>TCELL42:OUT.3.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF56</td></tr>
<tr><td>TCELL42:OUT.4.TMIN</td><td>GTH_CHANNEL2.RXDATAEXTENDRSVD_SF7</td></tr>
<tr><td>TCELL42:OUT.5.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF121</td></tr>
<tr><td>TCELL42:OUT.6.TMIN</td><td>GTH_CHANNEL2.RXSTARTOFSEQ_SF1</td></tr>
<tr><td>TCELL42:OUT.7.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF57</td></tr>
<tr><td>TCELL42:OUT.8.TMIN</td><td>GTH_CHANNEL2.RXPRBSERR_SF</td></tr>
<tr><td>TCELL42:OUT.9.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF122</td></tr>
<tr><td>TCELL42:OUT.10.TMIN</td><td>GTH_CHANNEL2.RXRESETDONE_SF</td></tr>
<tr><td>TCELL42:OUT.11.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF58</td></tr>
<tr><td>TCELL42:OUT.13.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF123</td></tr>
<tr><td>TCELL42:OUT.14.TMIN</td><td>GTH_CHANNEL2.RXSTATUS_SF2</td></tr>
<tr><td>TCELL42:OUT.15.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF59</td></tr>
<tr><td>TCELL42:OUT.16.TMIN</td><td>GTH_CHANNEL2.RXNOTINTABLE_SF7</td></tr>
<tr><td>TCELL42:OUT.17.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF124</td></tr>
<tr><td>TCELL42:OUT.18.TMIN</td><td>GTH_CHANNEL2.RXCHARISCOMMA_SF7</td></tr>
<tr><td>TCELL42:OUT.19.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF60</td></tr>
<tr><td>TCELL42:OUT.20.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF15</td></tr>
<tr><td>TCELL42:OUT.21.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF125</td></tr>
<tr><td>TCELL42:OUT.22.TMIN</td><td>GTH_CHANNEL2.PCS_RSVD_OUT_SF7</td></tr>
<tr><td>TCELL42:OUT.23.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF61</td></tr>
<tr><td>TCELL42:OUT.24.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF15</td></tr>
<tr><td>TCELL42:OUT.25.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF126</td></tr>
<tr><td>TCELL42:OUT.26.TMIN</td><td>GTH_CHANNEL2.RXCHARISK_SF7</td></tr>
<tr><td>TCELL42:OUT.27.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF62</td></tr>
<tr><td>TCELL42:OUT.28.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF15</td></tr>
<tr><td>TCELL42:OUT.29.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF127</td></tr>
<tr><td>TCELL42:OUT.30.TMIN</td><td>GTH_CHANNEL2.RXDISPERR_SF7</td></tr>
<tr><td>TCELL42:OUT.31.TMIN</td><td>GTH_CHANNEL2.RXDATA_SF63</td></tr>
<tr><td>TCELL42:IMUX.CTRL.0</td><td>GTH_CHANNEL2.CDRRESETB_FS</td></tr>
<tr><td>TCELL42:IMUX.CTRL.4</td><td>GTH_CHANNEL2.CKPINRSRVD1B_FS</td></tr>
<tr><td>TCELL42:IMUX.CTRL.5</td><td>GTH_CHANNEL2.CKPINRSRVD0B_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL2.RXPRBSPTN_FS3</td></tr>
<tr><td>TCELL42:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL2.SCANIN_FS18</td></tr>
<tr><td>TCELL42:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL2.RXPRBSPTN_FS0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL2.RXPWRDN_FS1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL2.RXPRBSPTN_FS1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL2.DFEH4HOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL2.RXPRBSPTN_FS2</td></tr>
<tr><td>TCELL42:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL2.DFEH4OVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL2.DFECFOKCFNUM_FS0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL2.DFEH7HOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL2.DFECFOKCFNUM_FS1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL2.AGCCTRL_FS0</td></tr>
<tr><td>TCELL42:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL2.DFEH7OVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL2.DFECFOKCFNUM_FS2</td></tr>
<tr><td>TCELL42:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL2.AGCCTRL_FS1</td></tr>
<tr><td>TCELL42:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL2.DFEH10HOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL2.DFECFOKCFNUM_FS3</td></tr>
<tr><td>TCELL42:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL2.DFEH10OVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL2.LPMKLOVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL2.DFEH13HOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL2.LPMKLHOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL2.DFEH13OVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL2.LPMKHHOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL2.LPMGCHOLD_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL2.RXDAOVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL2.RXDAALGNEN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL2.LPMGCOVREN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL2.RXSLIPPMA_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL2.RXDABYPASS_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS14</td></tr>
<tr><td>TCELL42:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL2.PCIEEQRXEQADAPTDONE_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL2.PCS_RSVD_IN_FS15</td></tr>
<tr><td>TCELL42:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL2.RXSLIPOUTCLK_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS14</td></tr>
<tr><td>TCELL42:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL2.RXQPIEN_FS</td></tr>
<tr><td>TCELL42:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL2.PINRSRVD_FS15</td></tr>
<tr><td>TCELL43:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF4</td></tr>
<tr><td>TCELL43:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_4</td></tr>
<tr><td>TCELL43:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_4</td></tr>
<tr><td>TCELL43:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_0</td></tr>
<tr><td>TCELL43:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_0</td></tr>
<tr><td>TCELL43:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS4</td></tr>
<tr><td>TCELL43:IMUX.CTRL.5</td><td>GTH_COMMON.HROW_TEST_CKB_FS_1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.0.DELAY</td><td>BUFG_GT14.RSTMASK</td></tr>
<tr><td>TCELL43:IMUX.IMUX.1.DELAY</td><td>BUFG_GT14.DIV2</td></tr>
<tr><td>TCELL43:IMUX.IMUX.3.DELAY</td><td>GTH_COMMON.RCALENB_FS_1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.6.DELAY</td><td>BUFG_GT14.CEMASK</td></tr>
<tr><td>TCELL43:IMUX.IMUX.7.DELAY</td><td>BUFG_GT14.DIV1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.9.DELAY</td><td>GTH_COMMON.BGTESTEN_FS_1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.13.DELAY</td><td>BUFG_GT14.DIV0</td></tr>
<tr><td>TCELL43:IMUX.IMUX.15.DELAY</td><td>GTH_COMMON.BGRCALOVRDENB_FS_1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.18.DELAY</td><td>BUFG_GT13.RSTMASK</td></tr>
<tr><td>TCELL43:IMUX.IMUX.19.DELAY</td><td>BUFG_GT13.DIV2</td></tr>
<tr><td>TCELL43:IMUX.IMUX.21.DELAY</td><td>GTH_COMMON.BGRCALCTL_FS_1_4</td></tr>
<tr><td>TCELL43:IMUX.IMUX.24.DELAY</td><td>BUFG_GT13.CEMASK</td></tr>
<tr><td>TCELL43:IMUX.IMUX.25.DELAY</td><td>BUFG_GT13.DIV1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.27.DELAY</td><td>GTH_COMMON.BGRCALCTL_FS_1_3</td></tr>
<tr><td>TCELL43:IMUX.IMUX.31.DELAY</td><td>BUFG_GT13.DIV0</td></tr>
<tr><td>TCELL43:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.BGRCALCTL_FS_1_2</td></tr>
<tr><td>TCELL43:IMUX.IMUX.36.DELAY</td><td>BUFG_GT12.RSTMASK</td></tr>
<tr><td>TCELL43:IMUX.IMUX.37.DELAY</td><td>BUFG_GT12.DIV2</td></tr>
<tr><td>TCELL43:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.BGRCALCTL_FS_1_1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.42.DELAY</td><td>BUFG_GT12.CEMASK</td></tr>
<tr><td>TCELL43:IMUX.IMUX.43.DELAY</td><td>BUFG_GT12.DIV1</td></tr>
<tr><td>TCELL43:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.BGRCALCTL_FS_1_0</td></tr>
<tr><td>TCELL43:IMUX.IMUX.47.DELAY</td><td>BUFG_GT12.DIV0</td></tr>
<tr><td>TCELL44:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF5</td></tr>
<tr><td>TCELL44:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_5</td></tr>
<tr><td>TCELL44:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_5</td></tr>
<tr><td>TCELL44:OUT.22.TMIN</td><td>GTH_COMMON.QPLREFLOSS_SF_1</td></tr>
<tr><td>TCELL44:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_1</td></tr>
<tr><td>TCELL44:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_1</td></tr>
<tr><td>TCELL44:IMUX.CTRL.0</td><td>GTH_COMMON.QPLRESETB_FS_1</td></tr>
<tr><td>TCELL44:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS5</td></tr>
<tr><td>TCELL44:IMUX.IMUX.0.DELAY</td><td>BUFG_GT17.RSTMASK</td></tr>
<tr><td>TCELL44:IMUX.IMUX.1.DELAY</td><td>BUFG_GT17.DIV2</td></tr>
<tr><td>TCELL44:IMUX.IMUX.3.DELAY</td><td>BUFG_GT_SYNC6.CE_IN</td></tr>
<tr><td>TCELL44:IMUX.IMUX.4.DELAY</td><td>GTH_COMMON.PWRDNBGB_FS_1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.5.DELAY</td><td>BUFG_GT_SYNC5.CE_IN</td></tr>
<tr><td>TCELL44:IMUX.IMUX.6.DELAY</td><td>BUFG_GT17.CEMASK</td></tr>
<tr><td>TCELL44:IMUX.IMUX.7.DELAY</td><td>BUFG_GT17.DIV1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.10.DELAY</td><td>GTH_COMMON.BGBYPASS_FS_1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.11.DELAY</td><td>GTH_COMMON.QPLPWRDN_FS_1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.13.DELAY</td><td>BUFG_GT17.DIV0</td></tr>
<tr><td>TCELL44:IMUX.IMUX.16.DELAY</td><td>GTH_COMMON.QDPMASCANENB_FS</td></tr>
<tr><td>TCELL44:IMUX.IMUX.18.DELAY</td><td>BUFG_GT16.RSTMASK</td></tr>
<tr><td>TCELL44:IMUX.IMUX.19.DELAY</td><td>BUFG_GT16.DIV2</td></tr>
<tr><td>TCELL44:IMUX.IMUX.22.DELAY</td><td>GTH_COMMON.QDPMASCANRSTEN_FS</td></tr>
<tr><td>TCELL44:IMUX.IMUX.24.DELAY</td><td>BUFG_GT16.CEMASK</td></tr>
<tr><td>TCELL44:IMUX.IMUX.25.DELAY</td><td>BUFG_GT16.DIV1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.31.DELAY</td><td>BUFG_GT16.DIV0</td></tr>
<tr><td>TCELL44:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.QPLREFDYN_FS_1_2</td></tr>
<tr><td>TCELL44:IMUX.IMUX.34.DELAY</td><td>GTH_COMMON.QDPMASCANMODEB_FS</td></tr>
<tr><td>TCELL44:IMUX.IMUX.36.DELAY</td><td>BUFG_GT15.RSTMASK</td></tr>
<tr><td>TCELL44:IMUX.IMUX.37.DELAY</td><td>BUFG_GT15.DIV2</td></tr>
<tr><td>TCELL44:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.QPLREFDYN_FS_1_1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.42.DELAY</td><td>BUFG_GT15.CEMASK</td></tr>
<tr><td>TCELL44:IMUX.IMUX.43.DELAY</td><td>BUFG_GT15.DIV1</td></tr>
<tr><td>TCELL44:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.QPLREFDYN_FS_1_0</td></tr>
<tr><td>TCELL44:IMUX.IMUX.47.DELAY</td><td>BUFG_GT15.DIV0</td></tr>
<tr><td>TCELL45:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF6</td></tr>
<tr><td>TCELL45:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_6</td></tr>
<tr><td>TCELL45:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_6</td></tr>
<tr><td>TCELL45:OUT.22.TMIN</td><td>GTH_COMMON.MGTREFCLKFA_SF_1</td></tr>
<tr><td>TCELL45:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_2</td></tr>
<tr><td>TCELL45:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_2</td></tr>
<tr><td>TCELL45:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS6</td></tr>
<tr><td>TCELL45:IMUX.CTRL.4</td><td>GTH_COMMON.QPLLDMONCLKB_FS_1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.0.DELAY</td><td>BUFG_GT20.RSTMASK</td></tr>
<tr><td>TCELL45:IMUX.IMUX.1.DELAY</td><td>BUFG_GT20.DIV2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.3.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_7</td></tr>
<tr><td>TCELL45:IMUX.IMUX.4.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_7</td></tr>
<tr><td>TCELL45:IMUX.IMUX.5.DELAY</td><td>BUFG_GT_SYNC10.CE_IN</td></tr>
<tr><td>TCELL45:IMUX.IMUX.6.DELAY</td><td>BUFG_GT20.CEMASK</td></tr>
<tr><td>TCELL45:IMUX.IMUX.7.DELAY</td><td>BUFG_GT20.DIV1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.9.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_6</td></tr>
<tr><td>TCELL45:IMUX.IMUX.10.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_6</td></tr>
<tr><td>TCELL45:IMUX.IMUX.13.DELAY</td><td>BUFG_GT20.DIV0</td></tr>
<tr><td>TCELL45:IMUX.IMUX.15.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_5</td></tr>
<tr><td>TCELL45:IMUX.IMUX.16.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_5</td></tr>
<tr><td>TCELL45:IMUX.IMUX.18.DELAY</td><td>BUFG_GT19.RSTMASK</td></tr>
<tr><td>TCELL45:IMUX.IMUX.19.DELAY</td><td>BUFG_GT19.DIV2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.21.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_4</td></tr>
<tr><td>TCELL45:IMUX.IMUX.22.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_4</td></tr>
<tr><td>TCELL45:IMUX.IMUX.24.DELAY</td><td>BUFG_GT19.CEMASK</td></tr>
<tr><td>TCELL45:IMUX.IMUX.25.DELAY</td><td>BUFG_GT19.DIV1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.27.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_3</td></tr>
<tr><td>TCELL45:IMUX.IMUX.28.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_3</td></tr>
<tr><td>TCELL45:IMUX.IMUX.29.DELAY</td><td>GTH_COMMON.QPLLKDETEN_FS_1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.31.DELAY</td><td>BUFG_GT19.DIV0</td></tr>
<tr><td>TCELL45:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.34.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.36.DELAY</td><td>BUFG_GT18.RSTMASK</td></tr>
<tr><td>TCELL45:IMUX.IMUX.37.DELAY</td><td>BUFG_GT18.DIV2</td></tr>
<tr><td>TCELL45:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.40.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.42.DELAY</td><td>BUFG_GT18.CEMASK</td></tr>
<tr><td>TCELL45:IMUX.IMUX.43.DELAY</td><td>BUFG_GT18.DIV1</td></tr>
<tr><td>TCELL45:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.QDPMAPINRSVD_FS_1_0</td></tr>
<tr><td>TCELL45:IMUX.IMUX.46.DELAY</td><td>GTH_COMMON.QDCMRSVDPIN_FS_1_0</td></tr>
<tr><td>TCELL45:IMUX.IMUX.47.DELAY</td><td>BUFG_GT18.DIV0</td></tr>
<tr><td>TCELL46:OUT.3.TMIN</td><td>GTH_COMMON.QPLFREQLOCK_SF_1</td></tr>
<tr><td>TCELL46:OUT.12.TMIN</td><td>GTH_COMMON.QDPMASCANOUT_SF7</td></tr>
<tr><td>TCELL46:OUT.17.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_7</td></tr>
<tr><td>TCELL46:OUT.18.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_7</td></tr>
<tr><td>TCELL46:OUT.22.TMIN</td><td>GTH_COMMON.QPLFBLOSS_SF_1</td></tr>
<tr><td>TCELL46:OUT.25.TMIN</td><td>GTH_COMMON.QDCMRSVDOUT_SF_1_3</td></tr>
<tr><td>TCELL46:OUT.26.TMIN</td><td>GTH_COMMON.DMONOUT_QDCM_SF_1_3</td></tr>
<tr><td>TCELL46:IMUX.CTRL.3</td><td>GTH_COMMON.QDPMASCANCLKB_FS7</td></tr>
<tr><td>TCELL46:IMUX.CTRL.4</td><td>GTH_COMMON.QDCLKPINSPRDB1_FS_1</td></tr>
<tr><td>TCELL46:IMUX.CTRL.5</td><td>GTH_COMMON.QDCLKPINSPRDB1_FS_0</td></tr>
<tr><td>TCELL46:IMUX.IMUX.0.DELAY</td><td>BUFG_GT23.RSTMASK</td></tr>
<tr><td>TCELL46:IMUX.IMUX.1.DELAY</td><td>BUFG_GT23.DIV2</td></tr>
<tr><td>TCELL46:IMUX.IMUX.2.DELAY</td><td>GTH_COMMON.REFCLKPD_FS_1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.3.DELAY</td><td>BUFG_GT_SYNC9.CE_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.4.DELAY</td><td>BUFG_GT_SYNC8.CE_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.5.DELAY</td><td>BUFG_GT_SYNC7.CE_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.6.DELAY</td><td>BUFG_GT23.CEMASK</td></tr>
<tr><td>TCELL46:IMUX.IMUX.7.DELAY</td><td>BUFG_GT23.DIV1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.9.DELAY</td><td>BUFG_GT_SYNC10.RST_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.10.DELAY</td><td>BUFG_GT_SYNC9.RST_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.11.DELAY</td><td>BUFG_GT_SYNC8.RST_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.12.DELAY</td><td>BUFG_GT_SYNC7.RST_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.13.DELAY</td><td>BUFG_GT23.DIV0</td></tr>
<tr><td>TCELL46:IMUX.IMUX.14.DELAY</td><td>BUFG_GT_SYNC6.RST_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.15.DELAY</td><td>BUFG_GT_SYNC5.RST_IN</td></tr>
<tr><td>TCELL46:IMUX.IMUX.18.DELAY</td><td>BUFG_GT22.RSTMASK</td></tr>
<tr><td>TCELL46:IMUX.IMUX.19.DELAY</td><td>BUFG_GT22.DIV2</td></tr>
<tr><td>TCELL46:IMUX.IMUX.20.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS7</td></tr>
<tr><td>TCELL46:IMUX.IMUX.21.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_1_4</td></tr>
<tr><td>TCELL46:IMUX.IMUX.24.DELAY</td><td>BUFG_GT22.CEMASK</td></tr>
<tr><td>TCELL46:IMUX.IMUX.25.DELAY</td><td>BUFG_GT22.DIV1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.26.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS6</td></tr>
<tr><td>TCELL46:IMUX.IMUX.27.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_1_3</td></tr>
<tr><td>TCELL46:IMUX.IMUX.31.DELAY</td><td>BUFG_GT22.DIV0</td></tr>
<tr><td>TCELL46:IMUX.IMUX.32.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS5</td></tr>
<tr><td>TCELL46:IMUX.IMUX.33.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_1_2</td></tr>
<tr><td>TCELL46:IMUX.IMUX.36.DELAY</td><td>BUFG_GT21.RSTMASK</td></tr>
<tr><td>TCELL46:IMUX.IMUX.37.DELAY</td><td>BUFG_GT21.DIV2</td></tr>
<tr><td>TCELL46:IMUX.IMUX.38.DELAY</td><td>GTH_COMMON.QDPMASCANIN_FS4</td></tr>
<tr><td>TCELL46:IMUX.IMUX.39.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_1_1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.42.DELAY</td><td>BUFG_GT21.CEMASK</td></tr>
<tr><td>TCELL46:IMUX.IMUX.43.DELAY</td><td>BUFG_GT21.DIV1</td></tr>
<tr><td>TCELL46:IMUX.IMUX.45.DELAY</td><td>GTH_COMMON.QDPINSPRD_FS_1_0</td></tr>
<tr><td>TCELL46:IMUX.IMUX.47.DELAY</td><td>BUFG_GT21.DIV0</td></tr>
<tr><td>TCELL47:OUT.0.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF6</td></tr>
<tr><td>TCELL47:OUT.1.TMIN</td><td>GTH_CHANNEL3.BUFGTRESET_SF0</td></tr>
<tr><td>TCELL47:OUT.2.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF8</td></tr>
<tr><td>TCELL47:OUT.3.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF0</td></tr>
<tr><td>TCELL47:OUT.4.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF11</td></tr>
<tr><td>TCELL47:OUT.5.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF3</td></tr>
<tr><td>TCELL47:OUT.6.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF5</td></tr>
<tr><td>TCELL47:OUT.7.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF6</td></tr>
<tr><td>TCELL47:OUT.8.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF14</td></tr>
<tr><td>TCELL47:OUT.9.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF15</td></tr>
<tr><td>TCELL47:OUT.10.TMIN</td><td>GTH_CHANNEL3.BUFGTRESET_SF2</td></tr>
<tr><td>TCELL47:OUT.11.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF5</td></tr>
<tr><td>TCELL47:OUT.12.TMIN</td><td>GTH_CHANNEL3.BUFGTCEMASK_SF2</td></tr>
<tr><td>TCELL47:OUT.13.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF15</td></tr>
<tr><td>TCELL47:OUT.14.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF8</td></tr>
<tr><td>TCELL47:OUT.15.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF10</td></tr>
<tr><td>TCELL47:OUT.16.TMIN</td><td>GTH_CHANNEL3.BUFGTCE_SF0</td></tr>
<tr><td>TCELL47:OUT.17.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF5</td></tr>
<tr><td>TCELL47:OUT.18.TMIN</td><td>GTH_CHANNEL3.BUFGTCEMASK_SF0</td></tr>
<tr><td>TCELL47:OUT.19.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF10</td></tr>
<tr><td>TCELL47:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCIERATEQPLLRESET_SF0</td></tr>
<tr><td>TCELL47:OUT.21.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF5</td></tr>
<tr><td>TCELL47:OUT.23.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF0</td></tr>
<tr><td>TCELL47:OUT.24.TMIN</td><td>GTH_CHANNEL3.PCIERATEIDLE_SF</td></tr>
<tr><td>TCELL47:OUT.25.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF5</td></tr>
<tr><td>TCELL47:OUT.26.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF0</td></tr>
<tr><td>TCELL47:OUT.27.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF0</td></tr>
<tr><td>TCELL47:OUT.28.TMIN</td><td>GTH_CHANNEL3.MGTREFCLKFA_SF</td></tr>
<tr><td>TCELL47:OUT.29.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF0</td></tr>
<tr><td>TCELL47:OUT.31.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF0</td></tr>
<tr><td>TCELL47:IMUX.CTRL.4</td><td>GTH_CHANNEL3.DCLKB_FS</td></tr>
<tr><td>TCELL47:IMUX.CTRL.5</td><td>GTH_CHANNEL3.DMONCLKB_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.DEN_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.DADDR_FS0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.DWE_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.DI_FS0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.ISERRDETEN_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.DADDR_FS1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.ISCANRESET_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.DI_FS1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.EYESCANTRIGGER_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS8</td></tr>
<tr><td>TCELL47:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.DADDR_FS2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.LPBKTXRXSEREN_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS10</td></tr>
<tr><td>TCELL47:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.DI_FS2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS11</td></tr>
<tr><td>TCELL47:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS12</td></tr>
<tr><td>TCELL47:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.DADDR_FS3</td></tr>
<tr><td>TCELL47:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS9</td></tr>
<tr><td>TCELL47:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS14</td></tr>
<tr><td>TCELL47:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.DI_FS3</td></tr>
<tr><td>TCELL47:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS16</td></tr>
<tr><td>TCELL47:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.DADDR_FS4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS18</td></tr>
<tr><td>TCELL47:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.DI_FS4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS2</td></tr>
<tr><td>TCELL47:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS12</td></tr>
<tr><td>TCELL47:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.DADDR_FS5</td></tr>
<tr><td>TCELL47:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS4</td></tr>
<tr><td>TCELL47:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.DI_FS5</td></tr>
<tr><td>TCELL47:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS8</td></tr>
<tr><td>TCELL47:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PMASCANRSTEN_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.DADDR_FS6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS9</td></tr>
<tr><td>TCELL47:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PMASCANMODEB_FS</td></tr>
<tr><td>TCELL47:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.DI_FS6</td></tr>
<tr><td>TCELL47:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS10</td></tr>
<tr><td>TCELL47:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.RXTERMPROG_FS0</td></tr>
<tr><td>TCELL47:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.DADDR_FS7</td></tr>
<tr><td>TCELL47:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS11</td></tr>
<tr><td>TCELL47:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.RXTERMPROG_FS1</td></tr>
<tr><td>TCELL47:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.DI_FS7</td></tr>
<tr><td>TCELL48:OUT.0.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF7</td></tr>
<tr><td>TCELL48:OUT.1.TMIN</td><td>GTH_CHANNEL3.BUFGTRESET_SF1</td></tr>
<tr><td>TCELL48:OUT.2.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF9</td></tr>
<tr><td>TCELL48:OUT.3.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF1</td></tr>
<tr><td>TCELL48:OUT.4.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF12</td></tr>
<tr><td>TCELL48:OUT.5.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF4</td></tr>
<tr><td>TCELL48:OUT.6.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF6</td></tr>
<tr><td>TCELL48:OUT.7.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF7</td></tr>
<tr><td>TCELL48:OUT.8.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF15</td></tr>
<tr><td>TCELL48:OUT.9.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF0</td></tr>
<tr><td>TCELL48:OUT.10.TMIN</td><td>GTH_CHANNEL3.BUFGTRSTMASK_SF0</td></tr>
<tr><td>TCELL48:OUT.11.TMIN</td><td>GTH_CHANNEL3.DRDY_SF</td></tr>
<tr><td>TCELL48:OUT.12.TMIN</td><td>GTH_CHANNEL3.BUFGTCE_SF2</td></tr>
<tr><td>TCELL48:OUT.13.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF16</td></tr>
<tr><td>TCELL48:OUT.14.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF9</td></tr>
<tr><td>TCELL48:OUT.15.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF11</td></tr>
<tr><td>TCELL48:OUT.16.TMIN</td><td>GTH_CHANNEL3.BUFGTCE_SF1</td></tr>
<tr><td>TCELL48:OUT.17.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF6</td></tr>
<tr><td>TCELL48:OUT.18.TMIN</td><td>GTH_CHANNEL3.BUFGTCEMASK_SF1</td></tr>
<tr><td>TCELL48:OUT.19.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF11</td></tr>
<tr><td>TCELL48:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCIERATEQPLLRESET_SF1</td></tr>
<tr><td>TCELL48:OUT.21.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF6</td></tr>
<tr><td>TCELL48:OUT.23.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF1</td></tr>
<tr><td>TCELL48:OUT.24.TMIN</td><td>GTH_CHANNEL3.PCIERATEGEN3_SF</td></tr>
<tr><td>TCELL48:OUT.25.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF6</td></tr>
<tr><td>TCELL48:OUT.26.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF1</td></tr>
<tr><td>TCELL48:OUT.27.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF1</td></tr>
<tr><td>TCELL48:OUT.28.TMIN</td><td>GTH_CHANNEL3.EYESCANDATAERROR_SF</td></tr>
<tr><td>TCELL48:OUT.29.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF1</td></tr>
<tr><td>TCELL48:OUT.30.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF4</td></tr>
<tr><td>TCELL48:OUT.31.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF1</td></tr>
<tr><td>TCELL48:IMUX.CTRL.5</td><td>GTH_CHANNEL3.COREREFCLKB_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.DMONFIFORESET_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.DADDR_FS8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.TSTPWRDN_FS0</td></tr>
<tr><td>TCELL48:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.DI_FS8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.TSTPWRDN_FS1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS5</td></tr>
<tr><td>TCELL48:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.TSTPWRDN_FS2</td></tr>
<tr><td>TCELL48:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS7</td></tr>
<tr><td>TCELL48:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.DI_FS9</td></tr>
<tr><td>TCELL48:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.TSTPWRDN_FS3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS9</td></tr>
<tr><td>TCELL48:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TSTPWRDN_FS4</td></tr>
<tr><td>TCELL48:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS11</td></tr>
<tr><td>TCELL48:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.DI_FS10</td></tr>
<tr><td>TCELL48:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS10</td></tr>
<tr><td>TCELL48:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS13</td></tr>
<tr><td>TCELL48:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.GTRSTSEL_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS8</td></tr>
<tr><td>TCELL48:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS15</td></tr>
<tr><td>TCELL48:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.DI_FS11</td></tr>
<tr><td>TCELL48:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS6</td></tr>
<tr><td>TCELL48:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS17</td></tr>
<tr><td>TCELL48:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.LPBKRXTXSEREN_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS1</td></tr>
<tr><td>TCELL48:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TSTIN_FS19</td></tr>
<tr><td>TCELL48:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.DI_FS12</td></tr>
<tr><td>TCELL48:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.EVODDPHIXWREN_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.SCANMODEB_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS5</td></tr>
<tr><td>TCELL48:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.EVODDPHIXRDEN_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.DI_FS13</td></tr>
<tr><td>TCELL48:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.EVODDPHIDWREN_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PMASCANENB_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.SCANENB_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.EVODDPHIDRDEN_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS0</td></tr>
<tr><td>TCELL48:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.DI_FS14</td></tr>
<tr><td>TCELL48:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.EVODDPHICALDONE_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.RXTERMPROG_FS2</td></tr>
<tr><td>TCELL48:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TSTPWRDNOVRDB_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.EVODDPHICALSTART_FS</td></tr>
<tr><td>TCELL48:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.RXTERMPROG_FS3</td></tr>
<tr><td>TCELL48:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.DI_FS15</td></tr>
<tr><td>TCELL49:OUT.0.TMIN</td><td>GTH_CHANNEL3.TXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL49:OUT.1.TMIN</td><td>GTH_CHANNEL3.CPLFREQLOCK_SF</td></tr>
<tr><td>TCELL49:OUT.2.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF10</td></tr>
<tr><td>TCELL49:OUT.3.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF2</td></tr>
<tr><td>TCELL49:OUT.4.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF13</td></tr>
<tr><td>TCELL49:OUT.5.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF5</td></tr>
<tr><td>TCELL49:OUT.6.TMIN</td><td>GTH_CHANNEL3.TXOUTCLK_SF</td></tr>
<tr><td>TCELL49:OUT.7.TMIN</td><td>GTH_CHANNEL3.BUFGTDIV_SF8</td></tr>
<tr><td>TCELL49:OUT.8.TMIN</td><td>GTH_CHANNEL3.CPLREFLOSS_SF</td></tr>
<tr><td>TCELL49:OUT.9.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF1</td></tr>
<tr><td>TCELL49:OUT.10.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF16</td></tr>
<tr><td>TCELL49:OUT.11.TMIN</td><td>GTH_CHANNEL3.TXOUTCLKPCS_SF</td></tr>
<tr><td>TCELL49:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXPHALIGNERR_SF</td></tr>
<tr><td>TCELL49:OUT.13.TMIN</td><td>GTH_CHANNEL3.TXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL49:OUT.14.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF10</td></tr>
<tr><td>TCELL49:OUT.15.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF12</td></tr>
<tr><td>TCELL49:OUT.16.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF7</td></tr>
<tr><td>TCELL49:OUT.17.TMIN</td><td>GTH_CHANNEL3.PCIESYNCTXSYNCDONE_SF</td></tr>
<tr><td>TCELL49:OUT.18.TMIN</td><td>GTH_CHANNEL3.CPLFBLOSS_SF</td></tr>
<tr><td>TCELL49:OUT.19.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF12</td></tr>
<tr><td>TCELL49:OUT.20.TMIN</td><td>GTH_CHANNEL3.TCOINITDONE_SF</td></tr>
<tr><td>TCELL49:OUT.21.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF7</td></tr>
<tr><td>TCELL49:OUT.23.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF2</td></tr>
<tr><td>TCELL49:OUT.24.TMIN</td><td>GTH_CHANNEL3.TXPMARESETDONE_SF</td></tr>
<tr><td>TCELL49:OUT.25.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF7</td></tr>
<tr><td>TCELL49:OUT.26.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF2</td></tr>
<tr><td>TCELL49:OUT.27.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF2</td></tr>
<tr><td>TCELL49:OUT.28.TMIN</td><td>GTH_CHANNEL3.TXCOPIPHDONE_SF</td></tr>
<tr><td>TCELL49:OUT.29.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF2</td></tr>
<tr><td>TCELL49:OUT.30.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF5</td></tr>
<tr><td>TCELL49:OUT.31.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF2</td></tr>
<tr><td>TCELL49:IMUX.CTRL.0</td><td>GTH_CHANNEL3.CFGRESETB_FS</td></tr>
<tr><td>TCELL49:IMUX.CTRL.5</td><td>GTH_CHANNEL3.PMASCANCLK4B_FS</td></tr>
<tr><td>TCELL49:IMUX.CTRL.6</td><td>GTH_CHANNEL3.PMASCANCLK5B_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS13</td></tr>
<tr><td>TCELL49:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS64</td></tr>
<tr><td>TCELL49:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.LOOPBACK_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TXUSRRDY_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.LOOPBACK_FS1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.TXRATEASYNCH_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS65</td></tr>
<tr><td>TCELL49:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.LOOPBACK_FS2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.TXQPIBIASEN_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.CPLPWRDN_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TXEMPPRE_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS66</td></tr>
<tr><td>TCELL49:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TXEMPINVPR_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TXPRBSINERR_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS67</td></tr>
<tr><td>TCELL49:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TXEMPINVPO_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS3</td></tr>
<tr><td>TCELL49:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.TXEMPPOS_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TXPOLARITY_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS68</td></tr>
<tr><td>TCELL49:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.TXSERPWRDN_FS</td></tr>
<tr><td>TCELL49:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TXPWRDN_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS4</td></tr>
<tr><td>TCELL49:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.TXHEADER_FS1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS69</td></tr>
<tr><td>TCELL49:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.STEPSIZEPPM_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.TXHEADER_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS5</td></tr>
<tr><td>TCELL49:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS8</td></tr>
<tr><td>TCELL49:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS1</td></tr>
<tr><td>TCELL49:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS70</td></tr>
<tr><td>TCELL49:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS8</td></tr>
<tr><td>TCELL49:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS2</td></tr>
<tr><td>TCELL49:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS6</td></tr>
<tr><td>TCELL49:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.RXTERMPROG_FS4</td></tr>
<tr><td>TCELL49:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS71</td></tr>
<tr><td>TCELL49:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.RXSIGVALDLY_FS0</td></tr>
<tr><td>TCELL49:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS7</td></tr>
<tr><td>TCELL50:OUT.0.TMIN</td><td>GTH_CHANNEL3.CFOKFORCEDONE_SF</td></tr>
<tr><td>TCELL50:OUT.2.TMIN</td><td>GTH_CHANNEL3.TXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL50:OUT.3.TMIN</td><td>GTH_CHANNEL3.PCIEUSERPHYSTATUSRST_SF</td></tr>
<tr><td>TCELL50:OUT.4.TMIN</td><td>GTH_CHANNEL3.TXRATEDONE_SF</td></tr>
<tr><td>TCELL50:OUT.5.TMIN</td><td>GTH_CHANNEL3.PCIEUSERGEN3RDY_SF</td></tr>
<tr><td>TCELL50:OUT.6.TMIN</td><td>GTH_CHANNEL3.CFOKDONE_SF</td></tr>
<tr><td>TCELL50:OUT.8.TMIN</td><td>GTH_CHANNEL3.TDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL50:OUT.9.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF2</td></tr>
<tr><td>TCELL50:OUT.10.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF17</td></tr>
<tr><td>TCELL50:OUT.11.TMIN</td><td>GTH_CHANNEL3.TXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL50:OUT.12.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF18</td></tr>
<tr><td>TCELL50:OUT.13.TMIN</td><td>GTH_CHANNEL3.TXRESETDONE_SF</td></tr>
<tr><td>TCELL50:OUT.14.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF11</td></tr>
<tr><td>TCELL50:OUT.15.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF13</td></tr>
<tr><td>TCELL50:OUT.17.TMIN</td><td>GTH_CHANNEL3.TXQPISENP_SF</td></tr>
<tr><td>TCELL50:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXQPISENP_SF</td></tr>
<tr><td>TCELL50:OUT.19.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF13</td></tr>
<tr><td>TCELL50:OUT.21.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF8</td></tr>
<tr><td>TCELL50:OUT.23.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF3</td></tr>
<tr><td>TCELL50:OUT.24.TMIN</td><td>GTH_CHANNEL3.RATE_DRP_START_SF</td></tr>
<tr><td>TCELL50:OUT.25.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF8</td></tr>
<tr><td>TCELL50:OUT.26.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF3</td></tr>
<tr><td>TCELL50:OUT.27.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF3</td></tr>
<tr><td>TCELL50:OUT.29.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF3</td></tr>
<tr><td>TCELL50:OUT.30.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF6</td></tr>
<tr><td>TCELL50:OUT.31.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF3</td></tr>
<tr><td>TCELL50:IMUX.CTRL.0</td><td>GTH_CHANNEL3.CPLRESETB_FS</td></tr>
<tr><td>TCELL50:IMUX.CTRL.5</td><td>GTH_CHANNEL3.CPLLDMONCLKB_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS72</td></tr>
<tr><td>TCELL50:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.CPLREFSELDYN_FS2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS8</td></tr>
<tr><td>TCELL50:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.CPLREFSELDYN_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.RSTCLKENTX_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS73</td></tr>
<tr><td>TCELL50:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.CPLREFSELDYN_FS0</td></tr>
<tr><td>TCELL50:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.TXPPMSEL_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS9</td></tr>
<tr><td>TCELL50:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.CPLLKDETEN_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TXEMPPRE_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS74</td></tr>
<tr><td>TCELL50:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TXPIPPMPWDN_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS10</td></tr>
<tr><td>TCELL50:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TXPPMOVRDEN_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS75</td></tr>
<tr><td>TCELL50:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.ENPPM_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS11</td></tr>
<tr><td>TCELL50:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.TXEMPPOS_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TCOPIOVREN_FS</td></tr>
<tr><td>TCELL50:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS76</td></tr>
<tr><td>TCELL50:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.TXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL50:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TXPWRDN_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS12</td></tr>
<tr><td>TCELL50:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.TXHEADER_FS3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS77</td></tr>
<tr><td>TCELL50:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.STEPSIZEPPM_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.TXHEADER_FS2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS13</td></tr>
<tr><td>TCELL50:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS9</td></tr>
<tr><td>TCELL50:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS3</td></tr>
<tr><td>TCELL50:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS78</td></tr>
<tr><td>TCELL50:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS9</td></tr>
<tr><td>TCELL50:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS4</td></tr>
<tr><td>TCELL50:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS14</td></tr>
<tr><td>TCELL50:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.RXSIGVALDLY_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS79</td></tr>
<tr><td>TCELL50:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS1</td></tr>
<tr><td>TCELL50:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.RXSIGVALDLY_FS2</td></tr>
<tr><td>TCELL50:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS15</td></tr>
<tr><td>TCELL51:OUT.0.TMIN</td><td>GTH_CHANNEL3.CFOKFSTARTED_SF</td></tr>
<tr><td>TCELL51:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXPMARESETDONE_SF</td></tr>
<tr><td>TCELL51:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXSLIPPMARDY_SF</td></tr>
<tr><td>TCELL51:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXSYNCEN2SLV_SF</td></tr>
<tr><td>TCELL51:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXSLIPOUTCLKRDY_SF</td></tr>
<tr><td>TCELL51:OUT.6.TMIN</td><td>GTH_CHANNEL3.CFOKSTART_SF</td></tr>
<tr><td>TCELL51:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXCOPHDONE_SF</td></tr>
<tr><td>TCELL51:OUT.9.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF3</td></tr>
<tr><td>TCELL51:OUT.10.TMIN</td><td>GTH_CHANNEL3.RXSLIPDONE_SF</td></tr>
<tr><td>TCELL51:OUT.11.TMIN</td><td>GTH_CHANNEL3.BUFGTRSTMASK_SF1</td></tr>
<tr><td>TCELL51:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXSLIDERDY_SF</td></tr>
<tr><td>TCELL51:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXLINKSYNCDONE_SF</td></tr>
<tr><td>TCELL51:OUT.14.TMIN</td><td>GTH_CHANNEL3.BUFGTRSTMASK_SF2</td></tr>
<tr><td>TCELL51:OUT.15.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF14</td></tr>
<tr><td>TCELL51:OUT.17.TMIN</td><td>GTH_CHANNEL3.TXQPISENN_SF</td></tr>
<tr><td>TCELL51:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXQPISENN_SF</td></tr>
<tr><td>TCELL51:OUT.19.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF14</td></tr>
<tr><td>TCELL51:OUT.21.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF9</td></tr>
<tr><td>TCELL51:OUT.22.TMIN</td><td>GTH_CHANNEL3.GTPOWERGOOD_SF</td></tr>
<tr><td>TCELL51:OUT.23.TMIN</td><td>GTH_CHANNEL3.SCANOUT_SF4</td></tr>
<tr><td>TCELL51:OUT.25.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF9</td></tr>
<tr><td>TCELL51:OUT.26.TMIN</td><td>GTH_CHANNEL3.DFEDOUT_SF4</td></tr>
<tr><td>TCELL51:OUT.27.TMIN</td><td>GTH_CHANNEL3.DMONOUT_SF4</td></tr>
<tr><td>TCELL51:OUT.29.TMIN</td><td>GTH_CHANNEL3.PMASCANOUT_SF4</td></tr>
<tr><td>TCELL51:OUT.30.TMIN</td><td>GTH_CHANNEL3.PINRSRVDAS_SF7</td></tr>
<tr><td>TCELL51:OUT.31.TMIN</td><td>GTH_CHANNEL3.DRPDO_SF4</td></tr>
<tr><td>TCELL51:IMUX.CTRL.0</td><td>GTH_CHANNEL3.GTTXRSTB_FS</td></tr>
<tr><td>TCELL51:IMUX.CTRL.4</td><td>GTH_CHANNEL3.PMASCANCLK3B_FS</td></tr>
<tr><td>TCELL51:IMUX.CTRL.5</td><td>GTH_CHANNEL3.PMASCANCLK2B_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS80</td></tr>
<tr><td>TCELL51:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.TXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS16</td></tr>
<tr><td>TCELL51:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.TXPREAMP_FS0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.TXDEEMPH_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS81</td></tr>
<tr><td>TCELL51:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.TXCOMWAKE_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.TXCOMSAS_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS17</td></tr>
<tr><td>TCELL51:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.TXDRVAMP_FS0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TXEMPPRE_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS82</td></tr>
<tr><td>TCELL51:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TXCOMINIT_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS18</td></tr>
<tr><td>TCELL51:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TXENC8B10BUSE_FS</td></tr>
<tr><td>TCELL51:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS83</td></tr>
<tr><td>TCELL51:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TXRATE_FS0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS19</td></tr>
<tr><td>TCELL51:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.TXEMPPOS_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TXPRBSPTN_FS0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS84</td></tr>
<tr><td>TCELL51:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.TXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL51:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TXMARGIN_FS0</td></tr>
<tr><td>TCELL51:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS20</td></tr>
<tr><td>TCELL51:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.TXHEADER_FS5</td></tr>
<tr><td>TCELL51:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS85</td></tr>
<tr><td>TCELL51:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.STEPSIZEPPM_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.TXHEADER_FS4</td></tr>
<tr><td>TCELL51:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS21</td></tr>
<tr><td>TCELL51:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS10</td></tr>
<tr><td>TCELL51:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS5</td></tr>
<tr><td>TCELL51:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS86</td></tr>
<tr><td>TCELL51:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS10</td></tr>
<tr><td>TCELL51:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PMASCANIN_FS6</td></tr>
<tr><td>TCELL51:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS22</td></tr>
<tr><td>TCELL51:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.RXSIGVALDLY_FS3</td></tr>
<tr><td>TCELL51:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS87</td></tr>
<tr><td>TCELL51:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS2</td></tr>
<tr><td>TCELL51:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.RXSIGVALDLY_FS4</td></tr>
<tr><td>TCELL51:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS23</td></tr>
<tr><td>TCELL52:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF64</td></tr>
<tr><td>TCELL52:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXELECIDLE_SF</td></tr>
<tr><td>TCELL52:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF0</td></tr>
<tr><td>TCELL52:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF0</td></tr>
<tr><td>TCELL52:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF65</td></tr>
<tr><td>TCELL52:OUT.6.TMIN</td><td>GTH_CHANNEL3.RDASOFTRSTDONE_SF</td></tr>
<tr><td>TCELL52:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF1</td></tr>
<tr><td>TCELL52:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXPRBSLOCKED_SF</td></tr>
<tr><td>TCELL52:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF66</td></tr>
<tr><td>TCELL52:OUT.10.TMIN</td><td>GTH_CHANNEL3.PCIERATEQPLLPD_SF0</td></tr>
<tr><td>TCELL52:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF2</td></tr>
<tr><td>TCELL52:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXHEADER_SF0</td></tr>
<tr><td>TCELL52:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF67</td></tr>
<tr><td>TCELL52:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXCHBONDO_SF0</td></tr>
<tr><td>TCELL52:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF3</td></tr>
<tr><td>TCELL52:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF0</td></tr>
<tr><td>TCELL52:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF68</td></tr>
<tr><td>TCELL52:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF0</td></tr>
<tr><td>TCELL52:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF4</td></tr>
<tr><td>TCELL52:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF8</td></tr>
<tr><td>TCELL52:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF69</td></tr>
<tr><td>TCELL52:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF0</td></tr>
<tr><td>TCELL52:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF5</td></tr>
<tr><td>TCELL52:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF8</td></tr>
<tr><td>TCELL52:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF70</td></tr>
<tr><td>TCELL52:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF0</td></tr>
<tr><td>TCELL52:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF6</td></tr>
<tr><td>TCELL52:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF8</td></tr>
<tr><td>TCELL52:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF71</td></tr>
<tr><td>TCELL52:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF0</td></tr>
<tr><td>TCELL52:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF7</td></tr>
<tr><td>TCELL52:IMUX.CTRL.0</td><td>GTH_CHANNEL3.TXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL52:IMUX.CTRL.4</td><td>GTH_CHANNEL3.TXUSRCLK2B_FS</td></tr>
<tr><td>TCELL52:IMUX.CTRL.5</td><td>GTH_CHANNEL3.TXUSRCLKB_FS</td></tr>
<tr><td>TCELL52:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS88</td></tr>
<tr><td>TCELL52:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.TXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.PCIERSTTXSYNCSTART_FS</td></tr>
<tr><td>TCELL52:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS24</td></tr>
<tr><td>TCELL52:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.TXPREAMP_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.TXCODAALGNEN_FS</td></tr>
<tr><td>TCELL52:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS89</td></tr>
<tr><td>TCELL52:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.TCODABYPASS_FS</td></tr>
<tr><td>TCELL52:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS25</td></tr>
<tr><td>TCELL52:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.TXDRVAMP_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TXEMPPRE_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS90</td></tr>
<tr><td>TCELL52:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TXDRVPWRDN_FS</td></tr>
<tr><td>TCELL52:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS26</td></tr>
<tr><td>TCELL52:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TXDETECTRX_FS</td></tr>
<tr><td>TCELL52:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS91</td></tr>
<tr><td>TCELL52:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TXRATE_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS27</td></tr>
<tr><td>TCELL52:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.TXEMPPOS_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TXPRBSPTN_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS92</td></tr>
<tr><td>TCELL52:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.TXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TXMARGIN_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS28</td></tr>
<tr><td>TCELL52:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS93</td></tr>
<tr><td>TCELL52:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.STEPSIZEPPM_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS29</td></tr>
<tr><td>TCELL52:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS11</td></tr>
<tr><td>TCELL52:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS94</td></tr>
<tr><td>TCELL52:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS11</td></tr>
<tr><td>TCELL52:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS30</td></tr>
<tr><td>TCELL52:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS0</td></tr>
<tr><td>TCELL52:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS95</td></tr>
<tr><td>TCELL52:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS3</td></tr>
<tr><td>TCELL52:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS1</td></tr>
<tr><td>TCELL52:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS31</td></tr>
<tr><td>TCELL53:OUT.0.TMIN</td><td>GTH_CHANNEL3.COMFINISH_SF</td></tr>
<tr><td>TCELL53:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF72</td></tr>
<tr><td>TCELL53:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXBYTEREALIGN_SF</td></tr>
<tr><td>TCELL53:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF8</td></tr>
<tr><td>TCELL53:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF1</td></tr>
<tr><td>TCELL53:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF73</td></tr>
<tr><td>TCELL53:OUT.6.TMIN</td><td>GTH_CHANNEL3.CDRLOCK_SF</td></tr>
<tr><td>TCELL53:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF9</td></tr>
<tr><td>TCELL53:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXRECCLK_SF</td></tr>
<tr><td>TCELL53:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF74</td></tr>
<tr><td>TCELL53:OUT.10.TMIN</td><td>GTH_CHANNEL3.PCIERATEQPLLPD_SF1</td></tr>
<tr><td>TCELL53:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF10</td></tr>
<tr><td>TCELL53:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXHEADER_SF1</td></tr>
<tr><td>TCELL53:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF75</td></tr>
<tr><td>TCELL53:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXCHBONDO_SF1</td></tr>
<tr><td>TCELL53:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF11</td></tr>
<tr><td>TCELL53:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF1</td></tr>
<tr><td>TCELL53:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF76</td></tr>
<tr><td>TCELL53:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF1</td></tr>
<tr><td>TCELL53:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF12</td></tr>
<tr><td>TCELL53:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF9</td></tr>
<tr><td>TCELL53:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF77</td></tr>
<tr><td>TCELL53:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF1</td></tr>
<tr><td>TCELL53:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF13</td></tr>
<tr><td>TCELL53:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF9</td></tr>
<tr><td>TCELL53:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF78</td></tr>
<tr><td>TCELL53:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF1</td></tr>
<tr><td>TCELL53:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF14</td></tr>
<tr><td>TCELL53:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF9</td></tr>
<tr><td>TCELL53:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF79</td></tr>
<tr><td>TCELL53:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF1</td></tr>
<tr><td>TCELL53:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF15</td></tr>
<tr><td>TCELL53:IMUX.CTRL.0</td><td>GTH_CHANNEL3.TXPMARESETB_FS</td></tr>
<tr><td>TCELL53:IMUX.CTRL.4</td><td>GTH_CHANNEL3.TXLATCLKB_FS</td></tr>
<tr><td>TCELL53:IMUX.CTRL.5</td><td>GTH_CHANNEL3.TCOCLKFSMFROUTB_FS</td></tr>
<tr><td>TCELL53:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.TXPRBSPTN_FS3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS96</td></tr>
<tr><td>TCELL53:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.TXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TXQPIWEAKPU_FS</td></tr>
<tr><td>TCELL53:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS32</td></tr>
<tr><td>TCELL53:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.TXPREAMP_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS97</td></tr>
<tr><td>TCELL53:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.TDASOFTRESET_FS</td></tr>
<tr><td>TCELL53:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS33</td></tr>
<tr><td>TCELL53:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.TXDRVAMP_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.TXEMPPRE_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS98</td></tr>
<tr><td>TCELL53:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TCODAOVREN_FS</td></tr>
<tr><td>TCELL53:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS34</td></tr>
<tr><td>TCELL53:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TCOHOLDFROUT_FS</td></tr>
<tr><td>TCELL53:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS99</td></tr>
<tr><td>TCELL53:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TXRATE_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS35</td></tr>
<tr><td>TCELL53:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.TXEMPPOS_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TXPRBSPTN_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS100</td></tr>
<tr><td>TCELL53:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.TXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL53:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TXMARGIN_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS36</td></tr>
<tr><td>TCELL53:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS101</td></tr>
<tr><td>TCELL53:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.STEPSIZEPPM_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS37</td></tr>
<tr><td>TCELL53:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS12</td></tr>
<tr><td>TCELL53:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS102</td></tr>
<tr><td>TCELL53:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS12</td></tr>
<tr><td>TCELL53:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS38</td></tr>
<tr><td>TCELL53:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS2</td></tr>
<tr><td>TCELL53:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS103</td></tr>
<tr><td>TCELL53:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS4</td></tr>
<tr><td>TCELL53:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS3</td></tr>
<tr><td>TCELL53:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS39</td></tr>
<tr><td>TCELL54:OUT.0.TMIN</td><td>GTH_CHANNEL3.PHYSTATUS_SF</td></tr>
<tr><td>TCELL54:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF80</td></tr>
<tr><td>TCELL54:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXBYTEISALIGNED_SF</td></tr>
<tr><td>TCELL54:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF16</td></tr>
<tr><td>TCELL54:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF2</td></tr>
<tr><td>TCELL54:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF81</td></tr>
<tr><td>TCELL54:OUT.6.TMIN</td><td>GTH_CHANNEL3.RXBUFSTATUS_SF0</td></tr>
<tr><td>TCELL54:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF17</td></tr>
<tr><td>TCELL54:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXRECCLKPCS_SF</td></tr>
<tr><td>TCELL54:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF82</td></tr>
<tr><td>TCELL54:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF18</td></tr>
<tr><td>TCELL54:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXHEADER_SF2</td></tr>
<tr><td>TCELL54:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF83</td></tr>
<tr><td>TCELL54:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXCHBONDO_SF2</td></tr>
<tr><td>TCELL54:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF19</td></tr>
<tr><td>TCELL54:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF2</td></tr>
<tr><td>TCELL54:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF84</td></tr>
<tr><td>TCELL54:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF2</td></tr>
<tr><td>TCELL54:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF20</td></tr>
<tr><td>TCELL54:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF10</td></tr>
<tr><td>TCELL54:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF85</td></tr>
<tr><td>TCELL54:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF2</td></tr>
<tr><td>TCELL54:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF21</td></tr>
<tr><td>TCELL54:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF10</td></tr>
<tr><td>TCELL54:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF86</td></tr>
<tr><td>TCELL54:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF2</td></tr>
<tr><td>TCELL54:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF22</td></tr>
<tr><td>TCELL54:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF10</td></tr>
<tr><td>TCELL54:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF87</td></tr>
<tr><td>TCELL54:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF2</td></tr>
<tr><td>TCELL54:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF23</td></tr>
<tr><td>TCELL54:IMUX.CTRL.0</td><td>GTH_CHANNEL3.DFERESETB_FS</td></tr>
<tr><td>TCELL54:IMUX.CTRL.5</td><td>GTH_CHANNEL3.SCANCLKB_FS</td></tr>
<tr><td>TCELL54:IMUX.CTRL.7</td><td>GTH_CHANNEL3.RXOOBRESETB_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.RESETOVRD_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS104</td></tr>
<tr><td>TCELL54:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.TXQPISTRGPD_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS40</td></tr>
<tr><td>TCELL54:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.TCODARESET_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS105</td></tr>
<tr><td>TCELL54:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.TCODAPWDN_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS41</td></tr>
<tr><td>TCELL54:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.TXDRVAMP_FS3</td></tr>
<tr><td>TCELL54:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.RATE_DRP_DONE_EXT_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS106</td></tr>
<tr><td>TCELL54:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.TXCOPIALGNEN_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS42</td></tr>
<tr><td>TCELL54:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.TXCOPISETPHS_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS107</td></tr>
<tr><td>TCELL54:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.TXPDOWNASYNCH_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS43</td></tr>
<tr><td>TCELL54:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.TXINHIBIT_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS108</td></tr>
<tr><td>TCELL54:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.TXELECIDLE_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.TCOUPDNFROUT_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS44</td></tr>
<tr><td>TCELL54:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS109</td></tr>
<tr><td>TCELL54:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.RXENCHANSYNC_FS</td></tr>
<tr><td>TCELL54:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS45</td></tr>
<tr><td>TCELL54:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS13</td></tr>
<tr><td>TCELL54:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS4</td></tr>
<tr><td>TCELL54:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS110</td></tr>
<tr><td>TCELL54:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS13</td></tr>
<tr><td>TCELL54:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS46</td></tr>
<tr><td>TCELL54:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS4</td></tr>
<tr><td>TCELL54:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS111</td></tr>
<tr><td>TCELL54:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS5</td></tr>
<tr><td>TCELL54:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS47</td></tr>
<tr><td>TCELL55:OUT.0.TMIN</td><td>GTH_CHANNEL3.COMINITDET_SF</td></tr>
<tr><td>TCELL55:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF88</td></tr>
<tr><td>TCELL55:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXCKCORCNT_SF0</td></tr>
<tr><td>TCELL55:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF24</td></tr>
<tr><td>TCELL55:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF3</td></tr>
<tr><td>TCELL55:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF89</td></tr>
<tr><td>TCELL55:OUT.6.TMIN</td><td>GTH_CHANNEL3.RXBUFSTATUS_SF1</td></tr>
<tr><td>TCELL55:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF25</td></tr>
<tr><td>TCELL55:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXDATAVALID_SF0</td></tr>
<tr><td>TCELL55:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF90</td></tr>
<tr><td>TCELL55:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF26</td></tr>
<tr><td>TCELL55:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXHEADER_SF3</td></tr>
<tr><td>TCELL55:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF91</td></tr>
<tr><td>TCELL55:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXCHBONDO_SF3</td></tr>
<tr><td>TCELL55:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF27</td></tr>
<tr><td>TCELL55:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF3</td></tr>
<tr><td>TCELL55:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF92</td></tr>
<tr><td>TCELL55:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF3</td></tr>
<tr><td>TCELL55:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF28</td></tr>
<tr><td>TCELL55:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF11</td></tr>
<tr><td>TCELL55:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF93</td></tr>
<tr><td>TCELL55:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF3</td></tr>
<tr><td>TCELL55:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF29</td></tr>
<tr><td>TCELL55:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF11</td></tr>
<tr><td>TCELL55:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF94</td></tr>
<tr><td>TCELL55:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF3</td></tr>
<tr><td>TCELL55:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF30</td></tr>
<tr><td>TCELL55:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF11</td></tr>
<tr><td>TCELL55:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF95</td></tr>
<tr><td>TCELL55:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF3</td></tr>
<tr><td>TCELL55:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF31</td></tr>
<tr><td>TCELL55:IMUX.CTRL.0</td><td>GTH_CHANNEL3.CDRFRRESETB_FS</td></tr>
<tr><td>TCELL55:IMUX.CTRL.4</td><td>GTH_CHANNEL3.TSTCLK1B_FS</td></tr>
<tr><td>TCELL55:IMUX.CTRL.5</td><td>GTH_CHANNEL3.TSTCLK0B_FS</td></tr>
<tr><td>TCELL55:IMUX.CTRL.7</td><td>GTH_CHANNEL3.RXPMARESETB_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS112</td></tr>
<tr><td>TCELL55:IMUX.IMUX.3.DELAY</td><td>GTH_CHANNEL3.GATERXELECIDLE_FS0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.RXSYSCKSEL_FS1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS48</td></tr>
<tr><td>TCELL55:IMUX.IMUX.6.DELAY</td><td>GTH_CHANNEL3.TXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.GATERXELECIDLE_FS1</td></tr>
<tr><td>TCELL55:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS113</td></tr>
<tr><td>TCELL55:IMUX.IMUX.9.DELAY</td><td>GTH_CHANNEL3.TXRESET_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS49</td></tr>
<tr><td>TCELL55:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.PRBSCNTRST_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.RXPOLARITY_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS114</td></tr>
<tr><td>TCELL55:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.RCOOVREN_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS50</td></tr>
<tr><td>TCELL55:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.TXEMPMAIN_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.RCODAPWDN_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS115</td></tr>
<tr><td>TCELL55:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.TXSEQUENCE_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.RXCOALGNEN_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS51</td></tr>
<tr><td>TCELL55:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.RXCOSETPHS_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.RXENPCOMMAALIGN_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS116</td></tr>
<tr><td>TCELL55:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.RXOUTCKCTL_FS0</td></tr>
<tr><td>TCELL55:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS52</td></tr>
<tr><td>TCELL55:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.CDRHOLD_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS117</td></tr>
<tr><td>TCELL55:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.RXCHBONDMASTER_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.TCOINITSET_FS</td></tr>
<tr><td>TCELL55:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS53</td></tr>
<tr><td>TCELL55:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS14</td></tr>
<tr><td>TCELL55:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS118</td></tr>
<tr><td>TCELL55:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS14</td></tr>
<tr><td>TCELL55:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS7</td></tr>
<tr><td>TCELL55:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS54</td></tr>
<tr><td>TCELL55:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS119</td></tr>
<tr><td>TCELL55:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS6</td></tr>
<tr><td>TCELL55:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS7</td></tr>
<tr><td>TCELL55:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS55</td></tr>
<tr><td>TCELL56:OUT.0.TMIN</td><td>GTH_CHANNEL3.RXCOMMADET_SF</td></tr>
<tr><td>TCELL56:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF96</td></tr>
<tr><td>TCELL56:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXCKCORCNT_SF1</td></tr>
<tr><td>TCELL56:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF32</td></tr>
<tr><td>TCELL56:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF4</td></tr>
<tr><td>TCELL56:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF97</td></tr>
<tr><td>TCELL56:OUT.6.TMIN</td><td>GTH_CHANNEL3.RXBUFSTATUS_SF2</td></tr>
<tr><td>TCELL56:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF33</td></tr>
<tr><td>TCELL56:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXDATAVALID_SF1</td></tr>
<tr><td>TCELL56:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF98</td></tr>
<tr><td>TCELL56:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF34</td></tr>
<tr><td>TCELL56:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXHEADER_SF4</td></tr>
<tr><td>TCELL56:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF99</td></tr>
<tr><td>TCELL56:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXCHBONDO_SF4</td></tr>
<tr><td>TCELL56:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF35</td></tr>
<tr><td>TCELL56:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF4</td></tr>
<tr><td>TCELL56:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF100</td></tr>
<tr><td>TCELL56:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF4</td></tr>
<tr><td>TCELL56:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF36</td></tr>
<tr><td>TCELL56:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF12</td></tr>
<tr><td>TCELL56:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF101</td></tr>
<tr><td>TCELL56:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF4</td></tr>
<tr><td>TCELL56:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF37</td></tr>
<tr><td>TCELL56:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF12</td></tr>
<tr><td>TCELL56:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF102</td></tr>
<tr><td>TCELL56:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF4</td></tr>
<tr><td>TCELL56:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF38</td></tr>
<tr><td>TCELL56:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF12</td></tr>
<tr><td>TCELL56:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF103</td></tr>
<tr><td>TCELL56:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF4</td></tr>
<tr><td>TCELL56:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF39</td></tr>
<tr><td>TCELL56:IMUX.CTRL.0</td><td>GTH_CHANNEL3.GTRXRSTB_FS</td></tr>
<tr><td>TCELL56:IMUX.CTRL.4</td><td>GTH_CHANNEL3.RXUSRCLK2B_FS</td></tr>
<tr><td>TCELL56:IMUX.CTRL.5</td><td>GTH_CHANNEL3.RXUSRCLKB_FS</td></tr>
<tr><td>TCELL56:IMUX.CTRL.7</td><td>GTH_CHANNEL3.RCODARESETB_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.TXCHARISK_FS7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.TXSWING_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS120</td></tr>
<tr><td>TCELL56:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.RXPLLCKSEL_FS0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS56</td></tr>
<tr><td>TCELL56:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS14</td></tr>
<tr><td>TCELL56:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS121</td></tr>
<tr><td>TCELL56:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS15</td></tr>
<tr><td>TCELL56:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS57</td></tr>
<tr><td>TCELL56:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.RXRESET_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS122</td></tr>
<tr><td>TCELL56:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.TXBYPASS8B10B_FS7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.OSOVREN_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS58</td></tr>
<tr><td>TCELL56:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.RXRATE_FS0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.DFECFOKOVREN_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS123</td></tr>
<tr><td>TCELL56:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.RXRATE_FS1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.DFECFOKFPULSE_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS59</td></tr>
<tr><td>TCELL56:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.RXRATE_FS2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.DFECFOKFEN_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS124</td></tr>
<tr><td>TCELL56:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.RXSYSCKSEL_FS0</td></tr>
<tr><td>TCELL56:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.RXOUTCKCTL_FS1</td></tr>
<tr><td>TCELL56:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS60</td></tr>
<tr><td>TCELL56:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.TXDATAEXTENDRSVD_FS7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.CDROVREN_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS125</td></tr>
<tr><td>TCELL56:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.RXCHBONDSLAVE_FS</td></tr>
<tr><td>TCELL56:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.RXOUTCKCTL_FS2</td></tr>
<tr><td>TCELL56:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS61</td></tr>
<tr><td>TCELL56:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS15</td></tr>
<tr><td>TCELL56:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS8</td></tr>
<tr><td>TCELL56:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS126</td></tr>
<tr><td>TCELL56:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS15</td></tr>
<tr><td>TCELL56:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS9</td></tr>
<tr><td>TCELL56:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS62</td></tr>
<tr><td>TCELL56:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPVAL_FS7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS8</td></tr>
<tr><td>TCELL56:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS127</td></tr>
<tr><td>TCELL56:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.TXCHARDISPMODE_FS7</td></tr>
<tr><td>TCELL56:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS9</td></tr>
<tr><td>TCELL56:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.TXDATA_FS63</td></tr>
<tr><td>TCELL57:OUT.0.TMIN</td><td>GTH_CHANNEL3.COMSASDET_SF</td></tr>
<tr><td>TCELL57:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF104</td></tr>
<tr><td>TCELL57:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXCHANBONDSEQ_SF</td></tr>
<tr><td>TCELL57:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF40</td></tr>
<tr><td>TCELL57:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF5</td></tr>
<tr><td>TCELL57:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF105</td></tr>
<tr><td>TCELL57:OUT.6.TMIN</td><td>GTH_CHANNEL3.RXRATEDONE_SF</td></tr>
<tr><td>TCELL57:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF41</td></tr>
<tr><td>TCELL57:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXHEADERVALID_SF0</td></tr>
<tr><td>TCELL57:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF106</td></tr>
<tr><td>TCELL57:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF42</td></tr>
<tr><td>TCELL57:OUT.12.TMIN</td><td>GTH_CHANNEL3.RXHEADER_SF5</td></tr>
<tr><td>TCELL57:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF107</td></tr>
<tr><td>TCELL57:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXSTATUS_SF0</td></tr>
<tr><td>TCELL57:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF43</td></tr>
<tr><td>TCELL57:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF5</td></tr>
<tr><td>TCELL57:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF108</td></tr>
<tr><td>TCELL57:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF5</td></tr>
<tr><td>TCELL57:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF44</td></tr>
<tr><td>TCELL57:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF13</td></tr>
<tr><td>TCELL57:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF109</td></tr>
<tr><td>TCELL57:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF5</td></tr>
<tr><td>TCELL57:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF45</td></tr>
<tr><td>TCELL57:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF13</td></tr>
<tr><td>TCELL57:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF110</td></tr>
<tr><td>TCELL57:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF5</td></tr>
<tr><td>TCELL57:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF46</td></tr>
<tr><td>TCELL57:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF13</td></tr>
<tr><td>TCELL57:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF111</td></tr>
<tr><td>TCELL57:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF5</td></tr>
<tr><td>TCELL57:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF47</td></tr>
<tr><td>TCELL57:IMUX.CTRL.0</td><td>GTH_CHANNEL3.RXBUFRSTB_FS</td></tr>
<tr><td>TCELL57:IMUX.CTRL.4</td><td>GTH_CHANNEL3.PMASCANCLK1B_FS</td></tr>
<tr><td>TCELL57:IMUX.CTRL.5</td><td>GTH_CHANNEL3.PMASCANCLK0B_FS</td></tr>
<tr><td>TCELL57:IMUX.CTRL.7</td><td>GTH_CHANNEL3.RXPROGDIVRESETB_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS16</td></tr>
<tr><td>TCELL57:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.RXPLLCKSEL_FS1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.DFEH2HOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.DFEH2OVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.DFECFOKHOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.RXCOMMADETUSE_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.DFEH5HOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.RXCHBONDI_FS0</td></tr>
<tr><td>TCELL57:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.DFEH5OVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.AFECFOKEN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.RXCHBONDI_FS1</td></tr>
<tr><td>TCELL57:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.DFEH8HOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.21.DELAY</td><td>GTH_CHANNEL3.RXCHBONDI_FS2</td></tr>
<tr><td>TCELL57:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.DFEH8OVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.OSHOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.24.DELAY</td><td>GTH_CHANNEL3.RXCHBONDI_FS3</td></tr>
<tr><td>TCELL57:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.DFEH11HOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.27.DELAY</td><td>GTH_CHANNEL3.RXCHBONDI_FS4</td></tr>
<tr><td>TCELL57:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.DFEH11OVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.CFOKRESET_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.RXENMCOMMAALIGN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.DFEH14HOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.RXSLIDE_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.DFEH14OVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.RXRATEASYNCH_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS10</td></tr>
<tr><td>TCELL57:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.DFEKLOVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.DFEUTOVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS11</td></tr>
<tr><td>TCELL57:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.DFEKLHOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.DFEUTHOLD_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS10</td></tr>
<tr><td>TCELL57:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.DFEGCOVREN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.DFEVSEN_FS</td></tr>
<tr><td>TCELL57:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS11</td></tr>
<tr><td>TCELL57:IMUX.IMUX.47.DELAY</td><td>GTH_CHANNEL3.DFEGCHOLD_FS</td></tr>
<tr><td>TCELL58:OUT.0.TMIN</td><td>GTH_CHANNEL3.COMWAKEDET_SF</td></tr>
<tr><td>TCELL58:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF112</td></tr>
<tr><td>TCELL58:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXCHISALIGNED_SF</td></tr>
<tr><td>TCELL58:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF48</td></tr>
<tr><td>TCELL58:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF6</td></tr>
<tr><td>TCELL58:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF113</td></tr>
<tr><td>TCELL58:OUT.6.TMIN</td><td>GTH_CHANNEL3.RXSTARTOFSEQ_SF0</td></tr>
<tr><td>TCELL58:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF49</td></tr>
<tr><td>TCELL58:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXHEADERVALID_SF1</td></tr>
<tr><td>TCELL58:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF114</td></tr>
<tr><td>TCELL58:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF50</td></tr>
<tr><td>TCELL58:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF115</td></tr>
<tr><td>TCELL58:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXSTATUS_SF1</td></tr>
<tr><td>TCELL58:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF51</td></tr>
<tr><td>TCELL58:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF6</td></tr>
<tr><td>TCELL58:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF116</td></tr>
<tr><td>TCELL58:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF6</td></tr>
<tr><td>TCELL58:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF52</td></tr>
<tr><td>TCELL58:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF14</td></tr>
<tr><td>TCELL58:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF117</td></tr>
<tr><td>TCELL58:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF6</td></tr>
<tr><td>TCELL58:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF53</td></tr>
<tr><td>TCELL58:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF14</td></tr>
<tr><td>TCELL58:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF118</td></tr>
<tr><td>TCELL58:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF6</td></tr>
<tr><td>TCELL58:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF54</td></tr>
<tr><td>TCELL58:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF14</td></tr>
<tr><td>TCELL58:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF119</td></tr>
<tr><td>TCELL58:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF6</td></tr>
<tr><td>TCELL58:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF55</td></tr>
<tr><td>TCELL58:IMUX.CTRL.0</td><td>GTH_CHANNEL3.CDRPHRESETB_FS</td></tr>
<tr><td>TCELL58:IMUX.CTRL.4</td><td>GTH_CHANNEL3.RXLATCLKB_FS</td></tr>
<tr><td>TCELL58:IMUX.CTRL.5</td><td>GTH_CHANNEL3.ALT_SIGVALID_CLKB_FS</td></tr>
<tr><td>TCELL58:IMUX.CTRL.7</td><td>GTH_CHANNEL3.RXDASOFTRESETB_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS17</td></tr>
<tr><td>TCELL58:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.RXCHBONDLEVEL_FS0</td></tr>
<tr><td>TCELL58:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.RXPWRDN_FS0</td></tr>
<tr><td>TCELL58:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.RXCHBONDLEVEL_FS1</td></tr>
<tr><td>TCELL58:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.DFEH3HOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.RXCHBONDLEVEL_FS2</td></tr>
<tr><td>TCELL58:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.DFEH3OVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.12.DELAY</td><td>GTH_CHANNEL3.LPMOSHOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.DFEH6HOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.DFEH6OVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.DFEH9HOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.LPMOSOVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.DFEH9OVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.RXSYNCFSMMASTER_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.DFEH12HOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.RXSLVSYNCEN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.DFEH12OVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.RXUSRRDY_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.LPMKHOVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.31.DELAY</td><td>GTH_CHANNEL3.DFEH15HOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.RXLPMEN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.RXGEARBOXSLIP_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.DFEH15OVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.RXMSTRSETPHDONE_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.RXDEC8B10BUSE_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS12</td></tr>
<tr><td>TCELL58:IMUX.IMUX.38.DELAY</td><td>GTH_CHANNEL3.DFEDOUTMODE_FS0</td></tr>
<tr><td>TCELL58:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.DFEVPOVREN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS13</td></tr>
<tr><td>TCELL58:IMUX.IMUX.41.DELAY</td><td>GTH_CHANNEL3.PCIERSTIDLE_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.DFEVPHOLD_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS12</td></tr>
<tr><td>TCELL58:IMUX.IMUX.44.DELAY</td><td>GTH_CHANNEL3.DFEDOUTMODE_FS1</td></tr>
<tr><td>TCELL58:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.DFEYEN_FS</td></tr>
<tr><td>TCELL58:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS13</td></tr>
<tr><td>TCELL59:OUT.0.TMIN</td><td>GTH_CHANNEL3.RXVALID_SF</td></tr>
<tr><td>TCELL59:OUT.1.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF120</td></tr>
<tr><td>TCELL59:OUT.2.TMIN</td><td>GTH_CHANNEL3.RXCHANREALIGN_SF</td></tr>
<tr><td>TCELL59:OUT.3.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF56</td></tr>
<tr><td>TCELL59:OUT.4.TMIN</td><td>GTH_CHANNEL3.RXDATAEXTENDRSVD_SF7</td></tr>
<tr><td>TCELL59:OUT.5.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF121</td></tr>
<tr><td>TCELL59:OUT.6.TMIN</td><td>GTH_CHANNEL3.RXSTARTOFSEQ_SF1</td></tr>
<tr><td>TCELL59:OUT.7.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF57</td></tr>
<tr><td>TCELL59:OUT.8.TMIN</td><td>GTH_CHANNEL3.RXPRBSERR_SF</td></tr>
<tr><td>TCELL59:OUT.9.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF122</td></tr>
<tr><td>TCELL59:OUT.10.TMIN</td><td>GTH_CHANNEL3.RXRESETDONE_SF</td></tr>
<tr><td>TCELL59:OUT.11.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF58</td></tr>
<tr><td>TCELL59:OUT.13.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF123</td></tr>
<tr><td>TCELL59:OUT.14.TMIN</td><td>GTH_CHANNEL3.RXSTATUS_SF2</td></tr>
<tr><td>TCELL59:OUT.15.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF59</td></tr>
<tr><td>TCELL59:OUT.16.TMIN</td><td>GTH_CHANNEL3.RXNOTINTABLE_SF7</td></tr>
<tr><td>TCELL59:OUT.17.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF124</td></tr>
<tr><td>TCELL59:OUT.18.TMIN</td><td>GTH_CHANNEL3.RXCHARISCOMMA_SF7</td></tr>
<tr><td>TCELL59:OUT.19.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF60</td></tr>
<tr><td>TCELL59:OUT.20.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF15</td></tr>
<tr><td>TCELL59:OUT.21.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF125</td></tr>
<tr><td>TCELL59:OUT.22.TMIN</td><td>GTH_CHANNEL3.PCS_RSVD_OUT_SF7</td></tr>
<tr><td>TCELL59:OUT.23.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF61</td></tr>
<tr><td>TCELL59:OUT.24.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF15</td></tr>
<tr><td>TCELL59:OUT.25.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF126</td></tr>
<tr><td>TCELL59:OUT.26.TMIN</td><td>GTH_CHANNEL3.RXCHARISK_SF7</td></tr>
<tr><td>TCELL59:OUT.27.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF62</td></tr>
<tr><td>TCELL59:OUT.28.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF15</td></tr>
<tr><td>TCELL59:OUT.29.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF127</td></tr>
<tr><td>TCELL59:OUT.30.TMIN</td><td>GTH_CHANNEL3.RXDISPERR_SF7</td></tr>
<tr><td>TCELL59:OUT.31.TMIN</td><td>GTH_CHANNEL3.RXDATA_SF63</td></tr>
<tr><td>TCELL59:IMUX.CTRL.0</td><td>GTH_CHANNEL3.CDRRESETB_FS</td></tr>
<tr><td>TCELL59:IMUX.CTRL.4</td><td>GTH_CHANNEL3.CKPINRSRVD1B_FS</td></tr>
<tr><td>TCELL59:IMUX.CTRL.5</td><td>GTH_CHANNEL3.CKPINRSRVD0B_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.0.DELAY</td><td>GTH_CHANNEL3.RXPRBSPTN_FS3</td></tr>
<tr><td>TCELL59:IMUX.IMUX.1.DELAY</td><td>GTH_CHANNEL3.SCANIN_FS18</td></tr>
<tr><td>TCELL59:IMUX.IMUX.2.DELAY</td><td>GTH_CHANNEL3.RXPRBSPTN_FS0</td></tr>
<tr><td>TCELL59:IMUX.IMUX.4.DELAY</td><td>GTH_CHANNEL3.RXPWRDN_FS1</td></tr>
<tr><td>TCELL59:IMUX.IMUX.5.DELAY</td><td>GTH_CHANNEL3.RXPRBSPTN_FS1</td></tr>
<tr><td>TCELL59:IMUX.IMUX.7.DELAY</td><td>GTH_CHANNEL3.DFEH4HOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.8.DELAY</td><td>GTH_CHANNEL3.RXPRBSPTN_FS2</td></tr>
<tr><td>TCELL59:IMUX.IMUX.10.DELAY</td><td>GTH_CHANNEL3.DFEH4OVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.11.DELAY</td><td>GTH_CHANNEL3.DFECFOKCFNUM_FS0</td></tr>
<tr><td>TCELL59:IMUX.IMUX.13.DELAY</td><td>GTH_CHANNEL3.DFEH7HOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.14.DELAY</td><td>GTH_CHANNEL3.DFECFOKCFNUM_FS1</td></tr>
<tr><td>TCELL59:IMUX.IMUX.15.DELAY</td><td>GTH_CHANNEL3.AGCCTRL_FS0</td></tr>
<tr><td>TCELL59:IMUX.IMUX.16.DELAY</td><td>GTH_CHANNEL3.DFEH7OVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.17.DELAY</td><td>GTH_CHANNEL3.DFECFOKCFNUM_FS2</td></tr>
<tr><td>TCELL59:IMUX.IMUX.18.DELAY</td><td>GTH_CHANNEL3.AGCCTRL_FS1</td></tr>
<tr><td>TCELL59:IMUX.IMUX.19.DELAY</td><td>GTH_CHANNEL3.DFEH10HOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.20.DELAY</td><td>GTH_CHANNEL3.DFECFOKCFNUM_FS3</td></tr>
<tr><td>TCELL59:IMUX.IMUX.22.DELAY</td><td>GTH_CHANNEL3.DFEH10OVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.23.DELAY</td><td>GTH_CHANNEL3.LPMKLOVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.25.DELAY</td><td>GTH_CHANNEL3.DFEH13HOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.26.DELAY</td><td>GTH_CHANNEL3.LPMKLHOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.28.DELAY</td><td>GTH_CHANNEL3.DFEH13OVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.29.DELAY</td><td>GTH_CHANNEL3.LPMKHHOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.30.DELAY</td><td>GTH_CHANNEL3.LPMGCHOLD_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.32.DELAY</td><td>GTH_CHANNEL3.RXDAOVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.33.DELAY</td><td>GTH_CHANNEL3.RXDAALGNEN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.34.DELAY</td><td>GTH_CHANNEL3.LPMGCOVREN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.35.DELAY</td><td>GTH_CHANNEL3.RXSLIPPMA_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.36.DELAY</td><td>GTH_CHANNEL3.RXDABYPASS_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.37.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS14</td></tr>
<tr><td>TCELL59:IMUX.IMUX.39.DELAY</td><td>GTH_CHANNEL3.PCIEEQRXEQADAPTDONE_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.40.DELAY</td><td>GTH_CHANNEL3.PCS_RSVD_IN_FS15</td></tr>
<tr><td>TCELL59:IMUX.IMUX.42.DELAY</td><td>GTH_CHANNEL3.RXSLIPOUTCLK_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.43.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS14</td></tr>
<tr><td>TCELL59:IMUX.IMUX.45.DELAY</td><td>GTH_CHANNEL3.RXQPIEN_FS</td></tr>
<tr><td>TCELL59:IMUX.IMUX.46.DELAY</td><td>GTH_CHANNEL3.PINRSRVD_FS15</td></tr>
</tbody>
</table></div>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ultrascale/ilkn.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ultrascale/gty.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ultrascale/ilkn.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ultrascale/gty.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>



        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
