$date
	Sat Nov 30 17:28:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module memory_tb $end
$var wire 8 ! data [7:0] $end
$var reg 5 " address [4:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % write_en $end
$scope module u_memory $end
$var wire 5 & address [4:0] $end
$var wire 1 # clk $end
$var wire 8 ' data [7:0] $end
$var wire 1 % write_en $end
$var reg 8 ( data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#25000
bx0xx0000 !
bx0xx0000 '
b10110000 (
1#
#50000
0#
1%
b11111111 !
b11111111 '
b11111111 $
b10001 "
b10001 &
#75000
1#
#100000
b1x11xxxx !
b1x11xxxx '
0#
0%
#125000
b11111111 !
b11111111 '
b11111111 (
1#
#150000
0#
#175000
1#
#200000
0#
#225000
1#
#250000
0#
#275000
1#
#300000
0#
#325000
1#
#350000
0#
#375000
1#
#400000
0#
#425000
1#
#450000
0#
#475000
1#
#500000
0#
#525000
1#
#550000
0#
#575000
1#
#600000
0#
#625000
1#
#650000
0#
#675000
1#
#700000
0#
#725000
1#
#750000
0#
#775000
1#
#800000
0#
#825000
1#
#850000
0#
#875000
1#
#900000
0#
#925000
1#
#950000
0#
#975000
1#
#1000000
0#
#1025000
1#
#1050000
0#
#1075000
1#
#1100000
0#
#1125000
1#
#1150000
0#
#1175000
1#
#1200000
0#
#1225000
1#
#1250000
0#
#1275000
1#
#1300000
0#
#1325000
1#
#1350000
0#
#1375000
1#
#1400000
0#
#1425000
1#
#1450000
0#
#1475000
1#
#1500000
0#
#1525000
1#
#1550000
0#
#1575000
1#
#1600000
0#
#1625000
1#
#1650000
0#
#1675000
1#
#1700000
0#
#1725000
1#
#1750000
0#
#1775000
1#
#1800000
0#
#1825000
1#
#1850000
0#
#1875000
1#
#1900000
0#
#1925000
1#
#1950000
0#
#1975000
1#
#2000000
0#
#2025000
1#
#2050000
0#
#2075000
1#
#2100000
0#
#2125000
1#
#2150000
0#
#2175000
1#
#2200000
0#
#2225000
1#
#2250000
0#
