
*** Running ngdbuild
    with args -intstyle ise -p xc7z020clg484-1 -dd _ngo -uc "config_2.ucf" "config_2.edf"


Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -p xc7z020clg484-1 -dd _ngo -uc config_2.ucf config_2.edf

Executing edif2ngd -quiet "config_2.edf" "_ngo\config_2.ngo"
Release 14.7 - edif2ngd P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"D:/SHS/Research/zycap_master_repo/zycap/exdesign/ise/hw/zycap_test/zycap_test.r
uns/config_2/_ngo/config_2.ngo" ...
-----------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

-----------------------------------------------

-----------------------------------------------
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "config_2.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source =  
   FFS  PADS  CPUS;> [config_2.ucf(12)]: CPUS "*" does not match any design
   objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source =   FFS  PADS  CPUS;> [config_2.ucf(20)]:
   CPUS "*" does not match any design objects.

Done...
Checking Partitions ...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  Preserved Partitions:

    Partition "/system"


  Implemented Partitions:

    Partition "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I"
(Reconfigurable Module "module_3"):
Attribute STATE set to IMPLEMENT.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "config_2.ngd" ...
Total REAL time to NGDBUILD completion:  26 sec
Total CPU time to NGDBUILD completion:   17 sec

Writing NGDBUILD log file "config_2.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w "config_2.ngd"

Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:933 - Input port "Bus2IP_BE(3)" on Partition
   "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I" is driven by
   constant signal "partial_led_test_0/N1".
WARNING:MapLib:933 - Input port "Bus2IP_BE(2)" on Partition
   "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I" is driven by
   constant signal "partial_led_test_0/N1".
WARNING:MapLib:933 - Input port "Bus2IP_BE(1)" on Partition
   "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I" is driven by
   constant signal "partial_led_test_0/N1".
WARNING:MapLib:933 - Input port "Bus2IP_BE(0)" on Partition
   "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I" is driven by
   constant signal "partial_led_test_0/N1".
WARNING:MapLib:1235 - The undriven or constant signals indicate that further
   logic reduction is possible if the Partition
   "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I" is removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 55 secs 
Total CPU  time at the beginning of Placer: 48 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f3210215) REAL time: 58 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f3210215) REAL time: 1 mins 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:f3210215) REAL time: 1 mins 1 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f3210215) REAL time: 1 mins 6 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:f3210215) REAL time: 1 mins 6 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:f3210215) REAL time: 1 mins 6 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:f3210215) REAL time: 1 mins 6 secs 

Phase 8.8  Global Placement
..
.................................................................
................
Phase 8.8  Global Placement (Checksum:eb248702) REAL time: 1 mins 9 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:eb248702) REAL time: 1 mins 9 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:bb96102a) REAL time: 1 mins 12 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:bb96102a) REAL time: 1 mins 12 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:bb96102a) REAL time: 1 mins 12 secs 

Total REAL time to Placer completion: 1 mins 12 secs 
Total CPU  time to Placer completion: 1 mins 5 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    8
Slice Logic Utilization:
  Number of Slice Registers:                 2,172 out of 106,400    2%
    Number used as Flip Flops:               2,167
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                5
  Number of Slice LUTs:                      2,410 out of  53,200    4%
    Number used as logic:                    2,098 out of  53,200    3%
      Number using O6 output only:           1,530
      Number using O5 output only:              34
      Number using O5 and O6:                  534
      Number used as ROM:                        0
    Number used as Memory:                     108 out of  17,400    1%
      Number used as Dual Port RAM:             10
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                  6
      Number used as Single Port RAM:            0
      Number used as Shift Register:            98
        Number using O6 output only:            98
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    204
      Number with same-slice register load:    195
      Number with same-slice carry load:         7
      Number with other load:                    2

Slice Logic Distribution:
  Number of occupied Slices:                   719 out of  13,300    5%
  Number of LUT Flip Flop pairs used:        2,625
    Number with an unused Flip Flop:           858 out of   2,625   32%
    Number with an unused LUT:                 215 out of   2,625    8%
    Number of fully used LUT-FF pairs:       1,552 out of   2,625   59%
    Number of unique control sets:             142
    Number of slice register sites lost
      to control set restrictions:             583 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        21 out of     200   10%
    Number of LOCed IOBs:                       21 out of      21  100%
  Number of bonded IOPAD:                      130 out of     130  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  1 out of     140    1%
    Number using RAMB36E1 only:                  1
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  0 out of     280    0%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     200    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     200    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               1 out of       2   50%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  988 MB
Total REAL time to MAP completion:  1 mins 15 secs 
Total CPU time to MAP completion:   1 mins 8 secs 

Mapping completed.
See MAP report file "config_2.mrp" for details.

*** Running par
    with args -intstyle pa "config_2.ncd" -w "config_2_routed.ncd"




Constraints file: config_2.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           1 out of 32      3%
   Number of ICAPs                           1 out of 2      50%
   Number of External IOB33s                21 out of 200    10%
      Number of LOCed IOB33s                21 out of 21    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of PS7s                            1 out of 1     100%
   Number of RAMB36E1s                       1 out of 140     1%
   Number of Slices                        719 out of 13300   5%
   Number of Slice Registers              2172 out of 106400  2%
      Number used as Flip Flops           2172
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   2410 out of 53200   4%
   Number of Slice LUT-Flip Flop pairs    2609 out of 53200   4%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 1 mins 17 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 18 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 1741 unrouted;      REAL time: 1 mins 54 secs 

Phase  2  : 1575 unrouted;      REAL time: 1 mins 55 secs 

Phase  3  : 577 unrouted;      REAL time: 1 mins 56 secs 

Phase  4  : 577 unrouted; (Setup:0, Hold:9150, Component Switching Limit:0)     REAL time: 1 mins 59 secs 

Updating file: config_2_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:9206, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:9206, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:9206, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:9206, Component Switching Limit:0)     REAL time: 2 mins 2 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 3 secs 
Total REAL time to Router completion: 2 mins 3 secs 
Total CPU time to Router completion: 1 mins 56 secs 

Partition Implementation Status
-------------------------------

  Preserved Partitions:

    Partition "/system"


  Implemented Partitions:

    Partition "/system/partial_led_test_0/partial_led_test_0/USER_LOGIC_I" (Reconfigurable Module "module_3")

Attribute STATE set to IMPLEMENT.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  617 |  0.359     |  1.978      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.177ns|     9.823ns|       0|           0
  0" 100 MHz HIGH 50%                       | HOLD        |     0.038ns|            |       0|           0
                                            | MINPERIOD   |     0.000ns|    10.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.118ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.187ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 6 secs 
Total CPU time to PAR completion: 1 mins 58 secs 

Peak Memory Usage:  800 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file config_2_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "config_2.twr" -v 30 -l 30 "config_2_routed.ncd" "config_2.pcf"

Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Analysis completed Tue Jan 19 16:08:13 2016
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 18 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "config_2_routed.ncd" "config_2_routed.xdl"

Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '7z020.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Successfully converted design 'config_2_routed.ncd' to 'config_2_routed.xdl'.

*** Running bitgen
    with args "config_2_routed.ncd" "config_2.bit" "config_2.pcf" -w -intstyle pa

WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
