#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  8 16:15:31 2023
# Process ID: 1736
# Current directory: E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.runs/synth_1
# Command line: vivado.exe -log led_pwm_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_pwm_top.tcl
# Log file: E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.runs/synth_1/led_pwm_top.vds
# Journal file: E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source led_pwm_top.tcl -notrace
Command: synth_design -top led_pwm_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 39156 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.316 ; gain = 96.289
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'led_pwm_top' [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_pwm_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_disp' [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_disp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_disp' (1#1) [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_disp.v:1]
INFO: [Synth 8-6157] synthesizing module 'Light_Sensor_ALS' [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/Light_Sensor_ALS.v:1]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 10 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPI_Master_With_Single_CS' [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/SPI_Master_With_Single_CS.v:1]
	Parameter SPI_MODE bound to: 3 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 10 - type: integer 
	Parameter MAX_BYTES_PER_CS bound to: 2 - type: integer 
	Parameter CS_INACTIVE_CLKS bound to: 100 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
	Parameter CS_INACTIVE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'SPI_Master' [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/SPI_Master.v:1]
	Parameter SPI_MODE bound to: 0 - type: integer 
	Parameter CLKS_PER_HALF_BIT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master' (2#1) [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/SPI_Master.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SPI_Master_With_Single_CS' (3#1) [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/SPI_Master_With_Single_CS.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Light_Sensor_ALS' (4#1) [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/Light_Sensor_ALS.v:1]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_pwm_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.runs/synth_1/.Xil/Vivado-1736-DESKTOP-CRQ4OKO/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (5#1) [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.runs/synth_1/.Xil/Vivado-1736-DESKTOP-CRQ4OKO/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Light_Sensor_ALS2'. This will prevent further optimization [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_pwm_top.v:62]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_ila_0'. This will prevent further optimization [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_pwm_top.v:70]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'led_disp2'. This will prevent further optimization [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_pwm_top.v:56]
INFO: [Synth 8-6155] done synthesizing module 'led_pwm_top' (6#1) [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/new/led_pwm_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 521.941 ; gain = 149.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 521.941 ; gain = 149.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 521.941 ; gain = 149.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila_0'
Finished Parsing XDC File [e:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'u_ila_0'
Parsing XDC File [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/constrs_1/new/1.xdc]
Finished Parsing XDC File [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/constrs_1/new/1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.srcs/constrs_1/new/1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/led_pwm_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/led_pwm_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 852.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for u_ila_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "r_SPI_Clk_Edges" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_Trailing_Edge" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_RX_DV" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_CS_reg' in module 'SPI_Master_With_Single_CS'
INFO: [Synth 8-5544] ROM "r_SM_CS" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_ADC_Word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                TRANSFER |                              010 |                               01
             CS_INACTIVE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_CS_reg' using encoding 'one-hot' in module 'SPI_Master_With_Single_CS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_disp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module SPI_Master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module SPI_Master_With_Single_CS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module Light_Sensor_ALS 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'led_disp2/duty_cycle_reg[0]' (FDC) to 'led_disp2/duty_cycle_reg[12]'
INFO: [Synth 8-3886] merging instance 'led_disp2/duty_cycle_reg[1]' (FDC) to 'led_disp2/duty_cycle_reg[10]'
INFO: [Synth 8-3886] merging instance 'led_disp2/duty_cycle_reg[5]' (FDC) to 'led_disp2/duty_cycle_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (led_disp2/\duty_cycle_reg[12] )
WARNING: [Synth 8-3332] Sequential element (duty_cycle_reg[12]) is unused and will be removed from module led_disp.
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[7]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[6]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[5]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[4]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[3]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[2]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3886] merging instance 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[1]' (FDCE) to 'Light_Sensor_ALS2/SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Light_Sensor_ALS2/\SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0] )
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/r_TX_DV_reg) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/r_Trailing_Edge_reg) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Bit_Count_reg[2]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Bit_Count_reg[1]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Bit_Count_reg[0]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/r_TX_Byte_reg[0]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (SPI_Master_With_Single_CS1/SPI_Master1/o_SPI_MOSI_reg) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[15]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[14]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[13]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[4]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[3]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[2]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[1]) is unused and will be removed from module Light_Sensor_ALS.
WARNING: [Synth 8-3332] Sequential element (r_ADC_Word_reg[0]) is unused and will be removed from module Light_Sensor_ALS.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 852.422 ; gain = 480.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ila_0  |     1|
|2     |BUFG   |     1|
|3     |CARRY4 |     5|
|4     |LUT1   |     3|
|5     |LUT2   |     3|
|6     |LUT3   |    13|
|7     |LUT4   |    25|
|8     |LUT5   |    25|
|9     |LUT6   |    24|
|10    |FDCE   |    50|
|11    |FDPE   |     8|
|12    |FDRE   |    11|
|13    |IBUF   |     3|
|14    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+--------------------------+------+
|      |Instance                       |Module                    |Cells |
+------+-------------------------------+--------------------------+------+
|1     |top                            |                          |   175|
|2     |  led_disp2                    |led_disp                  |    68|
|3     |  Light_Sensor_ALS2            |Light_Sensor_ALS          |    99|
|4     |    SPI_Master_With_Single_CS1 |SPI_Master_With_Single_CS |    90|
|5     |      SPI_Master1              |SPI_Master                |    61|
+------+-------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 871.219 ; gain = 168.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 871.219 ; gain = 499.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 874.945 ; gain = 504.656
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Arm/item/robei/item/led_pwm_top/led_pwm_top.runs/synth_1/led_pwm_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file led_pwm_top_utilization_synth.rpt -pb led_pwm_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 874.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  8 16:16:03 2023...
