Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  5 16:10:37 2021
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (299)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (299)
--------------------------------
 There are 299 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.355        0.000                      0                  865        0.007        0.000                      0                  865        3.000        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
i_clk_100mhz              {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
  o_clk_5mhz_clk_wiz_0    {0.000 100.000}      200.000         5.000           
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1    {0.000 25.000}       50.000          20.000          
  o_clk_5mhz_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  
  o_clk_5mhz_clk_wiz_0         79.355        0.000                      0                  748        0.120        0.000                      0                  748       13.360        0.000                       0                   301  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                     47.845        0.000                       0                     3  
  o_clk_5mhz_clk_wiz_0_1       79.383        0.000                      0                  748        0.148        0.000                      0                  748       13.360        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0         79.355        0.000                      0                  748        0.007        0.000                      0                  748  
o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1       79.355        0.000                      0                  748        0.007        0.000                      0                  748  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0         93.554        0.000                      0                  117        0.939        0.000                      0                  117  
**async_default**       o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0         93.554        0.000                      0                  117        0.621        0.000                      0                  117  
**async_default**       o_clk_5mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1       93.554        0.000                      0                  117        0.621        0.000                      0                  117  
**async_default**       o_clk_5mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1       93.582        0.000                      0                  117        0.939        0.000                      0                  117  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.355ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.754ns  (logic 1.451ns (7.345%)  route 18.303ns (92.655%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.465   118.847    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.318   198.768    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.202    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.202    
                         arrival time                        -118.847    
  -------------------------------------------------------------------
                         slack                                 79.355    

Slack (MET) :             79.555ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.557ns  (logic 1.451ns (7.420%)  route 18.106ns (92.581%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.944   118.650    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628   198.608    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.088    
                         clock uncertainty           -0.318   198.770    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.204    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                        -118.650    
  -------------------------------------------------------------------
                         slack                                 79.555    

Slack (MET) :             79.661ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.442ns  (logic 1.451ns (7.463%)  route 17.991ns (92.537%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 198.600 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.830   118.536    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.620   198.600    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.080    
                         clock uncertainty           -0.318   198.762    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.196    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.196    
                         arrival time                        -118.536    
  -------------------------------------------------------------------
                         slack                                 79.661    

Slack (MET) :             79.697ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.416ns  (logic 1.451ns (7.473%)  route 17.965ns (92.527%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.127   118.509    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.551   198.530    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.090    
                         clock uncertainty           -0.318   198.772    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.206    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                        -118.509    
  -------------------------------------------------------------------
                         slack                                 79.697    

Slack (MET) :             79.873ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.244ns  (logic 1.451ns (7.540%)  route 17.793ns (92.460%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 198.534 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.632   118.337    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.555   198.534    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.094    
                         clock uncertainty           -0.318   198.776    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.210    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.210    
                         arrival time                        -118.337    
  -------------------------------------------------------------------
                         slack                                 79.873    

Slack (MET) :             79.895ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.217ns  (logic 1.451ns (7.551%)  route 17.766ns (92.449%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 198.609 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.605   118.310    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.629   198.609    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.089    
                         clock uncertainty           -0.318   198.771    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.205    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.205    
                         arrival time                        -118.310    
  -------------------------------------------------------------------
                         slack                                 79.895    

Slack (MET) :             79.956ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.153ns  (logic 1.805ns (9.424%)  route 17.348ns (90.576%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.405   118.246    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.318   198.768    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.202    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.202    
                         arrival time                        -118.246    
  -------------------------------------------------------------------
                         slack                                 79.956    

Slack (MET) :             79.967ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.241ns  (logic 1.575ns (8.186%)  route 17.666ns (91.814%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.517   112.144    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y93         LUT2 (Prop_lut2_I1_O)        0.124   112.268 f  debuggerTop/cpu6502/ir/r_data[5]_i_2/O
                         net (fo=1, routed)           0.279   112.547    debuggerTop/cpu6502/ir/r_data[5]_i_2_n_2
    SLICE_X72Y93         LUT6 (Prop_lut6_I0_O)        0.124   112.671 r  debuggerTop/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=7, routed)           0.949   113.620    debuggerTop/cpu6502/ir/r_data_reg[7]_0[5]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   113.744 r  debuggerTop/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.841   114.585    debuggerTop/cpu6502/abh/D[5]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.124   114.709 r  debuggerTop/cpu6502/abh/blockRam_i_4/O
                         net (fo=16, routed)          3.625   118.334    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.318   198.867    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   198.301    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.301    
                         arrival time                        -118.334    
  -------------------------------------------------------------------
                         slack                                 79.967    

Slack (MET) :             79.973ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.235ns  (logic 1.805ns (9.384%)  route 17.430ns (90.616%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.487   118.328    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.318   198.867    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.301    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.301    
                         arrival time                        -118.328    
  -------------------------------------------------------------------
                         slack                                 79.973    

Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.037ns  (logic 1.805ns (9.481%)  route 17.232ns (90.519%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 198.517 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.289   118.130    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.537   198.517    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   198.997    
                         clock uncertainty           -0.318   198.679    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.113    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.113    
                         arrival time                        -118.130    
  -------------------------------------------------------------------
                         slack                                 79.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.161ns (7.762%)  route 1.913ns (92.238%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  debuggerTop/cpu6502/ir/blockRam_i_26/O
                         net (fo=2, routed)           0.196     0.101    debuggerTop/debugger/blockRam_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.146 r  debuggerTop/debugger/blockRam_i_10/O
                         net (fo=16, routed)          0.240     0.385    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.792    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.318     0.083    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.266    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.269ns (13.452%)  route 1.731ns (86.548%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.046    -0.094 r  debuggerTop/cpu6502/ir/blockRam_i_30/O
                         net (fo=2, routed)           0.128     0.034    debuggerTop/cpu6502/ir/r_address_reg[1]_0
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.107     0.141 f  debuggerTop/cpu6502/ir/r_value_data[1]_i_2/O
                         net (fo=1, routed)           0.125     0.266    debuggerTop/debugger/r_value_data_reg[1]_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  debuggerTop/debugger/r_value_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    debuggerTop/debugger/r_value_data[1]_i_1_n_2
    SLICE_X65Y97         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/debugger/o_clk_5mhz
    SLICE_X65Y97         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.091     0.133    debuggerTop/debugger/r_value_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.035ns  (logic 0.288ns (14.149%)  route 1.747ns (85.851%))
  Logic Levels:           5  (BUFG=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 99.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.706    99.542    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.045    99.587 r  debuggerTop/cpu6502/ir/r_c_i_17/O
                         net (fo=1, routed)           0.000    99.587    debuggerTop/cpu6502/ir/r_c_i_17_n_2
    SLICE_X74Y104        MUXF7 (Prop_muxf7_I1_O)      0.064    99.651 r  debuggerTop/cpu6502/ir/r_c_reg_i_11/O
                         net (fo=1, routed)           0.125    99.776    debuggerTop/cpu6502/ir/r_c_reg_i_11_n_2
    SLICE_X74Y104        LUT6 (Prop_lut6_I0_O)        0.108    99.884 r  debuggerTop/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.417   100.302    debuggerTop/cpu6502/ir/r_c_i_5_n_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I4_O)        0.045   100.347 r  debuggerTop/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000   100.347    debuggerTop/cpu6502/p/r_c_reg_0
    SLICE_X73Y99         FDCE                                         r  debuggerTop/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    99.195    debuggerTop/cpu6502/p/o_clk_5mhz
    SLICE_X73Y99         FDCE                                         r  debuggerTop/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.751    
                         clock uncertainty            0.318   100.069    
    SLICE_X73Y99         FDCE (Hold_fdce_C_D)         0.098   100.167    debuggerTop/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                       -100.167    
                         arrival time                         100.347    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.116ns (5.715%)  route 1.914ns (94.285%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.794    -0.369    debuggerTop/cpu6502/tcu/o_clk_5mhz
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  debuggerTop/cpu6502/tcu/r_value_data[15]_i_6/O
                         net (fo=20, routed)          0.620     0.296    debuggerTop/cpu6502/ir/r_value_data_reg[13]
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  debuggerTop/cpu6502/ir/r_value_data[15]_i_2/O
                         net (fo=1, routed)           0.000     0.341    debuggerTop/debugger/r_value_data_reg[15]_0[7]
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.318     0.040    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.120     0.160    debuggerTop/debugger/r_value_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/s/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.913ns  (logic 0.116ns (6.063%)  route 1.797ns (93.937%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 99.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.739    99.575    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.045    99.620 r  debuggerTop/cpu6502/ir/r_data[7]_i_3__1/O
                         net (fo=1, routed)           0.159    99.779    debuggerTop/cpu6502/tcu/r_data_reg[7]
    SLICE_X73Y104        LUT6 (Prop_lut6_I1_O)        0.045    99.824 f  debuggerTop/cpu6502/tcu/r_data[7]_i_1/O
                         net (fo=8, routed)           0.401   100.225    debuggerTop/cpu6502/s/E[0]
    SLICE_X73Y97         FDCE                                         f  debuggerTop/cpu6502/s/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    99.195    debuggerTop/cpu6502/s/o_clk_5mhz
    SLICE_X73Y97         FDCE                                         r  debuggerTop/cpu6502/s/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.751    
                         clock uncertainty            0.318   100.069    
    SLICE_X73Y97         FDCE (Hold_fdce_C_CE)       -0.032   100.037    debuggerTop/cpu6502/s/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                       -100.037    
                         arrival time                         100.225    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/s/r_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.913ns  (logic 0.116ns (6.063%)  route 1.797ns (93.937%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 99.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.739    99.575    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.045    99.620 r  debuggerTop/cpu6502/ir/r_data[7]_i_3__1/O
                         net (fo=1, routed)           0.159    99.779    debuggerTop/cpu6502/tcu/r_data_reg[7]
    SLICE_X73Y104        LUT6 (Prop_lut6_I1_O)        0.045    99.824 f  debuggerTop/cpu6502/tcu/r_data[7]_i_1/O
                         net (fo=8, routed)           0.401   100.225    debuggerTop/cpu6502/s/E[0]
    SLICE_X73Y97         FDCE                                         f  debuggerTop/cpu6502/s/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    99.195    debuggerTop/cpu6502/s/o_clk_5mhz
    SLICE_X73Y97         FDCE                                         r  debuggerTop/cpu6502/s/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.751    
                         clock uncertainty            0.318   100.069    
    SLICE_X73Y97         FDCE (Hold_fdce_C_CE)       -0.032   100.037    debuggerTop/cpu6502/s/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -100.037    
                         arrival time                         100.225    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.226ns (10.900%)  route 1.847ns (89.100%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.648    -0.515    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X74Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.470 f  debuggerTop/cpu6502/ir/r_add[7]_i_4/O
                         net (fo=8, routed)           0.548     0.078    debuggerTop/cpu6502/ir/r_add[7]_i_4_n_2
    SLICE_X76Y96         LUT4 (Prop_lut4_I1_O)        0.044     0.122 f  debuggerTop/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=1, routed)           0.152     0.274    debuggerTop/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.111     0.385 f  debuggerTop/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    debuggerTop/cpu6502/alu/D[4]
    SLICE_X76Y96         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    -0.803    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y96         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.318     0.071    
    SLICE_X76Y96         FDCE (Hold_fdce_C_D)         0.121     0.192    debuggerTop/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.116ns (5.729%)  route 1.909ns (94.271%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.794    -0.369    debuggerTop/cpu6502/tcu/o_clk_5mhz
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  debuggerTop/cpu6502/tcu/r_value_data[15]_i_6/O
                         net (fo=20, routed)          0.615     0.291    debuggerTop/cpu6502/ir/r_value_data_reg[13]
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  debuggerTop/cpu6502/ir/r_value_data[13]_i_1/O
                         net (fo=1, routed)           0.000     0.336    debuggerTop/debugger/r_value_data_reg[15]_0[5]
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.318     0.040    
    SLICE_X63Y96         FDCE (Hold_fdce_C_D)         0.091     0.131    debuggerTop/debugger/r_value_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.131    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.206ns (9.813%)  route 1.893ns (90.187%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.711    -0.453    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.408 r  debuggerTop/cpu6502/ir/r_avr_out_i_52/O
                         net (fo=2, routed)           0.164    -0.245    debuggerTop/cpu6502/ir/r_avr_out_i_52_n_2
    SLICE_X74Y108        LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  debuggerTop/cpu6502/ir/r_avr_out_i_22/O
                         net (fo=14, routed)          0.380     0.181    debuggerTop/cpu6502/ir/r_avr_out_i_22_n_2
    SLICE_X76Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.226 r  debuggerTop/cpu6502/ir/r_add[0]_i_3/O
                         net (fo=1, routed)           0.140     0.366    debuggerTop/cpu6502/ir/r_add[0]_i_3_n_2
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  debuggerTop/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    debuggerTop/cpu6502/alu/D[0]
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.318     0.072    
    SLICE_X76Y98         FDCE (Hold_fdce_C_D)         0.120     0.192    debuggerTop/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.161ns (7.385%)  route 2.019ns (92.615%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  debuggerTop/cpu6502/ir/blockRam_i_26/O
                         net (fo=2, routed)           0.196     0.101    debuggerTop/debugger/blockRam_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.146 r  debuggerTop/debugger/blockRam_i_10/O
                         net (fo=16, routed)          0.346     0.491    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.882    -0.791    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.318     0.084    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.267    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y21     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y19     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y17     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y17     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y19     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y19     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y21     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y21     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y18     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y16     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y97     debuggerTop/cpu6502/ac/r_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y97     debuggerTop/cpu6502/ac/r_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y93     debuggerTop/cpu6502/ac/r_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y97     debuggerTop/cpu6502/ac/r_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y97     debuggerTop/cpu6502/ac/r_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X55Y92     debuggerTop/debugger/r_cmd_byte_index_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y96     debuggerTop/cpu6502/abh/r_address_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y96     debuggerTop/cpu6502/abh/r_address_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y96     debuggerTop/cpu6502/abh/r_address_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y96     debuggerTop/cpu6502/abh/r_address_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y96     debuggerTop/cpu6502/abh/r_address_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.383ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.754ns  (logic 1.451ns (7.345%)  route 18.303ns (92.655%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.465   118.847    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.289   198.796    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.230    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                        -118.847    
  -------------------------------------------------------------------
                         slack                                 79.383    

Slack (MET) :             79.583ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.557ns  (logic 1.451ns (7.420%)  route 18.106ns (92.581%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.944   118.650    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628   198.608    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.088    
                         clock uncertainty           -0.289   198.799    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.233    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                        -118.650    
  -------------------------------------------------------------------
                         slack                                 79.583    

Slack (MET) :             79.689ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.442ns  (logic 1.451ns (7.463%)  route 17.991ns (92.537%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 198.600 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.830   118.536    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.620   198.600    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.080    
                         clock uncertainty           -0.289   198.791    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.225    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.225    
                         arrival time                        -118.536    
  -------------------------------------------------------------------
                         slack                                 79.689    

Slack (MET) :             79.725ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.416ns  (logic 1.451ns (7.473%)  route 17.965ns (92.527%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.127   118.509    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.551   198.530    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.090    
                         clock uncertainty           -0.289   198.800    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.234    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                        -118.509    
  -------------------------------------------------------------------
                         slack                                 79.725    

Slack (MET) :             79.901ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.244ns  (logic 1.451ns (7.540%)  route 17.793ns (92.460%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 198.534 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.632   118.337    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.555   198.534    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.094    
                         clock uncertainty           -0.289   198.804    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.238    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.238    
                         arrival time                        -118.337    
  -------------------------------------------------------------------
                         slack                                 79.901    

Slack (MET) :             79.923ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.217ns  (logic 1.451ns (7.551%)  route 17.766ns (92.449%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 198.609 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.605   118.310    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.629   198.609    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.089    
                         clock uncertainty           -0.289   198.800    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.234    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.234    
                         arrival time                        -118.310    
  -------------------------------------------------------------------
                         slack                                 79.923    

Slack (MET) :             79.984ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.153ns  (logic 1.805ns (9.424%)  route 17.348ns (90.576%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.405   118.246    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.289   198.796    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.230    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.230    
                         arrival time                        -118.246    
  -------------------------------------------------------------------
                         slack                                 79.984    

Slack (MET) :             79.995ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.241ns  (logic 1.575ns (8.186%)  route 17.666ns (91.814%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.517   112.144    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y93         LUT2 (Prop_lut2_I1_O)        0.124   112.268 f  debuggerTop/cpu6502/ir/r_data[5]_i_2/O
                         net (fo=1, routed)           0.279   112.547    debuggerTop/cpu6502/ir/r_data[5]_i_2_n_2
    SLICE_X72Y93         LUT6 (Prop_lut6_I0_O)        0.124   112.671 r  debuggerTop/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=7, routed)           0.949   113.620    debuggerTop/cpu6502/ir/r_data_reg[7]_0[5]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   113.744 r  debuggerTop/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.841   114.585    debuggerTop/cpu6502/abh/D[5]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.124   114.709 r  debuggerTop/cpu6502/abh/blockRam_i_4/O
                         net (fo=16, routed)          3.625   118.334    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.289   198.895    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   198.329    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.329    
                         arrival time                        -118.334    
  -------------------------------------------------------------------
                         slack                                 79.995    

Slack (MET) :             80.001ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.235ns  (logic 1.805ns (9.384%)  route 17.430ns (90.616%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.487   118.328    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.289   198.895    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.329    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.329    
                         arrival time                        -118.328    
  -------------------------------------------------------------------
                         slack                                 80.001    

Slack (MET) :             80.011ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.037ns  (logic 1.805ns (9.481%)  route 17.232ns (90.519%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 198.517 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.289   118.130    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.537   198.517    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   198.997    
                         clock uncertainty           -0.289   198.708    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.142    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.142    
                         arrival time                        -118.130    
  -------------------------------------------------------------------
                         slack                                 80.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.161ns (7.762%)  route 1.913ns (92.238%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  debuggerTop/cpu6502/ir/blockRam_i_26/O
                         net (fo=2, routed)           0.196     0.101    debuggerTop/debugger/blockRam_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.146 r  debuggerTop/debugger/blockRam_i_10/O
                         net (fo=16, routed)          0.240     0.385    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.792    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.289     0.054    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.237    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.269ns (13.452%)  route 1.731ns (86.548%))
  Logic Levels:           5  (BUFG=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.046    -0.094 r  debuggerTop/cpu6502/ir/blockRam_i_30/O
                         net (fo=2, routed)           0.128     0.034    debuggerTop/cpu6502/ir/r_address_reg[1]_0
    SLICE_X66Y96         LUT6 (Prop_lut6_I0_O)        0.107     0.141 f  debuggerTop/cpu6502/ir/r_value_data[1]_i_2/O
                         net (fo=1, routed)           0.125     0.266    debuggerTop/debugger/r_value_data_reg[1]_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.311 r  debuggerTop/debugger/r_value_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.311    debuggerTop/debugger/r_value_data[1]_i_1_n_2
    SLICE_X65Y97         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/debugger/o_clk_5mhz
    SLICE_X65Y97         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[1]/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.289     0.014    
    SLICE_X65Y97         FDCE (Hold_fdce_C_D)         0.091     0.105    debuggerTop/debugger/r_value_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/p/r_c_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        2.035ns  (logic 0.288ns (14.149%)  route 1.747ns (85.851%))
  Logic Levels:           5  (BUFG=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 99.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.706    99.542    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.045    99.587 r  debuggerTop/cpu6502/ir/r_c_i_17/O
                         net (fo=1, routed)           0.000    99.587    debuggerTop/cpu6502/ir/r_c_i_17_n_2
    SLICE_X74Y104        MUXF7 (Prop_muxf7_I1_O)      0.064    99.651 r  debuggerTop/cpu6502/ir/r_c_reg_i_11/O
                         net (fo=1, routed)           0.125    99.776    debuggerTop/cpu6502/ir/r_c_reg_i_11_n_2
    SLICE_X74Y104        LUT6 (Prop_lut6_I0_O)        0.108    99.884 r  debuggerTop/cpu6502/ir/r_c_i_5/O
                         net (fo=2, routed)           0.417   100.302    debuggerTop/cpu6502/ir/r_c_i_5_n_2
    SLICE_X73Y99         LUT6 (Prop_lut6_I4_O)        0.045   100.347 r  debuggerTop/cpu6502/ir/r_c_i_1/O
                         net (fo=1, routed)           0.000   100.347    debuggerTop/cpu6502/p/r_c_reg_0
    SLICE_X73Y99         FDCE                                         r  debuggerTop/cpu6502/p/r_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    99.195    debuggerTop/cpu6502/p/o_clk_5mhz
    SLICE_X73Y99         FDCE                                         r  debuggerTop/cpu6502/p/r_c_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    99.751    
                         clock uncertainty            0.289   100.041    
    SLICE_X73Y99         FDCE (Hold_fdce_C_D)         0.098   100.139    debuggerTop/cpu6502/p/r_c_reg
  -------------------------------------------------------------------
                         required time                       -100.139    
                         arrival time                         100.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.116ns (5.715%)  route 1.914ns (94.285%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.794    -0.369    debuggerTop/cpu6502/tcu/o_clk_5mhz
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  debuggerTop/cpu6502/tcu/r_value_data[15]_i_6/O
                         net (fo=20, routed)          0.620     0.296    debuggerTop/cpu6502/ir/r_value_data_reg[13]
    SLICE_X62Y96         LUT6 (Prop_lut6_I1_O)        0.045     0.341 r  debuggerTop/cpu6502/ir/r_value_data[15]_i_2/O
                         net (fo=1, routed)           0.000     0.341    debuggerTop/debugger/r_value_data_reg[15]_0[7]
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.289     0.012    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.120     0.132    debuggerTop/debugger/r_value_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/s/r_data_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.913ns  (logic 0.116ns (6.063%)  route 1.797ns (93.937%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 99.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.739    99.575    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.045    99.620 r  debuggerTop/cpu6502/ir/r_data[7]_i_3__1/O
                         net (fo=1, routed)           0.159    99.779    debuggerTop/cpu6502/tcu/r_data_reg[7]
    SLICE_X73Y104        LUT6 (Prop_lut6_I1_O)        0.045    99.824 f  debuggerTop/cpu6502/tcu/r_data[7]_i_1/O
                         net (fo=8, routed)           0.401   100.225    debuggerTop/cpu6502/s/E[0]
    SLICE_X73Y97         FDCE                                         f  debuggerTop/cpu6502/s/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    99.195    debuggerTop/cpu6502/s/o_clk_5mhz
    SLICE_X73Y97         FDCE                                         r  debuggerTop/cpu6502/s/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.751    
                         clock uncertainty            0.289   100.041    
    SLICE_X73Y97         FDCE (Hold_fdce_C_CE)       -0.032   100.009    debuggerTop/cpu6502/s/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                       -100.009    
                         arrival time                         100.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/s/r_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        1.913ns  (logic 0.116ns (6.063%)  route 1.797ns (93.937%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 99.195 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 98.311 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.739    99.575    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y104        LUT6 (Prop_lut6_I3_O)        0.045    99.620 r  debuggerTop/cpu6502/ir/r_data[7]_i_3__1/O
                         net (fo=1, routed)           0.159    99.779    debuggerTop/cpu6502/tcu/r_data_reg[7]
    SLICE_X73Y104        LUT6 (Prop_lut6_I1_O)        0.045    99.824 f  debuggerTop/cpu6502/tcu/r_data[7]_i_1/O
                         net (fo=8, routed)           0.401   100.225    debuggerTop/cpu6502/s/E[0]
    SLICE_X73Y97         FDCE                                         f  debuggerTop/cpu6502/s/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    99.195    debuggerTop/cpu6502/s/o_clk_5mhz
    SLICE_X73Y97         FDCE                                         r  debuggerTop/cpu6502/s/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    99.751    
                         clock uncertainty            0.289   100.041    
    SLICE_X73Y97         FDCE (Hold_fdce_C_CE)       -0.032   100.009    debuggerTop/cpu6502/s/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                       -100.009    
                         arrival time                         100.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.226ns (10.900%)  route 1.847ns (89.100%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.648    -0.515    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X74Y101        LUT6 (Prop_lut6_I5_O)        0.045    -0.470 f  debuggerTop/cpu6502/ir/r_add[7]_i_4/O
                         net (fo=8, routed)           0.548     0.078    debuggerTop/cpu6502/ir/r_add[7]_i_4_n_2
    SLICE_X76Y96         LUT4 (Prop_lut4_I1_O)        0.044     0.122 f  debuggerTop/cpu6502/ir/r_add[4]_i_6/O
                         net (fo=1, routed)           0.152     0.274    debuggerTop/cpu6502/ir/r_add[4]_i_6_n_2
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.111     0.385 f  debuggerTop/cpu6502/ir/r_add[4]_i_1/O
                         net (fo=1, routed)           0.000     0.385    debuggerTop/cpu6502/alu/D[4]
    SLICE_X76Y96         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    -0.803    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y96         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[4]/C
                         clock pessimism              0.557    -0.247    
                         clock uncertainty            0.289     0.043    
    SLICE_X76Y96         FDCE (Hold_fdce_C_D)         0.121     0.164    debuggerTop/cpu6502/alu/r_add_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.116ns (5.729%)  route 1.909ns (94.271%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.794    -0.369    debuggerTop/cpu6502/tcu/o_clk_5mhz
    SLICE_X64Y97         LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  debuggerTop/cpu6502/tcu/r_value_data[15]_i_6/O
                         net (fo=20, routed)          0.615     0.291    debuggerTop/cpu6502/ir/r_value_data_reg[13]
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  debuggerTop/cpu6502/ir/r_value_data[13]_i_1/O
                         net (fo=1, routed)           0.000     0.336    debuggerTop/debugger/r_value_data_reg[15]_0[5]
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.289     0.012    
    SLICE_X63Y96         FDCE (Hold_fdce_C_D)         0.091     0.103    debuggerTop/debugger/r_value_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.206ns (9.813%)  route 1.893ns (90.187%))
  Logic Levels:           5  (BUFG=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.711    -0.453    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X73Y107        LUT6 (Prop_lut6_I0_O)        0.045    -0.408 r  debuggerTop/cpu6502/ir/r_avr_out_i_52/O
                         net (fo=2, routed)           0.164    -0.245    debuggerTop/cpu6502/ir/r_avr_out_i_52_n_2
    SLICE_X74Y108        LUT6 (Prop_lut6_I3_O)        0.045    -0.200 r  debuggerTop/cpu6502/ir/r_avr_out_i_22/O
                         net (fo=14, routed)          0.380     0.181    debuggerTop/cpu6502/ir/r_avr_out_i_22_n_2
    SLICE_X76Y98         LUT6 (Prop_lut6_I2_O)        0.045     0.226 r  debuggerTop/cpu6502/ir/r_add[0]_i_3/O
                         net (fo=1, routed)           0.140     0.366    debuggerTop/cpu6502/ir/r_add[0]_i_3_n_2
    SLICE_X76Y98         LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  debuggerTop/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.411    debuggerTop/cpu6502/alu/D[0]
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.246    
                         clock uncertainty            0.289     0.044    
    SLICE_X76Y98         FDCE (Hold_fdce_C_D)         0.120     0.164    debuggerTop/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.161ns (7.385%)  route 2.019ns (92.615%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  debuggerTop/cpu6502/ir/blockRam_i_26/O
                         net (fo=2, routed)           0.196     0.101    debuggerTop/debugger/blockRam_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.146 r  debuggerTop/debugger/blockRam_i_10/O
                         net (fo=16, routed)          0.346     0.491    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.882    -0.791    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.557    -0.234    
                         clock uncertainty            0.289     0.055    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.238    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.491    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y21     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y19     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y17     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y17     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y19     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X3Y19     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X2Y21     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y21     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y18     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         200.000     197.108    RAMB36_X1Y16     debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y97     debuggerTop/cpu6502/ac/r_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y97     debuggerTop/cpu6502/ac/r_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X72Y93     debuggerTop/cpu6502/ac/r_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y95     debuggerTop/cpu6502/ac/r_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y97     debuggerTop/cpu6502/ac/r_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X70Y97     debuggerTop/cpu6502/ac/r_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X55Y92     debuggerTop/debugger/r_cmd_byte_index_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y96     debuggerTop/cpu6502/abh/r_address_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y96     debuggerTop/cpu6502/abh/r_address_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y96     debuggerTop/cpu6502/abh/r_address_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X65Y96     debuggerTop/cpu6502/abh/r_address_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X66Y96     debuggerTop/cpu6502/abh/r_address_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X64Y97     debuggerTop/cpu6502/abh/r_address_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       79.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.355ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.754ns  (logic 1.451ns (7.345%)  route 18.303ns (92.655%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.465   118.847    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.318   198.768    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.202    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.202    
                         arrival time                        -118.847    
  -------------------------------------------------------------------
                         slack                                 79.355    

Slack (MET) :             79.555ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.557ns  (logic 1.451ns (7.420%)  route 18.106ns (92.581%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.944   118.650    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628   198.608    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.088    
                         clock uncertainty           -0.318   198.770    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.204    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                        -118.650    
  -------------------------------------------------------------------
                         slack                                 79.555    

Slack (MET) :             79.661ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.442ns  (logic 1.451ns (7.463%)  route 17.991ns (92.537%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 198.600 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.830   118.536    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.620   198.600    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.080    
                         clock uncertainty           -0.318   198.762    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.196    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.196    
                         arrival time                        -118.536    
  -------------------------------------------------------------------
                         slack                                 79.661    

Slack (MET) :             79.697ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.416ns  (logic 1.451ns (7.473%)  route 17.965ns (92.527%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.127   118.509    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.551   198.530    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.090    
                         clock uncertainty           -0.318   198.772    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.206    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                        -118.509    
  -------------------------------------------------------------------
                         slack                                 79.697    

Slack (MET) :             79.873ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.244ns  (logic 1.451ns (7.540%)  route 17.793ns (92.460%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 198.534 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.632   118.337    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.555   198.534    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.094    
                         clock uncertainty           -0.318   198.776    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.210    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.210    
                         arrival time                        -118.337    
  -------------------------------------------------------------------
                         slack                                 79.873    

Slack (MET) :             79.895ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.217ns  (logic 1.451ns (7.551%)  route 17.766ns (92.449%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 198.609 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.605   118.310    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.629   198.609    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.089    
                         clock uncertainty           -0.318   198.771    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.205    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.205    
                         arrival time                        -118.310    
  -------------------------------------------------------------------
                         slack                                 79.895    

Slack (MET) :             79.956ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.153ns  (logic 1.805ns (9.424%)  route 17.348ns (90.576%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.405   118.246    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.318   198.768    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.202    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.202    
                         arrival time                        -118.246    
  -------------------------------------------------------------------
                         slack                                 79.956    

Slack (MET) :             79.967ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.241ns  (logic 1.575ns (8.186%)  route 17.666ns (91.814%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.517   112.144    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y93         LUT2 (Prop_lut2_I1_O)        0.124   112.268 f  debuggerTop/cpu6502/ir/r_data[5]_i_2/O
                         net (fo=1, routed)           0.279   112.547    debuggerTop/cpu6502/ir/r_data[5]_i_2_n_2
    SLICE_X72Y93         LUT6 (Prop_lut6_I0_O)        0.124   112.671 r  debuggerTop/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=7, routed)           0.949   113.620    debuggerTop/cpu6502/ir/r_data_reg[7]_0[5]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   113.744 r  debuggerTop/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.841   114.585    debuggerTop/cpu6502/abh/D[5]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.124   114.709 r  debuggerTop/cpu6502/abh/blockRam_i_4/O
                         net (fo=16, routed)          3.625   118.334    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.318   198.867    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   198.301    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.301    
                         arrival time                        -118.334    
  -------------------------------------------------------------------
                         slack                                 79.967    

Slack (MET) :             79.973ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.235ns  (logic 1.805ns (9.384%)  route 17.430ns (90.616%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.487   118.328    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.318   198.867    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.301    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.301    
                         arrival time                        -118.328    
  -------------------------------------------------------------------
                         slack                                 79.973    

Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 rise@200.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        19.037ns  (logic 1.805ns (9.481%)  route 17.232ns (90.519%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 198.517 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.289   118.130    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.537   198.517    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   198.997    
                         clock uncertainty           -0.318   198.679    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.113    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.113    
                         arrival time                        -118.130    
  -------------------------------------------------------------------
                         slack                                 79.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/x/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.466ns  (logic 0.257ns (55.138%)  route 0.209ns (44.863%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 99.167 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    99.404    debuggerTop/cpu6502/x/o_clk_5mhz
    SLICE_X70Y94         FDCE                                         r  debuggerTop/cpu6502/x/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.167    99.571 r  debuggerTop/cpu6502/x/r_data_reg[4]/Q
                         net (fo=2, routed)           0.155    99.726    debuggerTop/cpu6502/ir/r_data_reg[7]_10[4]
    SLICE_X70Y93         LUT4 (Prop_lut4_I1_O)        0.045    99.771 r  debuggerTop/cpu6502/ir/r_data[4]_i_6/O
                         net (fo=1, routed)           0.054    99.825    debuggerTop/cpu6502/ir/r_data[4]_i_6_n_2
    SLICE_X70Y93         LUT5 (Prop_lut5_I4_O)        0.045    99.870 r  debuggerTop/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=7, routed)           0.000    99.870    debuggerTop/cpu6502/y/r_data_reg[7]_0[4]
    SLICE_X70Y93         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.840    99.167    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X70Y93         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.420    
                         clock uncertainty            0.318    99.737    
    SLICE_X70Y93         FDCE (Hold_fdce_C_D)         0.125    99.862    debuggerTop/cpu6502/y/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.862    
                         arrival time                          99.870    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/mcu/r_debugger_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/mcu/r_debugger_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.399%)  route 0.286ns (60.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/mcu/o_clk_5mhz
    SLICE_X63Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/mcu/r_debugger_data_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.297    debuggerTop/memory/r_debugger_data_reg[7][0]
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.252 r  debuggerTop/memory/r_debugger_data[0]_i_1/O
                         net (fo=2, routed)           0.128    -0.124    debuggerTop/mcu/r_debugger_data_reg[7]_1[0]
    SLICE_X63Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/mcu/o_clk_5mhz
    SLICE_X63Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[0]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X63Y94         FDCE (Hold_fdce_C_D)         0.070    -0.209    debuggerTop/mcu/r_debugger_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/syncTo100Mhz/r_data_2_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/syncTo100Mhz/r_sync_posedge_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.726%)  route 0.304ns (59.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.567    -0.597    debuggerTop/syncTo100Mhz/o_clk_5mhz
    SLICE_X60Y98         FDCE                                         r  debuggerTop/syncTo100Mhz/r_data_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  debuggerTop/syncTo100Mhz/r_data_2_reg/Q
                         net (fo=1, routed)           0.304    -0.129    debuggerTop/syncTo100Mhz/r_data_2
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.084 r  debuggerTop/syncTo100Mhz/r_sync_posedge_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    debuggerTop/syncTo100Mhz/r_sync_posedge_i_1__0_n_2
    SLICE_X61Y98         FDRE                                         r  debuggerTop/syncTo100Mhz/r_sync_posedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.838    -0.835    debuggerTop/syncTo100Mhz/o_clk_5mhz
    SLICE_X61Y98         FDRE                                         r  debuggerTop/syncTo100Mhz/r_sync_posedge_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.092    -0.175    debuggerTop/syncTo100Mhz/r_sync_posedge_reg
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.683%)  route 0.330ns (57.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y95         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  debuggerTop/debugger/r_tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.330    -0.118    debuggerTop/debugger/r_tx_byte_reg_n_2_[5]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.098    -0.020 r  debuggerTop/debugger/r_tx_byte[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    debuggerTop/spi/r_tx_byte_reg[7]_3[5]
    SLICE_X58Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.837    -0.836    debuggerTop/spi/o_clk_5mhz
    SLICE_X58Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120    -0.124    debuggerTop/spi/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/abh/r_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.748%)  route 0.365ns (66.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X65Y96         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/cpu6502/abh/r_address_reg[5]/Q
                         net (fo=3, routed)           0.365    -0.090    debuggerTop/cpu6502/ir/r_value_data_reg[15][0]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.045 r  debuggerTop/cpu6502/ir/r_value_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    debuggerTop/debugger/r_value_data_reg[15]_0[5]
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X63Y96         FDCE (Hold_fdce_C_D)         0.091    -0.151    debuggerTop/debugger/r_value_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/abh/r_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.745%)  route 0.400ns (68.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  debuggerTop/cpu6502/abh/r_address_reg[7]/Q
                         net (fo=3, routed)           0.400    -0.054    debuggerTop/cpu6502/ir/r_value_data_reg[15][2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.009 r  debuggerTop/cpu6502/ir/r_value_data[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    debuggerTop/debugger/r_value_data_reg[15]_0[7]
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.120    -0.122    debuggerTop/debugger/r_value_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.213ns (37.387%)  route 0.357ns (62.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y95         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/debugger/r_tx_byte_reg[4]/Q
                         net (fo=1, routed)           0.357    -0.076    debuggerTop/debugger/r_tx_byte_reg_n_2_[4]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.049    -0.027 r  debuggerTop/debugger/r_tx_byte[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.027    debuggerTop/spi/r_tx_byte_reg[7]_3[4]
    SLICE_X53Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.834    -0.839    debuggerTop/spi/o_clk_5mhz
    SLICE_X53Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.107    -0.140    debuggerTop/spi/r_tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 debuggerTop/mcu/r_debugger_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/mcu/r_debugger_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.429%)  route 0.349ns (62.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/mcu/o_clk_5mhz
    SLICE_X62Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/mcu/r_debugger_data_reg[3]/Q
                         net (fo=2, routed)           0.349    -0.083    debuggerTop/memory/r_debugger_data_reg[7][3]
    SLICE_X62Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 r  debuggerTop/memory/r_debugger_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    debuggerTop/mcu/r_debugger_data_reg[7]_1[3]
    SLICE_X62Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/mcu/o_clk_5mhz
    SLICE_X62Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[3]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.121    -0.158    debuggerTop/mcu/r_debugger_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.161ns (7.762%)  route 1.913ns (92.238%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  debuggerTop/cpu6502/ir/blockRam_i_26/O
                         net (fo=2, routed)           0.196     0.101    debuggerTop/debugger/blockRam_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.146 r  debuggerTop/debugger/blockRam_i_10/O
                         net (fo=16, routed)          0.240     0.385    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.792    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.318     0.083    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.266    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/pcl/r_pcl_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pcl/r_pcl_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 fall@100.000ns)
  Data Path Delay:        0.541ns  (logic 0.236ns (43.610%)  route 0.305ns (56.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 99.197 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 99.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.597    99.433    debuggerTop/cpu6502/pcl/o_clk_5mhz
    SLICE_X77Y94         FDCE                                         r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.146    99.579 r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/Q
                         net (fo=5, routed)           0.170    99.749    debuggerTop/cpu6502/pcl/Q[3]
    SLICE_X77Y94         LUT2 (Prop_lut2_I0_O)        0.045    99.794 r  debuggerTop/cpu6502/pcl/r_pcl[3]_i_2/O
                         net (fo=1, routed)           0.135    99.929    debuggerTop/cpu6502/ir/r_pcl_reg[3]_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I0_O)        0.045    99.974 r  debuggerTop/cpu6502/ir/r_pcl[3]_i_1/O
                         net (fo=1, routed)           0.000    99.974    debuggerTop/cpu6502/pcl/D[3]
    SLICE_X77Y94         FDCE                                         r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    99.197    debuggerTop/cpu6502/pcl/o_clk_5mhz
    SLICE_X77Y94         FDCE                                         r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.236    99.433    
                         clock uncertainty            0.318    99.750    
    SLICE_X77Y94         FDCE (Hold_fdce_C_D)         0.098    99.848    debuggerTop/cpu6502/pcl/r_pcl_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.848    
                         arrival time                          99.974    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       79.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.355ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.754ns  (logic 1.451ns (7.345%)  route 18.303ns (92.655%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.465   118.847    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.318   198.768    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.202    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.202    
                         arrival time                        -118.847    
  -------------------------------------------------------------------
                         slack                                 79.355    

Slack (MET) :             79.555ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.557ns  (logic 1.451ns (7.420%)  route 18.106ns (92.581%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 198.608 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.944   118.650    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.628   198.608    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.088    
                         clock uncertainty           -0.318   198.770    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.204    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.204    
                         arrival time                        -118.650    
  -------------------------------------------------------------------
                         slack                                 79.555    

Slack (MET) :             79.661ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.442ns  (logic 1.451ns (7.463%)  route 17.991ns (92.537%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 198.600 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.830   118.536    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.620   198.600    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   199.080    
                         clock uncertainty           -0.318   198.762    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.196    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.196    
                         arrival time                        -118.536    
  -------------------------------------------------------------------
                         slack                                 79.661    

Slack (MET) :             79.697ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.416ns  (logic 1.451ns (7.473%)  route 17.965ns (92.527%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           1.308   112.936    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y97         LUT6 (Prop_lut6_I0_O)        0.124   113.060 r  debuggerTop/cpu6502/ir/r_address[1]_i_2/O
                         net (fo=6, routed)           1.369   114.428    debuggerTop/cpu6502/ir/r_data_reg[7]_0[1]
    SLICE_X69Y97         LUT6 (Prop_lut6_I1_O)        0.124   114.552 r  debuggerTop/cpu6502/ir/r_address[1]_i_1/O
                         net (fo=4, routed)           0.706   115.258    debuggerTop/cpu6502/abh/D[1]
    SLICE_X66Y95         LUT5 (Prop_lut5_I2_O)        0.124   115.382 r  debuggerTop/cpu6502/abh/blockRam_i_8/O
                         net (fo=16, routed)          3.127   118.509    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.551   198.530    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.090    
                         clock uncertainty           -0.318   198.772    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   198.206    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.206    
                         arrival time                        -118.509    
  -------------------------------------------------------------------
                         slack                                 79.697    

Slack (MET) :             79.873ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.244ns  (logic 1.451ns (7.540%)  route 17.793ns (92.460%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 198.534 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.632   118.337    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.555   198.534    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.559   199.094    
                         clock uncertainty           -0.318   198.776    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.210    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        198.210    
                         arrival time                        -118.337    
  -------------------------------------------------------------------
                         slack                                 79.873    

Slack (MET) :             79.895ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.217ns  (logic 1.451ns (7.551%)  route 17.766ns (92.449%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 198.609 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.943   112.570    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I3_O)        0.124   112.694 r  debuggerTop/cpu6502/ir/r_address[0]_i_2/O
                         net (fo=8, routed)           1.482   114.176    debuggerTop/cpu6502/ir/r_data_reg[7]_0[0]
    SLICE_X70Y99         LUT6 (Prop_lut6_I1_O)        0.124   114.300 r  debuggerTop/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=5, routed)           1.282   115.581    debuggerTop/cpu6502/abh/D[0]
    SLICE_X64Y97         LUT5 (Prop_lut5_I2_O)        0.124   115.705 r  debuggerTop/cpu6502/abh/blockRam_i_9/O
                         net (fo=16, routed)          2.605   118.310    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.629   198.609    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   199.089    
                         clock uncertainty           -0.318   198.771    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   198.205    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.205    
                         arrival time                        -118.310    
  -------------------------------------------------------------------
                         slack                                 79.895    

Slack (MET) :             79.956ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.153ns  (logic 1.805ns (9.424%)  route 17.348ns (90.576%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 198.526 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.405   118.246    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.547   198.526    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.086    
                         clock uncertainty           -0.318   198.768    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.202    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.202    
                         arrival time                        -118.246    
  -------------------------------------------------------------------
                         slack                                 79.956    

Slack (MET) :             79.967ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.241ns  (logic 1.575ns (8.186%)  route 17.666ns (91.814%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT4 (Prop_lut4_I1_O)        0.124   111.627 r  debuggerTop/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=4, routed)           0.517   112.144    debuggerTop/cpu6502/ir/r_address[1]_i_4_n_2
    SLICE_X72Y93         LUT2 (Prop_lut2_I1_O)        0.124   112.268 f  debuggerTop/cpu6502/ir/r_data[5]_i_2/O
                         net (fo=1, routed)           0.279   112.547    debuggerTop/cpu6502/ir/r_data[5]_i_2_n_2
    SLICE_X72Y93         LUT6 (Prop_lut6_I0_O)        0.124   112.671 r  debuggerTop/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=7, routed)           0.949   113.620    debuggerTop/cpu6502/ir/r_data_reg[7]_0[5]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   113.744 r  debuggerTop/cpu6502/ir/r_address[5]_i_1/O
                         net (fo=5, routed)           0.841   114.585    debuggerTop/cpu6502/abh/D[5]
    SLICE_X65Y96         LUT5 (Prop_lut5_I2_O)        0.124   114.709 r  debuggerTop/cpu6502/abh/blockRam_i_4/O
                         net (fo=16, routed)          3.625   118.334    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.318   198.867    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   198.301    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.301    
                         arrival time                        -118.334    
  -------------------------------------------------------------------
                         slack                                 79.967    

Slack (MET) :             79.973ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.235ns  (logic 1.805ns (9.384%)  route 17.430ns (90.616%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 198.625 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.487   118.328    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.646   198.625    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.559   199.185    
                         clock uncertainty           -0.318   198.867    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.301    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.301    
                         arrival time                        -118.328    
  -------------------------------------------------------------------
                         slack                                 79.973    

Slack (MET) :             79.983ns  (required time - arrival time)
  Source:                 debuggerTop/cpu6502/ir/r_ir_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@200.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        19.037ns  (logic 1.805ns (9.481%)  route 17.232ns (90.519%))
  Logic Levels:           9  (LUT2=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 198.517 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   101.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    95.645 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    97.364    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    97.460 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.633    99.093    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.459    99.552 r  debuggerTop/cpu6502/ir/r_ir_reg[2]/Q
                         net (fo=160, routed)         4.830   104.382    debuggerTop/cpu6502/ir/Q[2]
    SLICE_X77Y109        LUT2 (Prop_lut2_I0_O)        0.124   104.506 r  debuggerTop/cpu6502/ir/r_address[7]_i_11__0/O
                         net (fo=72, routed)          3.314   107.820    debuggerTop/cpu6502/ir/r_address[7]_i_11__0_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I3_O)        0.124   107.944 r  debuggerTop/cpu6502/ir/r_data[5]_i_11/O
                         net (fo=1, routed)           0.650   108.594    debuggerTop/cpu6502/ir/r_data[5]_i_11_n_2
    SLICE_X64Y105        LUT6 (Prop_lut6_I1_O)        0.124   108.718 r  debuggerTop/cpu6502/ir/r_data[5]_i_7/O
                         net (fo=1, routed)           0.399   109.118    debuggerTop/cpu6502/ir/r_data[5]_i_7_n_2
    SLICE_X67Y105        LUT6 (Prop_lut6_I3_O)        0.124   109.242 f  debuggerTop/cpu6502/ir/r_data[5]_i_5__0/O
                         net (fo=18, routed)          2.262   111.503    debuggerTop/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X73Y93         LUT5 (Prop_lut5_I2_O)        0.152   111.655 r  debuggerTop/cpu6502/ir/r_data[4]_i_4/O
                         net (fo=6, routed)           0.842   112.497    debuggerTop/cpu6502/ir/r_data[4]_i_4_n_2
    SLICE_X69Y95         LUT6 (Prop_lut6_I0_O)        0.326   112.823 f  debuggerTop/cpu6502/ir/r_address[6]_i_5/O
                         net (fo=1, routed)           0.936   113.759    debuggerTop/cpu6502/ir/r_address[6]_i_5_n_2
    SLICE_X71Y95         LUT6 (Prop_lut6_I1_O)        0.124   113.883 r  debuggerTop/cpu6502/ir/r_address[6]_i_2/O
                         net (fo=5, routed)           0.960   114.843    debuggerTop/cpu6502/ir/r_data_reg[7]_0[6]
    SLICE_X68Y96         LUT6 (Prop_lut6_I1_O)        0.124   114.967 r  debuggerTop/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=5, routed)           0.750   115.717    debuggerTop/cpu6502/abh/D[6]
    SLICE_X66Y96         LUT5 (Prop_lut5_I2_O)        0.124   115.841 r  debuggerTop/cpu6502/abh/blockRam_i_3/O
                         net (fo=16, routed)          2.289   118.130    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   200.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.537   198.517    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   198.997    
                         clock uncertainty           -0.318   198.679    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566   198.113    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        198.113    
                         arrival time                        -118.130    
  -------------------------------------------------------------------
                         slack                                 79.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/x/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.466ns  (logic 0.257ns (55.138%)  route 0.209ns (44.863%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns = ( 99.167 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 99.404 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    99.404    debuggerTop/cpu6502/x/o_clk_5mhz
    SLICE_X70Y94         FDCE                                         r  debuggerTop/cpu6502/x/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDCE (Prop_fdce_C_Q)         0.167    99.571 r  debuggerTop/cpu6502/x/r_data_reg[4]/Q
                         net (fo=2, routed)           0.155    99.726    debuggerTop/cpu6502/ir/r_data_reg[7]_10[4]
    SLICE_X70Y93         LUT4 (Prop_lut4_I1_O)        0.045    99.771 r  debuggerTop/cpu6502/ir/r_data[4]_i_6/O
                         net (fo=1, routed)           0.054    99.825    debuggerTop/cpu6502/ir/r_data[4]_i_6_n_2
    SLICE_X70Y93         LUT5 (Prop_lut5_I4_O)        0.045    99.870 r  debuggerTop/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=7, routed)           0.000    99.870    debuggerTop/cpu6502/y/r_data_reg[7]_0[4]
    SLICE_X70Y93         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.840    99.167    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X70Y93         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    99.420    
                         clock uncertainty            0.318    99.737    
    SLICE_X70Y93         FDCE (Hold_fdce_C_D)         0.125    99.862    debuggerTop/cpu6502/y/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -99.862    
                         arrival time                          99.870    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/mcu/r_debugger_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/mcu/r_debugger_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.399%)  route 0.286ns (60.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/mcu/o_clk_5mhz
    SLICE_X63Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/mcu/r_debugger_data_reg[0]/Q
                         net (fo=1, routed)           0.158    -0.297    debuggerTop/memory/r_debugger_data_reg[7][0]
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.252 r  debuggerTop/memory/r_debugger_data[0]_i_1/O
                         net (fo=2, routed)           0.128    -0.124    debuggerTop/mcu/r_debugger_data_reg[7]_1[0]
    SLICE_X63Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/mcu/o_clk_5mhz
    SLICE_X63Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[0]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X63Y94         FDCE (Hold_fdce_C_D)         0.070    -0.209    debuggerTop/mcu/r_debugger_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/syncTo100Mhz/r_data_2_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/syncTo100Mhz/r_sync_posedge_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.726%)  route 0.304ns (59.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.567    -0.597    debuggerTop/syncTo100Mhz/o_clk_5mhz
    SLICE_X60Y98         FDCE                                         r  debuggerTop/syncTo100Mhz/r_data_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDCE (Prop_fdce_C_Q)         0.164    -0.433 f  debuggerTop/syncTo100Mhz/r_data_2_reg/Q
                         net (fo=1, routed)           0.304    -0.129    debuggerTop/syncTo100Mhz/r_data_2
    SLICE_X61Y98         LUT2 (Prop_lut2_I1_O)        0.045    -0.084 r  debuggerTop/syncTo100Mhz/r_sync_posedge_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    debuggerTop/syncTo100Mhz/r_sync_posedge_i_1__0_n_2
    SLICE_X61Y98         FDRE                                         r  debuggerTop/syncTo100Mhz/r_sync_posedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.838    -0.835    debuggerTop/syncTo100Mhz/o_clk_5mhz
    SLICE_X61Y98         FDRE                                         r  debuggerTop/syncTo100Mhz/r_sync_posedge_reg/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.318    -0.267    
    SLICE_X61Y98         FDRE (Hold_fdre_C_D)         0.092    -0.175    debuggerTop/syncTo100Mhz/r_sync_posedge_reg
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.683%)  route 0.330ns (57.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y95         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDCE (Prop_fdce_C_Q)         0.148    -0.448 r  debuggerTop/debugger/r_tx_byte_reg[5]/Q
                         net (fo=1, routed)           0.330    -0.118    debuggerTop/debugger/r_tx_byte_reg_n_2_[5]
    SLICE_X58Y95         LUT2 (Prop_lut2_I0_O)        0.098    -0.020 r  debuggerTop/debugger/r_tx_byte[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    debuggerTop/spi/r_tx_byte_reg[7]_3[5]
    SLICE_X58Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.837    -0.836    debuggerTop/spi/o_clk_5mhz
    SLICE_X58Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[5]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X58Y95         FDCE (Hold_fdce_C_D)         0.120    -0.124    debuggerTop/spi/r_tx_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/abh/r_address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.748%)  route 0.365ns (66.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X65Y96         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  debuggerTop/cpu6502/abh/r_address_reg[5]/Q
                         net (fo=3, routed)           0.365    -0.090    debuggerTop/cpu6502/ir/r_value_data_reg[15][0]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.045 r  debuggerTop/cpu6502/ir/r_value_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    debuggerTop/debugger/r_value_data_reg[15]_0[5]
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X63Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[13]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X63Y96         FDCE (Hold_fdce_C_D)         0.091    -0.151    debuggerTop/debugger/r_value_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/abh/r_address_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/debugger/r_value_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.745%)  route 0.400ns (68.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  debuggerTop/cpu6502/abh/r_address_reg[7]/Q
                         net (fo=3, routed)           0.400    -0.054    debuggerTop/cpu6502/ir/r_value_data_reg[15][2]
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.009 r  debuggerTop/cpu6502/ir/r_value_data[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.009    debuggerTop/debugger/r_value_data_reg[15]_0[7]
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y96         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[15]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X62Y96         FDCE (Hold_fdce_C_D)         0.120    -0.122    debuggerTop/debugger/r_value_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_tx_byte_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/spi/r_tx_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.213ns (37.387%)  route 0.357ns (62.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/debugger/o_clk_5mhz
    SLICE_X62Y95         FDCE                                         r  debuggerTop/debugger/r_tx_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/debugger/r_tx_byte_reg[4]/Q
                         net (fo=1, routed)           0.357    -0.076    debuggerTop/debugger/r_tx_byte_reg_n_2_[4]
    SLICE_X53Y95         LUT2 (Prop_lut2_I0_O)        0.049    -0.027 r  debuggerTop/debugger/r_tx_byte[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.027    debuggerTop/spi/r_tx_byte_reg[7]_3[4]
    SLICE_X53Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.834    -0.839    debuggerTop/spi/o_clk_5mhz
    SLICE_X53Y95         FDCE                                         r  debuggerTop/spi/r_tx_byte_reg[4]/C
                         clock pessimism              0.275    -0.564    
                         clock uncertainty            0.318    -0.247    
    SLICE_X53Y95         FDCE (Hold_fdce_C_D)         0.107    -0.140    debuggerTop/spi/r_tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 debuggerTop/mcu/r_debugger_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/mcu/r_debugger_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.429%)  route 0.349ns (62.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.568    -0.596    debuggerTop/mcu/o_clk_5mhz
    SLICE_X62Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.432 r  debuggerTop/mcu/r_debugger_data_reg[3]/Q
                         net (fo=2, routed)           0.349    -0.083    debuggerTop/memory/r_debugger_data_reg[7][3]
    SLICE_X62Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.038 r  debuggerTop/memory/r_debugger_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    debuggerTop/mcu/r_debugger_data_reg[7]_1[3]
    SLICE_X62Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.839    -0.834    debuggerTop/mcu/o_clk_5mhz
    SLICE_X62Y94         FDCE                                         r  debuggerTop/mcu/r_debugger_data_reg[3]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.318    -0.279    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.121    -0.158    debuggerTop/mcu/r_debugger_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.161ns (7.762%)  route 1.913ns (92.238%))
  Logic Levels:           4  (BUFG=1 LUT2=1 LUT3=2)
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.712    -0.452    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X68Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.407 r  debuggerTop/cpu6502/ir/blockRam_i_31/O
                         net (fo=9, routed)           0.267    -0.140    debuggerTop/cpu6502/ir/blockRam_i_31_n_2
    SLICE_X69Y96         LUT3 (Prop_lut3_I1_O)        0.045    -0.095 r  debuggerTop/cpu6502/ir/blockRam_i_26/O
                         net (fo=2, routed)           0.196     0.101    debuggerTop/debugger/blockRam_0
    SLICE_X65Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.146 r  debuggerTop/debugger/blockRam_i_10/O
                         net (fo=16, routed)          0.240     0.385    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.881    -0.792    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.557    -0.235    
                         clock uncertainty            0.318     0.083    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.266    debuggerTop/memory/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.266    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 debuggerTop/cpu6502/pcl/r_pcl_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pcl/r_pcl_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.541ns  (logic 0.236ns (43.610%)  route 0.305ns (56.390%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 99.197 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 99.433 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250   100.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    98.311 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    98.810    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.836 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.597    99.433    debuggerTop/cpu6502/pcl/o_clk_5mhz
    SLICE_X77Y94         FDCE                                         r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y94         FDCE (Prop_fdce_C_Q)         0.146    99.579 r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/Q
                         net (fo=5, routed)           0.170    99.749    debuggerTop/cpu6502/pcl/Q[3]
    SLICE_X77Y94         LUT2 (Prop_lut2_I0_O)        0.045    99.794 r  debuggerTop/cpu6502/pcl/r_pcl[3]_i_2/O
                         net (fo=1, routed)           0.135    99.929    debuggerTop/cpu6502/ir/r_pcl_reg[3]_0
    SLICE_X77Y94         LUT6 (Prop_lut6_I0_O)        0.045    99.974 r  debuggerTop/cpu6502/ir/r_pcl[3]_i_1/O
                         net (fo=1, routed)           0.000    99.974    debuggerTop/cpu6502/pcl/D[3]
    SLICE_X77Y94         FDCE                                         r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438   100.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    97.755 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    98.298    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    98.327 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    99.197    debuggerTop/cpu6502/pcl/o_clk_5mhz
    SLICE_X77Y94         FDCE                                         r  debuggerTop/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.236    99.433    
                         clock uncertainty            0.318    99.750    
    SLICE_X77Y94         FDCE (Hold_fdce_C_D)         0.098    99.848    debuggerTop/cpu6502/pcl/r_pcl_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.848    
                         arrival time                          99.974    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.554ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.609ns (11.120%)  route 4.868ns (88.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.674     4.571    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 93.554    

Slack (MET) :             93.558ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.558    

Slack (MET) :             93.558ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.558    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/dl/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/pch/r_pch_reg[6]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/pch/r_pch_reg[7]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.761ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/x/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.609ns (11.558%)  route 4.660ns (88.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.467     4.363    debuggerTop/cpu6502/x/r_data_reg[7]_0
    SLICE_X71Y96         FDCE                                         f  debuggerTop/cpu6502/x/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/x/o_clk_5mhz
    SLICE_X71Y96         FDCE                                         r  debuggerTop/cpu6502/x/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/x/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 93.761    

Slack (MET) :             93.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.858    

Slack (MET) :             93.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.858    

Slack (MET) :             93.915ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.609ns (11.866%)  route 4.523ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.330     4.227    debuggerTop/cpu6502/ir/r_is_interrupt_reg_2
    SLICE_X67Y96         FDCE                                         f  debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    99.068    
                         clock uncertainty           -0.318    98.751    
    SLICE_X67Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.142    debuggerTop/cpu6502/ir/r_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         98.142    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                 93.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.190ns (23.270%)  route 0.627ns (76.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.208     0.221    debuggerTop/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y98         FDCE                                         f  debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X68Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.717    debuggerTop/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.190ns (16.467%)  route 0.964ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.546     0.559    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y98         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    -0.805    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y98         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.690    debuggerTop/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.739    debuggerTop/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.739    debuggerTop/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.739    debuggerTop/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X76Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X76Y98         FDCE (Remov_fdce_C_CLR)     -0.135    -0.662    debuggerTop/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X77Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X77Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X77Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.687    debuggerTop/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.190ns (11.437%)  route 1.471ns (88.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.053     1.066    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y94         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.867    -0.806    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y94         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X72Y94         FDCE (Remov_fdce_C_CLR)     -0.160    -0.691    debuggerTop/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.190ns (11.188%)  route 1.508ns (88.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.090     1.103    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X75Y96         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    -0.803    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y96         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X75Y96         FDCE (Remov_fdce_C_CLR)     -0.160    -0.688    debuggerTop/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.190ns (11.197%)  route 1.507ns (88.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.089     1.102    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X67Y95         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.840    -0.833    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y95         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X67Y95         FDCE (Remov_fdce_C_CLR)     -0.160    -0.740    debuggerTop/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.842    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.554ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.609ns (11.120%)  route 4.868ns (88.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.674     4.571    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 93.554    

Slack (MET) :             93.558ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.558    

Slack (MET) :             93.558ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.558    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/dl/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/pch/r_pch_reg[6]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/pch/r_pch_reg[7]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.761ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/x/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.609ns (11.558%)  route 4.660ns (88.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.467     4.363    debuggerTop/cpu6502/x/r_data_reg[7]_0
    SLICE_X71Y96         FDCE                                         f  debuggerTop/cpu6502/x/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/x/o_clk_5mhz
    SLICE_X71Y96         FDCE                                         r  debuggerTop/cpu6502/x/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/x/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 93.761    

Slack (MET) :             93.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.858    

Slack (MET) :             93.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.858    

Slack (MET) :             93.915ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.609ns (11.866%)  route 4.523ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.330     4.227    debuggerTop/cpu6502/ir/r_is_interrupt_reg_2
    SLICE_X67Y96         FDCE                                         f  debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    99.068    
                         clock uncertainty           -0.318    98.751    
    SLICE_X67Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.142    debuggerTop/cpu6502/ir/r_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         98.142    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                 93.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.190ns (23.270%)  route 0.627ns (76.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.208     0.221    debuggerTop/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y98         FDCE                                         f  debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X68Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.400    debuggerTop/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.190ns (16.467%)  route 0.964ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.546     0.559    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y98         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    -0.805    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y98         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.318    -0.213    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.373    debuggerTop/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.422    debuggerTop/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.422    debuggerTop/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.422    debuggerTop/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X76Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.318    -0.210    
    SLICE_X76Y98         FDCE (Remov_fdce_C_CLR)     -0.135    -0.345    debuggerTop/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X77Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X77Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.318    -0.210    
    SLICE_X77Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.370    debuggerTop/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.190ns (11.437%)  route 1.471ns (88.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.053     1.066    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y94         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.867    -0.806    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y94         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.318    -0.214    
    SLICE_X72Y94         FDCE (Remov_fdce_C_CLR)     -0.160    -0.374    debuggerTop/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.190ns (11.188%)  route 1.508ns (88.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.090     1.103    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X75Y96         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    -0.803    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y96         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.318    -0.211    
    SLICE_X75Y96         FDCE (Remov_fdce_C_CLR)     -0.160    -0.371    debuggerTop/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.190ns (11.197%)  route 1.507ns (88.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.089     1.102    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X67Y95         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.840    -0.833    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y95         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X67Y95         FDCE (Remov_fdce_C_CLR)     -0.160    -0.423    debuggerTop/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.554ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.609ns (11.120%)  route 4.868ns (88.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.674     4.571    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 93.554    

Slack (MET) :             93.558ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.558    

Slack (MET) :             93.558ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.558    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/dl/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/pch/r_pch_reg[6]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.729ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.318    98.735    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.126    debuggerTop/cpu6502/pch/r_pch_reg[7]
  -------------------------------------------------------------------
                         required time                         98.126    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.729    

Slack (MET) :             93.761ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/x/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.609ns (11.558%)  route 4.660ns (88.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.467     4.363    debuggerTop/cpu6502/x/r_data_reg[7]_0
    SLICE_X71Y96         FDCE                                         f  debuggerTop/cpu6502/x/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/x/o_clk_5mhz
    SLICE_X71Y96         FDCE                                         r  debuggerTop/cpu6502/x/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/x/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 93.761    

Slack (MET) :             93.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.858    

Slack (MET) :             93.858ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.318    98.734    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.125    debuggerTop/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.125    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.858    

Slack (MET) :             93.915ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.609ns (11.866%)  route 4.523ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.330     4.227    debuggerTop/cpu6502/ir/r_is_interrupt_reg_2
    SLICE_X67Y96         FDCE                                         f  debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    99.068    
                         clock uncertainty           -0.318    98.751    
    SLICE_X67Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.142    debuggerTop/cpu6502/ir/r_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         98.142    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                 93.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.190ns (23.270%)  route 0.627ns (76.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.208     0.221    debuggerTop/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y98         FDCE                                         f  debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X68Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.400    debuggerTop/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.190ns (16.467%)  route 0.964ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.546     0.559    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y98         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    -0.805    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y98         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.530    
                         clock uncertainty            0.318    -0.213    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.373    debuggerTop/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.422    debuggerTop/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.422    debuggerTop/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.253    -0.579    
                         clock uncertainty            0.318    -0.262    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.422    debuggerTop/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X76Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.318    -0.210    
    SLICE_X76Y98         FDCE (Remov_fdce_C_CLR)     -0.135    -0.345    debuggerTop/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X77Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X77Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.275    -0.527    
                         clock uncertainty            0.318    -0.210    
    SLICE_X77Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.370    debuggerTop/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.190ns (11.437%)  route 1.471ns (88.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.053     1.066    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y94         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.867    -0.806    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y94         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.318    -0.214    
    SLICE_X72Y94         FDCE (Remov_fdce_C_CLR)     -0.160    -0.374    debuggerTop/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.190ns (11.188%)  route 1.508ns (88.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.090     1.103    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X75Y96         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    -0.803    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y96         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.275    -0.528    
                         clock uncertainty            0.318    -0.211    
    SLICE_X75Y96         FDCE (Remov_fdce_C_CLR)     -0.160    -0.371    debuggerTop/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.524ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.190ns (11.197%)  route 1.507ns (88.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.089     1.102    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X67Y95         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.840    -0.833    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y95         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.318    -0.263    
    SLICE_X67Y95         FDCE (Remov_fdce_C_CLR)     -0.160    -0.423    debuggerTop/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.524    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.939ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.582ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 0.609ns (11.120%)  route 4.868ns (88.880%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.674     4.571    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X68Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.153    debuggerTop/cpu6502/dl/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         98.153    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 93.582    

Slack (MET) :             93.586ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.153    debuggerTop/cpu6502/dl/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         98.153    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.586    

Slack (MET) :             93.586ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 0.609ns (11.129%)  route 4.863ns (88.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.670     4.567    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X69Y95         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X69Y95         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X69Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.153    debuggerTop/cpu6502/dl/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.153    
                         arrival time                          -4.567    
  -------------------------------------------------------------------
                         slack                                 93.586    

Slack (MET) :             93.758ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/dl/r_data_reg[7]_2
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/dl/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/dl/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/dl/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.289    98.763    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.154    debuggerTop/cpu6502/dl/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.758    

Slack (MET) :             93.758ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.289    98.763    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.154    debuggerTop/cpu6502/pch/r_pch_reg[6]
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.758    

Slack (MET) :             93.758ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 0.609ns (11.486%)  route 4.693ns (88.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 98.493 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.500     4.396    debuggerTop/cpu6502/pch/r_pch_reg[7]_0
    SLICE_X68Y97         FDCE                                         f  debuggerTop/cpu6502/pch/r_pch_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.513    98.493    debuggerTop/cpu6502/pch/o_clk_5mhz
    SLICE_X68Y97         FDCE                                         r  debuggerTop/cpu6502/pch/r_pch_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.052    
                         clock uncertainty           -0.289    98.763    
    SLICE_X68Y97         FDCE (Recov_fdce_C_CLR)     -0.609    98.154    debuggerTop/cpu6502/pch/r_pch_reg[7]
  -------------------------------------------------------------------
                         required time                         98.154    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                 93.758    

Slack (MET) :             93.790ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/x/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.609ns (11.558%)  route 4.660ns (88.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.467     4.363    debuggerTop/cpu6502/x/r_data_reg[7]_0
    SLICE_X71Y96         FDCE                                         f  debuggerTop/cpu6502/x/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/x/o_clk_5mhz
    SLICE_X71Y96         FDCE                                         r  debuggerTop/cpu6502/x/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X71Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.153    debuggerTop/cpu6502/x/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.153    
                         arrival time                          -4.363    
  -------------------------------------------------------------------
                         slack                                 93.790    

Slack (MET) :             93.886ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.153    debuggerTop/cpu6502/y/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         98.153    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.886    

Slack (MET) :             93.886ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/y/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 0.609ns (11.774%)  route 4.563ns (88.226%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.370     4.267    debuggerTop/cpu6502/y/r_data_reg[7]_1
    SLICE_X71Y95         FDCE                                         f  debuggerTop/cpu6502/y/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/y/o_clk_5mhz
    SLICE_X71Y95         FDCE                                         r  debuggerTop/cpu6502/y/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.559    99.051    
                         clock uncertainty           -0.289    98.762    
    SLICE_X71Y95         FDCE (Recov_fdce_C_CLR)     -0.609    98.153    debuggerTop/cpu6502/y/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         98.153    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                 93.886    

Slack (MET) :             93.943ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@100.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.132ns  (logic 0.609ns (11.866%)  route 4.523ns (88.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 98.492 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.634    -0.906    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           1.193     0.744    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.153     0.897 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         3.330     4.227    debuggerTop/cpu6502/ir/r_is_interrupt_reg_2
    SLICE_X67Y96         FDCE                                         f  debuggerTop/cpu6502/ir/r_ir_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                    100.000   100.000 f  
    E3                                                0.000   100.000 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   100.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 f  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         1.512    98.492    debuggerTop/cpu6502/ir/o_clk_5mhz
    SLICE_X67Y96         FDCE                                         r  debuggerTop/cpu6502/ir/r_ir_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.576    99.068    
                         clock uncertainty           -0.289    98.779    
    SLICE_X67Y96         FDCE (Recov_fdce_C_CLR)     -0.609    98.170    debuggerTop/cpu6502/ir/r_ir_reg[2]
  -------------------------------------------------------------------
                         required time                         98.170    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                 93.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.190ns (23.270%)  route 0.627ns (76.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.208     0.221    debuggerTop/cpu6502/abl/r_address_reg[7]_1
    SLICE_X68Y98         FDCE                                         f  debuggerTop/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abl/o_clk_5mhz
    SLICE_X68Y98         FDCE                                         r  debuggerTop/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.275    -0.557    
    SLICE_X68Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.717    debuggerTop/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.190ns (16.467%)  route 0.964ns (83.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.546     0.559    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y98         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.868    -0.805    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y98         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[0]/C
                         clock pessimism              0.275    -0.530    
    SLICE_X72Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.690    debuggerTop/cpu6502/dor/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.739    debuggerTop/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.739    debuggerTop/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.190ns (14.849%)  route 1.090ns (85.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.671     0.684    debuggerTop/cpu6502/abh/r_address_reg[7]_1
    SLICE_X64Y97         FDCE                                         f  debuggerTop/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.841    -0.832    debuggerTop/cpu6502/abh/o_clk_5mhz
    SLICE_X64Y97         FDCE                                         r  debuggerTop/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X64Y97         FDCE (Remov_fdce_C_CLR)     -0.160    -0.739    debuggerTop/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X76Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X76Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X76Y98         FDCE (Remov_fdce_C_CLR)     -0.135    -0.662    debuggerTop/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.476ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.190ns (13.724%)  route 1.194ns (86.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         0.776     0.789    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X77Y98         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.871    -0.802    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X77Y98         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.275    -0.527    
    SLICE_X77Y98         FDCE (Remov_fdce_C_CLR)     -0.160    -0.687    debuggerTop/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.190ns (11.437%)  route 1.471ns (88.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.053     1.066    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X72Y94         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.867    -0.806    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X72Y94         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.275    -0.531    
    SLICE_X72Y94         FDCE (Remov_fdce_C_CLR)     -0.160    -0.691    debuggerTop/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.791ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.190ns (11.188%)  route 1.508ns (88.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.090     1.103    debuggerTop/cpu6502/alu/r_avr_out_reg_0
    SLICE_X75Y96         FDCE                                         f  debuggerTop/cpu6502/alu/r_add_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.870    -0.803    debuggerTop/cpu6502/alu/o_clk_5mhz
    SLICE_X75Y96         FDCE                                         r  debuggerTop/cpu6502/alu/r_add_reg[5]/C
                         clock pessimism              0.275    -0.528    
    SLICE_X75Y96         FDCE (Remov_fdce_C_CLR)     -0.160    -0.688    debuggerTop/cpu6502/alu/r_add_reg[5]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.842ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_cpu_reset_n_reg/C
                            (rising edge-triggered cell FDPE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.697ns  (logic 0.190ns (11.197%)  route 1.507ns (88.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.569    -0.595    debuggerTop/values/o_clk_5mhz
    SLICE_X65Y98         FDPE                                         r  debuggerTop/values/r_cpu_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDPE (Prop_fdpe_C_Q)         0.141    -0.454 r  debuggerTop/values/r_cpu_reset_n_reg/Q
                         net (fo=3, routed)           0.418    -0.036    debuggerTop/values/w_cpu_reset_n
    SLICE_X66Y98         LUT3 (Prop_lut3_I0_O)        0.049     0.013 f  debuggerTop/values/r_bus_db_n_i_2/O
                         net (fo=117, routed)         1.089     1.102    debuggerTop/cpu6502/dor/r_tristate_enable_reg_9
    SLICE_X67Y95         FDCE                                         f  debuggerTop/cpu6502/dor/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=430, routed)         0.840    -0.833    debuggerTop/cpu6502/dor/o_clk_5mhz
    SLICE_X67Y95         FDCE                                         r  debuggerTop/cpu6502/dor/r_data_reg[1]/C
                         clock pessimism              0.253    -0.580    
    SLICE_X67Y95         FDCE (Remov_fdce_C_CLR)     -0.160    -0.740    debuggerTop/cpu6502/dor/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  1.842    





